;
; CDDL HEADER START
;
; The contents of this file are subject to the terms of the
; Common Development and Distribution License (the "Licence").
; You may not use this file except in compliance with the Licence.
;
; You can obtain a copy of the licence at
; cddl/RiscOS/Sources/HAL/Titanium/LICENCE.
; See the Licence for the specific language governing permissions
; and limitations under the Licence.
;
; When distributing Covered Code, include this CDDL HEADER in each
; file and include the Licence file. If applicable, add the
; following below this CDDL HEADER, with the fields enclosed by
; brackets "[]" replaced with your own identifying information:
; Portions Copyright [yyyy] [name of copyright owner]
;
; CDDL HEADER END
;
;
; Copyright 2014 Elesar Ltd.  All rights reserved.
; Use is subject to license terms.
;

;
; Common CLKCTRL bits
;
CM_CLKCTRL_STBYST             * 1:SHL:18
CM_CLKCTRL_IDLEST_FULL        * 0:SHL:16
CM_CLKCTRL_IDLEST_TRANS       * 1:SHL:16
CM_CLKCTRL_IDLEST_IDLE        * 2:SHL:16
CM_CLKCTRL_IDLEST_DISABLED    * 3:SHL:16
CM_CLKCTRL_IDLEST_MASK        * 3:SHL:16
CM_CLKCTRL_MODULEMODE_DISABLE * 0:SHL:0
CM_CLKCTRL_MODULEMODE_AUTO    * 1:SHL:0
CM_CLKCTRL_MODULEMODE_ENABLED * 2:SHL:0
CM_CLKCTRL_MODULEMODE_RSVD    * 3:SHL:0
CM_CLKCTRL_MODULEMODE_MASK    * 3:SHL:0

;
; Common type A DPLL bits
;
                                    ^ 0
CM_CLKMODE_DPLL_TYPEA               # 4
CM_CLKMODE_DPLL_SSC_TYPE_SQUARE     * 1:SHL:15
CM_CLKMODE_DPLL_SSC_TYPE_TRIANGLE   * 0:SHL:15
CM_CLKMODE_DPLL_SSC_DOWNSPREAD      * 1:SHL:14
CM_CLKMODE_DPLL_SSC_ACK             * 1:SHL:13
CM_CLKMODE_DPLL_SSC_EN              * 1:SHL:12
CM_CLKMODE_DPLL_REGM4XEN            * 1:SHL:11
CM_CLKMODE_DPLL_LPMODE_EN           * 1:SHL:10
CM_CLKMODE_DPLL_RELOCK_RAMP_EN      * 1:SHL:9
CM_CLKMODE_DPLL_DRIFTGUARD_EN       * 1:SHL:8
CM_CLKMODE_DPLL_RAMP_RATE_512       * 7:SHL:5
CM_CLKMODE_DPLL_RAMP_RATE_128       * 6:SHL:5
CM_CLKMODE_DPLL_RAMP_RATE_64        * 5:SHL:5
CM_CLKMODE_DPLL_RAMP_RATE_32        * 4:SHL:5
CM_CLKMODE_DPLL_RAMP_RATE_16        * 3:SHL:5
CM_CLKMODE_DPLL_RAMP_RATE_8         * 2:SHL:5
CM_CLKMODE_DPLL_RAMP_RATE_4         * 1:SHL:5
CM_CLKMODE_DPLL_RAMP_RATE_2         * 0:SHL:5
CM_CLKMODE_DPLL_RAMP_LEVEL_RSVD     * 3:SHL:3
CM_CLKMODE_DPLL_RAMP_LEVEL_B421P5   * 2:SHL:3
CM_CLKMODE_DPLL_RAMP_LEVEL_B842     * 1:SHL:3
CM_CLKMODE_DPLL_RAMP_LEVEL_NONE     * 0:SHL:3
CM_CLKMODE_DPLL_EN_SHIFT            * 0
CM_CLKMODE_DPLL_EN_MASK             * 7:SHL:CM_CLKMODE_DPLL_EN_SHIFT
CM_CLKMODE_DPLL_EN_LOCK             * 7:SHL:CM_CLKMODE_DPLL_EN_SHIFT
CM_CLKMODE_DPLL_EN_B_FAST_RELOCK    * 6:SHL:CM_CLKMODE_DPLL_EN_SHIFT
CM_CLKMODE_DPLL_EN_IDLE_B_LOW_POWER * 5:SHL:CM_CLKMODE_DPLL_EN_SHIFT
CM_CLKMODE_DPLL_EN_LOW_POWER_STOP   * 1:SHL:CM_CLKMODE_DPLL_EN_SHIFT
CM_IDLEST_DPLL_TYPEA                # 4
CM_IDLEST_DPLL_INIT                 * 1:SHL:4
CM_IDLEST_DPLL_BYPASS_SHIFT         * 1
CM_IDLEST_DPLL_BYPASS_MASK          * 7:SHL:CM_IDLEST_DPLL_BYPASS_SHIFT
CM_IDLEST_DPLL_BYPASS_FAST          * 6:SHL:CM_IDLEST_DPLL_BYPASS_SHIFT
CM_IDLEST_DPLL_BYPASS_LOW_POWER     * 5:SHL:CM_IDLEST_DPLL_BYPASS_SHIFT
CM_IDLEST_DPLL_FAST_RELOCK_STOP     * 2:SHL:CM_IDLEST_DPLL_BYPASS_SHIFT
CM_IDLEST_DPLL_LOW_POWER_STOP       * 1:SHL:CM_IDLEST_DPLL_BYPASS_SHIFT
CM_IDLEST_DPLL_OFF                  * 0:SHL:CM_IDLEST_DPLL_BYPASS_SHIFT
CM_IDLEST_DPLL_LOCK                 * 1:SHL:0
CM_AUTOIDLE_DPLL_TYPEA              # 4
CM_AUTOIDLE_DPLL_BYPASS_SHIFT       * 0
CM_AUTOIDLE_DPLL_BYPASS_MASK        * 7:SHL:CM_AUTOIDLE_DPLL_BYPASS_SHIFT
CM_AUTOIDLE_DPLL_BYPASS_FAST        * 6:SHL:CM_AUTOIDLE_DPLL_BYPASS_SHIFT
CM_AUTOIDLE_DPLL_BYPASS_LOW_POWER   * 5:SHL:CM_AUTOIDLE_DPLL_BYPASS_SHIFT
CM_AUTOIDLE_DPLL_FAST_RELOCK_STOP   * 2:SHL:CM_AUTOIDLE_DPLL_BYPASS_SHIFT
CM_AUTOIDLE_DPLL_LOW_POWER_STOP     * 1:SHL:CM_AUTOIDLE_DPLL_BYPASS_SHIFT
CM_AUTOIDLE_DPLL_OFF                * 0:SHL:CM_AUTOIDLE_DPLL_BYPASS_SHIFT
CM_CLKSEL_DPLL_TYPEA                # 4
CM_CLKSEL_DPLL_SD_DIV_SHIFT         * 24
CM_CLKSEL_DPLL_SD_DIV_MASK          * &FF:SHL:CM_CLKSEL_DPLL_SD_DIV_SHIFT
CM_CLKSEL_DPLL_SD_DIV_MIN           * 2 ; Permitted values 2-255
CM_CLKSEL_DPLL_BYP_CLKSEL           * 1:SHL:23
CM_CLKSEL_DPLL_DCC_EN               * 1:SHL:22
CM_CLKSEL_DPLL_SELFREQDCO           * 1:SHL:21
CM_CLKSEL_DPLL_CLKOUTHF_CLKSEL      * 1:SHL:20
CM_CLKSEL_DPLL_MULT_SHIFT           * 8
CM_CLKSEL_DPLL_MULT_TYPEA_MASK      * &7FF:SHL:CM_CLKSEL_DPLL_MULT_SHIFT
CM_CLKSEL_DPLL_MULT_TYPEB_MASK      * &FFF:SHL:CM_CLKSEL_DPLL_MULT_SHIFT
CM_CLKSEL_DPLL_MULT_TYPEA_BITS      * 11
CM_CLKSEL_DPLL_MULT_TYPEB_BITS      * 12
CM_CLKSEL_DPLL_DIV_SHIFT            * 0
CM_CLKSEL_DPLL_DIV_TYPEA_MASK       * &7F:SHL:CM_CLKSEL_DPLL_DIV_SHIFT
CM_CLKSEL_DPLL_DIV_TYPEB_MASK       * &FF:SHL:CM_CLKSEL_DPLL_DIV_SHIFT
CM_CLKSEL_DPLL_DIV_TYPEA_BITS       * 7
CM_CLKSEL_DPLL_DIV_TYPEB_BITS       * 8
CM_DIV_M2_DPLL_TYPEA                # 4
CM_DIV_M3_DPLL_TYPEA                # 4
CM_DIV_Mx_DPLL_CLKX2ST              * 1:SHL:11
CM_DIV_Mx_DPLL_CLKST                * 1:SHL:9
CM_DIV_Mx_DPLL_DIVHS_SHIFT          * 0
CM_DIV_Mx_DPLL_DIVHS_MASK           * &1F:SHL:CM_DIV_Mx_DPLL_DIVHS_SHIFT
CM_DIV_H11_DPLL_TYPEA               # 4
CM_DIV_H12_DPLL_TYPEA               # 4
CM_DIV_H13_DPLL_TYPEA               # 4    
CM_DIV_H14_DPLL_TYPEA               # 4    
CM_SSC_DELTAMSTEP_DPLL_TYPEA        # 4
CM_SSC_MODFREQDIV_DPLL_TYPEA        # 4    
CM_DIV_H21_DPLL_TYPEA               # 4
CM_DIV_H22_DPLL_TYPEA               # 4
CM_DIV_H23_DPLL_TYPEA               # 4    
CM_DIV_H24_DPLL_TYPEA               # 4    
CM_DIV_Hxy_DPLL_CLKST               * 1:SHL:9
CM_DIV_Hxy_DPLL_DIVHS_SHIFT         * 0
CM_DIV_Hxy_DPLL_DIVHS_MASK          * &3F:SHL:CM_DIV_Hxy_DPLL_DIVHS_SHIFT

;
; Common type B DPLL bits
;
                                    ^ 0
CM_CLKMODE_DPLL_TYPEB               # 4
CM_IDLEST_DPLL_TYPEB                # 4
CM_AUTOIDLE_DPLL_TYPEB              # 4
CM_CLKSEL_DPLL_TYPEB                # 4
CM_DIV_M2_DPLL_TYPEB                # 4
                                    # 8*4
CM_CLKDCOLDO_DPLL_TYPEB             # 4

;
; L4_CFG region
;
L4_CFG_PhysBase             * &4A000000

;
; PRCM CM core AON ckgen
;
CMCoreAONCkgen_PhysBase     * &4A005100

                            ^ 0
CM_CLKSEL_CORE              # 4
CM_CLKSEL_CORE_CLKSEL_L4    * 1:SHL:8
CM_CLKSEL_CORE_CLKSEL_L3    * 1:SHL:4
                            # 4
CM_CLKSEL_ABE               # 4    
                            # 4
CM_DLL_CTRL                 # 4
CM_DLL_CTRL_DLL_OVERRIDE    * 1:SHL:0    
                            # 3*4
CM_BASE_DPLL_CORE           # 0         ; Type A
CM_CLKMODE_DPLL_CORE        # 4
CM_IDLEST_DPLL_CORE         # 4
CM_AUTOIDLE_DPLL_CORE       # 4
CM_CLKSEL_DPLL_CORE         # 4
CM_DIV_M2_DPLL_CORE         # 4
                            # 4    
                            # 4    
CM_DIV_H12_DPLL_CORE        # 4    
CM_DIV_H13_DPLL_CORE        # 4    
CM_DIV_H14_DPLL_CORE        # 4
CM_SSC_DELTAMSTEP_DPLL_CORE # 4    
CM_SSC_MODFREQDIV_DPLL_CORE # 4    
                            # 4    
CM_DIV_H22_DPLL_CORE        # 4    
CM_DIV_H23_DPLL_CORE        # 4    
CM_DIV_H24_DPLL_CORE        # 4
CM_BASE_DPLL_MPU            # 0         ; Type A
CM_CLKMODE_DPLL_MPU         # 4
CM_IDLEST_DPLL_MPU          # 4    
CM_AUTOIDLE_DPLL_MPU        # 4    
CM_CLKSEL_DPLL_MPU          # 4    
CM_DIV_M2_DPLL_MPU          # 4    
                            # 5*4
CM_SSC_DELTAMSTEP_DPLL_MPU  # 4    
CM_SSC_MODFREQDIV_DPLL_MPU  # 4    
                            # 4
                            # 4
                            # 4
CM_BYPCLK_DPLL_MPU          # 4    
CM_BASE_DPLL_IVA            # 0         ; Type A
CM_CLKMODE_DPLL_IVA         # 4
CM_IDLEST_DPLL_IVA          # 4
CM_AUTOIDLE_DPLL_IVA        # 4    
CM_CLKSEL_DPLL_IVA          # 4    
CM_DIV_M2_DPLL_IVA          # 4    
                            # 4    
                            # 4
                            # 4
                            # 4
                            # 4
CM_SSC_DELTAMSTEP_DPLL_IVA  # 4    
CM_SSC_MODFREQDIV_DPLL_IVA  # 4    
                            # 4
                            # 4
                            # 4
CM_BYPCLK_DPLL_IVA          # 4    
CM_BASE_DPLL_ABE            # 0         ; Type A
CM_CLKMODE_DPLL_ABE         # 4
CM_IDLEST_DPLL_ABE          # 4
CM_AUTOIDLE_DPLL_ABE        # 4    
CM_CLKSEL_DPLL_ABE          # 4    
CM_DIV_M2_DPLL_ABE          # 4    
CM_DIV_M3_DPLL_ABE          # 4    
                            # 4
                            # 4
                            # 4
                            # 4
CM_SSC_DELTAMSTEP_DPLL_ABE  # 4    
CM_SSC_MODFREQDIV_DPLL_ABE  # 4    
CM_BASE_DPLL_DDR            # 0         ; Type A
CM_CLKMODE_DPLL_DDR         # 4
CM_IDLEST_DPLL_DDR          # 4    
CM_AUTOIDLE_DPLL_DDR        # 4    
CM_CLKSEL_DPLL_DDR          # 4    
CM_DIV_M2_DPLL_DDR          # 4    
                            # 4    
CM_DIV_H11_DPLL_DDR         # 4    
CM_SSC_DELTAMSTEP_DPLL_DDR  # 4    
CM_SSC_MODFREQDIV_DPLL_DDR  # 4    
CM_BASE_DPLL_DSP            # 0         ; Type A
CM_CLKMODE_DPLL_DSP         # 4
CM_IDLEST_DPLL_DSP          # 4    
CM_AUTOIDLE_DPLL_DSP        # 4    
CM_CLKSEL_DPLL_DSP          # 4    
CM_DIV_M2_DPLL_DSP          # 4    
CM_DIV_M3_DPLL_DSP          # 4    
CM_SSC_DELTAMSTEP_DPLL_DSP  # 4    
CM_SSC_MODFREQDIV_DPLL_DSP  # 4    
CM_BYPCLK_DPLL_DSP          # 4    
                            # 4
                            # 4
CM_SHADOW_FREQ_CONFIG1      # 4    
CM_SHADOW_FREQ_CONFIG2      # 4    
                            # 4
                            # 4
CM_DYN_DEP_PRESCAL          # 4    
                            # 4*4
CM_BASE_DPLL_EVE            # 0         ; Type A
CM_CLKMODE_DPLL_EVE         # 4
CM_IDLEST_DPLL_EVE          # 4
CM_AUTOIDLE_DPLL_EVE        # 4    
CM_CLKSEL_DPLL_EVE          # 4    
CM_DIV_M2_DPLL_EVE          # 4    
                            # 4    
CM_SSC_DELTAMSTEP_DPLL_EVE  # 4    
CM_SSC_MODFREQDIV_DPLL_EVE  # 4    
CM_BYPCLK_DPLL_EVE          # 4    
CM_BASE_DPLL_GMAC           # 0         ; Type A
CM_CLKMODE_DPLL_GMAC        # 4
CM_IDLEST_DPLL_GMAC         # 4
CM_AUTOIDLE_DPLL_GMAC       # 4    
CM_CLKSEL_DPLL_GMAC         # 4    
CM_DIV_M2_DPLL_GMAC         # 4    
CM_DIV_M3_DPLL_GMAC         # 4    
CM_DIV_H11_DPLL_GMAC        # 4    
CM_DIV_H12_DPLL_GMAC        # 4    
CM_DIV_H13_DPLL_GMAC        # 4    
                            # 4    
CM_SSC_DELTAMSTEP_DPLL_GMAC # 4    
CM_SSC_MODFREQDIV_DPLL_GMAC # 4    
CM_CLKMODE_DPLL_GPU         # 4         ; Type A    
CM_IDLEST_DPLL_GPU          # 4    
CM_AUTOIDLE_DPLL_GPU        # 4    
CM_CLKSEL_DPLL_GPU          # 4    
CM_DIV_M2_DPLL_GPU          # 4    
                            # 4    
CM_SSC_DELTAMSTEP_DPLL_GPU  # 4    
CM_SSC_MODFREQDIV_DPLL_GPU  # 4    
        ASSERT @=&1F8

;
; PRCM CM core AON MPU
;
CMCoreAONMPU_PhysBase       * &4A005300

                                           ^ 0
CM_MPU_CLKSTCTRL                           # 4
CM_MPU_CLKSTCTRL_CLKACTIVITY_MPU_GCLK      * 1:SHL:8
CM_MPU_CLKSTCTRL_CLKTRCTRL_NO_SLEEP        * 0:SHL:0
CM_MPU_CLKSTCTRL_CLKTRCTRL_SW_WKUP         * 2:SHL:0
CM_MPU_CLKSTCTRL_CLKTRCTRL_HW_AUTO         * 3:SHL:0
CM_MPU_STATICDEP                           # 4   
CM_MPU_STATICDEP_PCIE_STATDEP              * 1:SHL:29 
CM_MPU_STATICDEP_VPE_STATDEP               * 1:SHL:28
CM_MPU_STATICDEP_L4PER3_STATDEP            * 1:SHL:27 
CM_MPU_STATICDEP_L4PER2_STATDEP            * 1:SHL:26 
CM_MPU_STATICDEP_GMAC_STATDEP              * 1:SHL:25 
CM_MPU_STATICDEP_IPU_STATDEP               * 1:SHL:24 
CM_MPU_STATICDEP_IPU1_STATDEP              * 1:SHL:23 
CM_MPU_STATICDEP_EVE4_STATDEP              * 1:SHL:22 
CM_MPU_STATICDEP_EVE3_STATDEP              * 1:SHL:21 
CM_MPU_STATICDEP_EVE2_STATDEP              * 1:SHL:20 
CM_MPU_STATICDEP_EVE1_STATDEP              * 1:SHL:19
CM_MPU_STATICDEP_DSP2_STATDEP              * 1:SHL:18 
CM_MPU_STATICDEP_CUSTEFUSE_STATDEP         * 1:SHL:17
CM_MPU_STATICDEP_COREAON_STATDEP           * 1:SHL:16 
CM_MPU_STATICDEP_WKUPAON_STATDEP           * 1:SHL:15 
CM_MPU_STATICDEP_L4SEC_STATDEP             * 1:SHL:14 
CM_MPU_STATICDEP_L4PER_STATDEP             * 1:SHL:13 
CM_MPU_STATICDEP_L4CFG_STATDEP             * 1:SHL:12 
CM_MPU_STATICDEP_SDMA_STATDEP              * 1:SHL:11 
CM_MPU_STATICDEP_GPU_STATDEP               * 1:SHL:10 
CM_MPU_STATICDEP_CAM_STATDEP               * 1:SHL:9  
CM_MPU_STATICDEP_DSS_STATDEP               * 1:SHL:8  
CM_MPU_STATICDEP_L3INIT_STATDEP            * 1:SHL:7  
CM_MPU_STATICDEP_L3MAIN1_STATDEP           * 1:SHL:5
CM_MPU_STATICDEP_EMIF_STATDEP              * 1:SHL:4  
CM_MPU_STATICDEP_IVA_STATDEP               * 1:SHL:2
CM_MPU_STATICDEP_DSP1_STATDEP              * 1:SHL:1  
CM_MPU_STATICDEP_IPU2_STATDEP              * 1:SHL:0  
CM_MPU_DYNAMICDEP                          # 4
                                           # 5*4
CM_MPU_MPU_CLKCTRL                         # 4
CM_MPU_MPU_CLKCTRL_CLKSEL_ABE_DIV8         * 0:SHL:26
CM_MPU_MPU_CLKCTRL_CLKSEL_ABE_DIV16        * 1:SHL:26
CM_MPU_MPU_CLKCTRL_CLKSEL_EMIF_DIV4        * 0:SHL:24
CM_MPU_MPU_CLKCTRL_CLKSEL_EMIF_DIV8        * 2:SHL:24
                                           # 4
CM_MPU_MPU_MPU_DBG_CLKCTRL                 # 4   
        ASSERT @=&2C

;
; PRCM CM core AON DSP1
;
CMCoreAONDSP1_PhysBase      * &4A005400

                                         ^ 0
CM_DSP1_CLKSTCTRL                        # 4
CM_DSP1_CLKSTCTRL_CLKACTIVITY_DSP1_GFCLK * 1:SHL:8
CM_DSP1_CLKSTCTRL_CLKTRCTRL_NO_SLEEP     * 0:SHL:0
CM_DSP1_CLKSTCTRL_CLKTRCTRL_SW_SLEEP     * 1:SHL:0
CM_DSP1_CLKSTCTRL_CLKTRCTRL_SW_WKUP      * 2:SHL:0
CM_DSP1_CLKSTCTRL_CLKTRCTRL_HW_AUTO      * 3:SHL:0
CM_DSP1_STATICDEP                        # 4
CM_DSP1_DYNAMICDEP                       # 4
                                         # 5*4
CM_DSP1_DSP1_CLKCTRL                     # 4
        ASSERT @=&24

;
; PRCM CM core IPU peripherals
;
CMCoreIPU_PhysBase          * &4A005500
CMCoreIPU_PhysSize          * &100

                                              ^ 0
CM_IPU1_CLKSTCTRL                             # 4
CM_IPU1_CLKSTCTRL_CLKACTIVITY_IPU1_GFCLK      * 1:SHL:8
CM_IPU1_CLKSTCTRL_CLKTRCTRL_NO_SLEEP          * 0:SHL:0
CM_IPU1_CLKSTCTRL_CLKTRCTRL_SW_SLEEP          * 1:SHL:0
CM_IPU1_CLKSTCTRL_CLKTRCTRL_SW_WKUP           * 2:SHL:0
CM_IPU1_CLKSTCTRL_CLKTRCTRL_HW_AUTO           * 3:SHL:0
CM_IPU1_STATICDEP                             # 4
CM_IPU1_STATICDEP_ATL_STATDEP                 * 1:SHL:30
CM_IPU1_STATICDEP_PCIE_STATDEP                * 1:SHL:29
CM_IPU1_STATICDEP_VPE_STATDEP                 * 1:SHL:28
CM_IPU1_STATICDEP_L4PER3_STATDEP              * 1:SHL:27
CM_IPU1_STATICDEP_L4PER2_STATDEP              * 1:SHL:26
CM_IPU1_STATICDEP_GMAC_STATDEP                * 1:SHL:25
CM_IPU1_STATICDEP_IPU_STATDEP                 * 1:SHL:24
CM_IPU1_STATICDEP_EVE4_STATDEP                * 1:SHL:22
CM_IPU1_STATICDEP_EVE3_STATDEP                * 1:SHL:21
CM_IPU1_STATICDEP_EVE2_STATDEP                * 1:SHL:20
CM_IPU1_STATICDEP_EVE1_STATDEP                * 1:SHL:19
CM_IPU1_STATICDEP_DSP2_STATDEP                * 1:SHL:18
CM_IPU1_STATICDEP_CUSTEFUSE_STATDEP           * 1:SHL:17
CM_IPU1_STATICDEP_COREAON_STATDEP             * 1:SHL:16
CM_IPU1_STATICDEP_WKUPAON_STATDEP             * 1:SHL:15
CM_IPU1_STATICDEP_L4SEC_STATDEP               * 1:SHL:14
CM_IPU1_STATICDEP_L4PER_STATDEP               * 1:SHL:13
CM_IPU1_STATICDEP_L4CFG_STATDEP               * 1:SHL:12
CM_IPU1_STATICDEP_SDMA_STATDEP                * 1:SHL:11
CM_IPU1_STATICDEP_GPU_STATDEP                 * 1:SHL:10
CM_IPU1_STATICDEP_CAM_STATDEP                 * 1:SHL:9
CM_IPU1_STATICDEP_DSS_STATDEP                 * 1:SHL:8
CM_IPU1_STATICDEP_L3INIT_STATDEP              * 1:SHL:7
CM_IPU1_STATICDEP_L3MAIN1_STATDEP             * 1:SHL:5
CM_IPU1_STATICDEP_EMIF_STATDEP                * 1:SHL:4
CM_IPU1_STATICDEP_IVA_STATDEP                 * 1:SHL:2
CM_IPU1_STATICDEP_DSP1_STATDEP                * 1:SHL:1
CM_IPU1_STATICDEP_IPU2_STATDEP                * 1:SHL:0
CM_IPU1_DYNAMICDEP                            # 4
                                              # 5*4
CM_IPU1_IPU1_CLKCTRL                          # 4
                                              # 7*4
CM_IPU_CLKSTCTRL                              # 4
CM_IPU_CLKSTCTRL_CLKACTIVITY_MCASP1_AHCLKR    * 1:SHL:18
CM_IPU_CLKSTCTRL_CLKACTIVITY_MCASP1_AHCLKX    * 1:SHL:17
CM_IPU_CLKSTCTRL_CLKACTIVITY_MCASP1_AUX_GFCLK * 1:SHL:16
CM_IPU_CLKSTCTRL_CLKACTIVITY_UART6_GFCLK      * 1:SHL:14
CM_IPU_CLKSTCTRL_CLKACTIVITY_IPU_96M_GFCLK    * 1:SHL:13
CM_IPU_CLKSTCTRL_CLKACTIVITY_TIMER8_GFCLK     * 1:SHL:12
CM_IPU_CLKSTCTRL_CLKACTIVITY_TIMER7_GFCLK     * 1:SHL:11
CM_IPU_CLKSTCTRL_CLKACTIVITY_TIMER6_GFCLK     * 1:SHL:10
CM_IPU_CLKSTCTRL_CLKACTIVITY_TIMER5_GFCLK     * 1:SHL:9
CM_IPU_CLKSTCTRL_CLKACTIVITY_IPU_L3_GICLK     * 1:SHL:8
CM_IPU_CLKSTCTRL_CLKTRCTRL_NO_SLEEP           * 0:SHL:0
CM_IPU_CLKSTCTRL_CLKTRCTRL_SW_SLEEP           * 1:SHL:0
CM_IPU_CLKSTCTRL_CLKTRCTRL_SW_WKUP            * 2:SHL:0
CM_IPU_CLKSTCTRL_CLKTRCTRL_HW_AUTO            * 3:SHL:0
                                              # 3*4
CM_IPU_MCASP1_CLKCTRL                         # 4
                                              # 4
CM_IPU_TIMER5_CLKCTRL                         # 4
                                              # 4
CM_IPU_TIMER6_CLKCTRL                         # 4
                                              # 4
CM_IPU_TIMER7_CLKCTRL                         # 4
                                              # 4
CM_IPU_TIMER8_CLKCTRL                         # 4
                                              # 4
CM_IPU_I2C5_CLKCTRL                           # 4
                                              # 4
CM_IPU_UART6_CLKCTRL                          # 4
        ASSERT @=&84

;
; PRCM CM core AON DSP2
;
CMCoreAONDSP2_PhysBase      * &4A005600

                                         ^ 0
CM_DSP2_CLKSTCTRL                        # 4
CM_DSP2_CLKSTCTRL_CLKACTIVITY_DSP2_GFCLK * 1:SHL:8
CM_DSP2_CLKSTCTRL_CLKTRCTRL_NO_SLEEP     * 0:SHL:0
CM_DSP2_CLKSTCTRL_CLKTRCTRL_SW_SLEEP     * 1:SHL:0
CM_DSP2_CLKSTCTRL_CLKTRCTRL_SW_WKUP      * 2:SHL:0
CM_DSP2_CLKSTCTRL_CLKTRCTRL_HW_AUTO      * 3:SHL:0
CM_DSP2_STATICDEP                        # 4
CM_DSP2_DYNAMICDEP                       # 4
                                         # 5*4
CM_DSP2_DSP2_CLKCTRL                     # 4
        ASSERT @=&24

;
; PRCM CM core DSS
;
CMCoreDSS_PhysBase          * &4A009100
CMCoreDSS_PhysSize          * &100

                                              ^ 0
CM_DSS_CLKSTCTRL                              # 4
CM_DSS_CLKSTCTRL_CLKACTIVITY_HDMI_PHY_GFCLK   * 1:SHL:18
CM_DSS_CLKSTCTRL_CLKACTIVITY_HDMI_CEC_GFCLK   * 1:SHL:17
CM_DSS_CLKSTCTRL_CLKACTIVITY_DSS_L4_GICLK     * 1:SHL:15
CM_DSS_CLKSTCTRL_CLKACTIVITY_BB2D_GFCLK       * 1:SHL:13
CM_DSS_CLKSTCTRL_CLKACTIVITY_VIDEO2_DPLL_CLK  * 1:SHL:12
CM_DSS_CLKSTCTRL_CLKACTIVITY_HDMI_DPLL_CLK    * 1:SHL:11
CM_DSS_CLKSTCTRL_CLKACTIVITY_VIDEO1_DPLL_CLK  * 1:SHL:10
CM_DSS_CLKSTCTRL_CLKACTIVITY_DSS_GFCLK        * 1:SHL:9 
CM_DSS_CLKSTCTRL_CLKACTIVITY_DSS_L3_GICLK     * 1:SHL:8
CM_DSS_CLKSTCTRL_CLKTRCTRL_NO_SLEEP           * 0:SHL:0
CM_DSS_CLKSTCTRL_CLKTRCTRL_SW_SLEEP           * 1:SHL:0
CM_DSS_CLKSTCTRL_CLKTRCTRL_SW_WKUP            * 2:SHL:0
CM_DSS_CLKSTCTRL_CLKTRCTRL_HW_AUTO            * 3:SHL:0
CM_DSS_STATICDEP                              # 4
CM_DSS_STATICDEP_L3MAIN1_STATDEP              * 1:SHL:5 
CM_DSS_STATICDEP_EMIF_STATDEP                 * 1:SHL:4 
CM_DSS_STATICDEP_IVA_STATDEP                  * 1:SHL:2 
CM_DSS_DYNAMICDEP                             # 4               
CM_DSS_DYNAMICDEP_L3MAIN1_DYNDEP              * 1:SHL:5
                                              # 5*4
CM_DSS_DSS_CLKCTRL                            # 4
CM_DSS_DSS_CLKCTRL_OPTFCLKEN_VIDEO2_CLK       * 1:SHL:13 
CM_DSS_DSS_CLKCTRL_OPTFCLKEN_VIDEO1_CLK       * 1:SHL:12 
CM_DSS_DSS_CLKCTRL_OPTFCLKEN_32KHZ_CLK        * 1:SHL:11 
CM_DSS_DSS_CLKCTRL_OPTFCLKEN_HDMI_CLK         * 1:SHL:10 
CM_DSS_DSS_CLKCTRL_OPTFCLKEN_48MHZ_CLK        * 1:SHL:9  
CM_DSS_DSS_CLKCTRL_OPTFCLKEN_DSSCLK           * 1:SHL:8  
                                              # 3*4
CM_DSS_BB2D_CLKCTRL                           # 4

;
; PRCM CM core L3 peripherals
;
CMCoreL3INIT_PhysBase       * &4A009300
CMCoreL3INIT_PhysSize       * &100

                                                    ^ 0
CM_L3INIT_CLKSTCTRL                                 # 4
CM_L3INIT_STATICDEP                                 # 4
CM_L3INIT_DYNAMICDEP                                # 4
                                                    # 7*4
CM_L3INIT_MMC1_CLKCTRL                              # 4
CM_L3INIT_MMC1_CLKCTRL_MMC1_CLK_SHIFT               * 25
CM_L3INIT_MMC1_CLKCTRL_MMC1_CLK_MASK                * 3:SHL:CM_L3INIT_MMC1_CLKCTRL_MMC1_CLK_SHIFT
CM_L3INIT_MMC1_CLKCTRL_MMC1_CLK_DIV1                * 0:SHL:CM_L3INIT_MMC1_CLKCTRL_MMC1_CLK_SHIFT
CM_L3INIT_MMC1_CLKCTRL_MMC1_CLK_DIV2                * 1:SHL:CM_L3INIT_MMC1_CLKCTRL_MMC1_CLK_SHIFT
CM_L3INIT_MMC1_CLKCTRL_MMC1_CLK_DIV4                * 2:SHL:CM_L3INIT_MMC1_CLKCTRL_MMC1_CLK_SHIFT
CM_L3INIT_MMC1_CLKCTRL_CLKSEL_SOURCE                * 1:SHL:24
CM_L3INIT_MMC1_CLKCTRL_OPTFCLKEN_CLK32K             * 1:SHL:8
                                                    # 4
CM_L3INIT_MMC2_CLKCTRL                              # 4
                                                    # 3*4
CM_L3INIT_USB_OTG_SS2_CLKCTRL                       # 4
CM_L3INIT_USB_OTG_SS2_CLKCTRL_OPTFCLKEN_REFCLK960M  * 1:SHL:8
                                                    # 4
CM_L3INIT_USB_OTG_SS3_CLKCTRL                       # 4
CM_L3INIT_USB_OTG_SS3_CLKCTRL_OPTFCLKEN_REFCLK960M  * 1:SHL:8
                                                    # 4
CM_L3INIT_USB_OTG_SS4_CLKCTRL                       # 4
CM_L3INIT_USB_OTG_SS4_CLKCTRL_OPTFCLKEN_REFCLK960M  * 1:SHL:8
                                                    # 4
CM_L3INIT_MLB_SS_CLKCTRL                            # 4
                                                    # 7*4
CM_L3INIT_IEEE1500_2_OCP_CLKCTRL                    # 4
                                                    # 3*4
CM_L3INIT_SATA_CLKCTRL                              # 4
CM_L3INIT_SATA_CLKCTRL_OPTFCLKEN_REF_CLK            * 1:SHL:8
                                                    # 5*4
CM_L3INIT_PCIE_CLKSTCTRL                            # 4
CM_L3INIT_PCIE_CLKSTCTRL_CLKACTIVITY_PCIE_32K_GFCLK * 1:SHL:13
CM_L3INIT_PCIE_CLKSTCTRL_CLKACTIVITY_PCIE_SYS_GFCLK * 1:SHL:12
CM_L3INIT_PCIE_CLKSTCTRL_CLKACTIVITY_PCIE_REF_GFCLK * 1:SHL:11
CM_L3INIT_PCIE_CLKSTCTRL_CLKACTIVITY_PCIE_PHY_DIV_GCLK * 1:SHL:10
CM_L3INIT_PCIE_CLKSTCTRL_CLKACTIVITY_PCIE_PHY_GCLK  * 1:SHL:9
CM_L3INIT_PCIE_CLKSTCTRL_CLKACTIVITY_PCIE_L3_GICLK  * 1:SHL:8
CM_L3INIT_PCIE_CLKSTCTRL_CLKTRCTRL_NO_SLEEP         * 0:SHL:0
CM_L3INIT_PCIE_CLKSTCTRL_CLKTRCTRL_SW_SLEEP         * 1:SHL:0
CM_L3INIT_PCIE_CLKSTCTRL_CLKTRCTRL_SW_WKUP          * 2:SHL:0
CM_L3INIT_PCIE_CLKSTCTRL_CLKTRCTRL_HW_AUTO          * 3:SHL:0
CM_L3INIT_PCIE_STATICDEP                            # 4
                                                    # 2*4
CM_L3INIT_PCIESS1_CLKCTRL                           # 4
CM_L3INIT_PCIESS1_CLKCTRL_OPTFCLKEN_PCIEPHY_CLK_DIV * 1:SHL:10
CM_L3INIT_PCIESS1_CLKCTRL_OPTFCLKEN_PCIEPHY_CLK     * 1:SHL:9
CM_L3INIT_PCIESS1_CLKCTRL_OPTFCLKEN_32KHZ           * 1:SHL:8
                                                    # 4
CM_L3INIT_PCIESS2_CLKCTRL                           # 4
CM_L3INIT_PCIESS2_CLKCTRL_OPTFCLKEN_PCIEPHY_CLK_DIV * 1:SHL:10
CM_L3INIT_PCIESS2_CLKCTRL_OPTFCLKEN_PCIEPHY_CLK     * 1:SHL:9
CM_L3INIT_PCIESS2_CLKCTRL_OPTFCLKEN_32KHZ           * 1:SHL:8
                                                    # 4
CM_L3INIT_GMAC_CLKSTCTRL                            # 4
CM_L3INIT_GMAC_STATICDEP                            # 4
CM_L3INIT_GMAC_DYNAMICDEP                           # 4
                                                    # 4
CM_L3INIT_GMAC_GMAC_CLKCTRL                         # 4
CM_L3INIT_GMAC_GMAC_CLKCTRL_CLKSEL_RFT_SHIFT        * 25
CM_L3INIT_GMAC_GMAC_CLKCTRL_CLKSEL_RFT_MASK         * 7:SHL:CM_L3INIT_GMAC_GMAC_CLKCTRL_CLKSEL_RFT_SHIFT
CM_L3INIT_GMAC_GMAC_CLKCTRL_CLKSEL_RFT_VIDEO2_CLK   * 1:SHL:CM_L3INIT_GMAC_GMAC_CLKCTRL_CLKSEL_RFT_SHIFT
CM_L3INIT_GMAC_GMAC_CLKCTRL_CLKSEL_RFT_VIDEO1_CLK   * 0:SHL:CM_L3INIT_GMAC_GMAC_CLKCTRL_CLKSEL_RFT_SHIFT
CM_L3INIT_GMAC_GMAC_CLKCTRL_CLKSEL_RFT_PER_ABE_X1_GFCLK * 2:SHL:CM_L3INIT_GMAC_GMAC_CLKCTRL_CLKSEL_RFT_SHIFT
CM_L3INIT_GMAC_GMAC_CLKCTRL_CLKSEL_RFT_L3_ICLK      * 4:SHL:CM_L3INIT_GMAC_GMAC_CLKCTRL_CLKSEL_RFT_SHIFT
CM_L3INIT_GMAC_GMAC_CLKCTRL_CLKSEL_RFT_HDMI_CLK     * 3:SHL:CM_L3INIT_GMAC_GMAC_CLKCTRL_CLKSEL_RFT_SHIFT
CM_L3INIT_GMAC_GMAC_CLKCTRL_CLKSEL_REF              * 1:SHL:24
                                                    # 3*4
CM_L3INIT_OCP2SCP1_CLKCTRL                          # 4
                                                    # 4
CM_L3INIT_OCP2SCP3_CLKCTRL                          # 4
                                                    # 4
CM_L3INIT_USB_OTG_SS1_CLKCTRL                       # 4
CM_L3INIT_USB_OTG_SS1_CLKCTRL_OPTFCLKEN_REFCLK960M  * 1:SHL:8
        ASSERT @=&F4

;
; PRCM CM core L4 peripherals
;
CMCoreL4PER_PhysBase        * &4A009700
CMCoreL4PER_PhysSize        * &400

                                               ^ 0
CM_L4PER_CLKSTCTRL                             # 4
CM_L4PER_CLKSTCTRL_CLKACTIVITY_L4PER_32K_GFCLK * 1:SHL:27
CM_L4PER_CLKSTCTRL_CLKACTIVITY_UART5_GFCLK     * 1:SHL:26 
CM_L4PER_CLKSTCTRL_CLKACTIVITY_GPIO_GFCLK      * 1:SHL:24 
CM_L4PER_CLKSTCTRL_CLKACTIVITY_MMC4_GFCLK      * 1:SHL:23 
CM_L4PER_CLKSTCTRL_CLKACTIVITY_MMC3_GFCLK      * 1:SHL:22 
CM_L4PER_CLKSTCTRL_CLKACTIVITY_PER_96M_GFCL    * 1:SHL:21 
CM_L4PER_CLKSTCTRL_CLKACTIVITY_PER_48M_GFCL    * 1:SHL:20 
CM_L4PER_CLKSTCTRL_CLKACTIVITY_PER_12M_GFCL    * 1:SHL:19 
CM_L4PER_CLKSTCTRL_CLKACTIVITY_UART4_GFCLK     * 1:SHL:18 
CM_L4PER_CLKSTCTRL_CLKACTIVITY_UART3_GFCLK     * 1:SHL:17 
CM_L4PER_CLKSTCTRL_CLKACTIVITY_UART2_GFCLK     * 1:SHL:16 
CM_L4PER_CLKSTCTRL_CLKACTIVITY_UART1_GFCLK     * 1:SHL:15 
CM_L4PER_CLKSTCTRL_CLKACTIVITY_TIMER9_GFCLK    * 1:SHL:14 
CM_L4PER_CLKSTCTRL_CLKACTIVITY_TIMER4_GFCLK    * 1:SHL:13 
CM_L4PER_CLKSTCTRL_CLKACTIVITY_TIMER3_GFCLK    * 1:SHL:12 
CM_L4PER_CLKSTCTRL_CLKACTIVITY_TIMER2_GFCLK    * 1:SHL:11 
CM_L4PER_CLKSTCTRL_CLKACTIVITY_TIMER11_GFCLK   * 1:SHL:10 
CM_L4PER_CLKSTCTRL_CLKACTIVITY_TIMER10_GFCLK   * 1:SHL:9  
CM_L4PER_CLKSTCTRL_CLKACTIVITY_L4PER_L3_GICLK  * 1:SHL:8  
CM_L4PER_CLKSTCTRL_CLKTRCTRL_NO_SLEEP          * 0:SHL:0
CM_L4PER_CLKSTCTRL_CLKTRCTRL_SW_SLEEP          * 1:SHL:0
CM_L4PER_CLKSTCTRL_CLKTRCTRL_SW_WKUP           * 2:SHL:0
CM_L4PER_CLKSTCTRL_CLKTRCTRL_HW_AUTO           * 3:SHL:0
                                               # 4
CM_L4PER_DYNAMICDEP                            # 4   
CM_L4PER2_L4_PER2_CLKCTRL                      # 4   
                                               # 4   
CM_L4PER3_L4_PER3_CLKCTRL                      # 4   
CM_L4PER2_PRUSS1_CLKCTRL                       # 4   
                                               # 4   
CM_L4PER2_PRUSS2_CLKCTRL                       # 4   
                                               # 4   
CM_L4PER_TIMER10_CLKCTRL                       # 4   
                                               # 4   
CM_L4PER_TIMER11_CLKCTRL                       # 4   
                                               # 4   
CM_L4PER_TIMER2_CLKCTRL                        # 4   
                                               # 4   
CM_L4PER_TIMER3_CLKCTRL                        # 4   
                                               # 4   
CM_L4PER_TIMER4_CLKCTRL                        # 4   
                                               # 4   
CM_L4PER_TIMER9_CLKCTRL                        # 4   
                                               # 4   
CM_L4PER_ELM_CLKCTRL                           # 4   
                                               # 4   
CM_L4PER_GPIO2_CLKCTRL                         # 4   
                                               # 4   
CM_L4PER_GPIO3_CLKCTRL                         # 4   
                                               # 4   
CM_L4PER_GPIO4_CLKCTRL                         # 4   
                                               # 4   
CM_L4PER_GPIO5_CLKCTRL                         # 4   
                                               # 4   
CM_L4PER_GPIO6_CLKCTRL                         # 4   
                                               # 4   
CM_L4PER_HDQ1W_CLKCTRL                         # 4   
                                               # 4   
CM_L4PER2_PWMSS2_CLKCTRL                       # 4   
                                               # 4   
CM_L4PER2_PWMSS3_CLKCTRL                       # 4   
                                               # 4   
CM_L4PER_I2C1_CLKCTRL                          # 4   
                                               # 4   
CM_L4PER_I2C2_CLKCTRL                          # 4   
                                               # 4   
CM_L4PER_I2C3_CLKCTRL                          # 4   
                                               # 4   
CM_L4PER_I2C4_CLKCTRL                          # 4   
                                               # 4   
CM_L4PER_L4_PER1_CLKCTRL                       # 4   
CM_L4PER2_PWMSS1_CLKCTRL                       # 4   
CM_L4PER3_TIMER13_CLKCTRL                      # 4   
                                               # 4   
CM_L4PER3_TIMER14_CLKCTRL                      # 4   
                                               # 4   
CM_L4PER3_TIMER15_CLKCTRL                      # 4   
                                               # 5*4
CM_L4PER_MCSPI1_CLKCTRL                        # 4   
                                               # 4   
CM_L4PER_MCSPI2_CLKCTRL                        # 4   
                                               # 4
CM_L4PER_MCSPI3_CLKCTRL                        # 4   
                                               # 4   
CM_L4PER_MCSPI4_CLKCTRL                        # 4   
                                               # 4   
CM_L4PER_GPIO7_CLKCTRL                         # 4   
                                               # 4   
CM_L4PER_GPIO8_CLKCTRL                         # 4   
                                               # 4   
CM_L4PER_MMC3_CLKCTRL                          # 4   
                                               # 4   
CM_L4PER_MMC4_CLKCTRL                          # 4   
                                               # 4   
CM_L4PER3_TIMER16_CLKCTRL                      # 4   
                                               # 4   
CM_L4PER2_QSPI_CLKCTRL                         # 4   
CM_L4PER2_QSPI_CLKCTRL_CLKSEL_DIV_1            * 0:SHL:25
CM_L4PER2_QSPI_CLKCTRL_CLKSEL_DIV_2            * 1:SHL:25
CM_L4PER2_QSPI_CLKCTRL_CLKSEL_DIV_4            * 2:SHL:25
CM_L4PER2_QSPI_CLKCTRL_CLKSEL_SOURCE_128M      * 0:SHL:24
CM_L4PER2_QSPI_CLKCTRL_CLKSEL_SOURCE_PER       * 1:SHL:24
                                               # 4
CM_L4PER_UART1_CLKCTRL                         # 4
                                               # 4
CM_L4PER_UART2_CLKCTRL                         # 4   
                                               # 4   
CM_L4PER_UART3_CLKCTRL                         # 4   
                                               # 4   
CM_L4PER_UART4_CLKCTRL                         # 4   
                                               # 4   
CM_L4PER2_MCASP2_CLKCTRL                       # 4   
                                               # 4   
CM_L4PER2_MCASP3_CLKCTRL                       # 4   
CM_L4PER2_MCASP3_CLKCTRL_CLKSEL_AHCLKX_MLBP_SHIFT        * 24
CM_L4PER2_MCASP3_CLKCTRL_CLKSEL_AHCLKX_MASK              * &F:SHL:CM_L4PER2_MCASP3_CLKCTRL_CLKSEL_AHCLKX_MLBP_SHIFT
CM_L4PER2_MCASP3_CLKCTRL_CLKSEL_AHCLKX_MLBP_CLK          * &0
CM_L4PER2_MCASP3_CLKCTRL_CLKSEL_AHCLKX_ABE_SYS_CLK       * &1
CM_L4PER2_MCASP3_CLKCTRL_CLKSEL_AHCLKX_SYS_CLK2          * &7
CM_L4PER2_MCASP3_CLKCTRL_CLKSEL_AHCLKX_ATL_CLK0          * &6
CM_L4PER2_MCASP3_CLKCTRL_CLKSEL_AHCLKX_ABE_24M_GFCLK     * &0
CM_L4PER2_MCASP3_CLKCTRL_CLKSEL_AHCLKX_ATL_CLK1          * &5
CM_L4PER2_MCASP3_CLKCTRL_CLKSEL_AHCLKX_XREF_CLK2         * &A
CM_L4PER2_MCASP3_CLKCTRL_CLKSEL_AHCLKX_XREF_CLK1         * &9
CM_L4PER2_MCASP3_CLKCTRL_CLKSEL_AHCLKX_XREF_CLK3         * &B
CM_L4PER2_MCASP3_CLKCTRL_CLKSEL_AHCLKX_ATL_CLK2          * &4
CM_L4PER2_MCASP3_CLKCTRL_CLKSEL_AHCLKX_FUNC_24M_GFCLK    * &2
CM_L4PER2_MCASP3_CLKCTRL_CLKSEL_AHCLKX_MLB_CLK           * &C
CM_L4PER2_MCASP3_CLKCTRL_CLKSEL_AHCLKX_ATL_CLK3          * &3
CM_L4PER2_MCASP3_CLKCTRL_CLKSEL_AHCLKX_XREF_CLK0         * &8
CM_L4PER2_MCASP3_CLKCTRL_CLKSEL_AUX_CLK_SHIFT            * 22
CM_L4PER2_MCASP3_CLKCTRL_CLKSEL_AUX_CLK_MASK             * 3:SHL:CM_L4PER2_MCASP3_CLKCTRL_CLKSEL_AUX_CLK_SHIFT
CM_L4PER2_MCASP3_CLKCTRL_CLKSEL_AUX_CLK_PER_ABE_X1_GFCLK * 0:SHL:CM_L4PER2_MCASP3_CLKCTRL_CLKSEL_AUX_CLK_SHIFT
CM_L4PER2_MCASP3_CLKCTRL_CLKSEL_AUX_CLK_VIDEO1_CLK       * 1:SHL:CM_L4PER2_MCASP3_CLKCTRL_CLKSEL_AUX_CLK_SHIFT
CM_L4PER2_MCASP3_CLKCTRL_CLKSEL_AUX_CLK_HDMI_CLK         * 3:SHL:CM_L4PER2_MCASP3_CLKCTRL_CLKSEL_AUX_CLK_SHIFT
CM_L4PER2_MCASP3_CLKCTRL_CLKSEL_AUX_CLK_VIDEO2_CLK       * 2:SHL:CM_L4PER2_MCASP3_CLKCTRL_CLKSEL_AUX_CLK_SHIFT
                                               # 4
CM_L4PER_UART5_CLKCTRL                         # 4   
                                               # 4   
CM_L4PER2_MCASP5_CLKCTRL                       # 4   
                                               # 4   
CM_L4SEC_CLKSTCTRL                             # 4   
CM_L4SEC_STATICDEP                             # 4   
CM_L4SEC_DYNAMICDEP                            # 4   
                                               # 4   
CM_L4PER2_MCASP8_CLKCTRL                       # 4   
                                               # 4   
CM_L4PER2_MCASP4_CLKCTRL                       # 4   
                                               # 4
CM_L4SEC_AES1_CLKCTRL                          # 4   
                                               # 4   
CM_L4SEC_AES2_CLKCTRL                          # 4   
                                               # 4   
CM_L4SEC_DES3DES_CLKCTRL                       # 4   
                                               # 4   
CM_L4SEC_FPKA_CLKCTRL                          # 4   
                                               # 4   
CM_L4SEC_RNG_CLKCTRL                           # 4   
                                               # 4   
CM_L4SEC_SHA2MD51_CLKCTRL                      # 4   
                                               # 4   
CM_L4PER2_UART7_CLKCTRL                        # 4   
                                               # 4    
CM_L4SEC_DMA_CRYPTO_CLKCTRL                    # 4   
                                               # 4   
CM_L4PER2_UART8_CLKCTRL                        # 4   
                                               # 4   
CM_L4PER2_UART9_CLKCTRL                        # 4   
                                               # 4   
CM_L4PER2_DCAN2_CLKCTRL                        # 4
                                               # 4   
CM_L4SEC_SHA2MD52_CLKCTRL                      # 4   
CM_L4PER2_CLKSTCTRL                            # 4   
CM_L4PER2_DYNAMICDEP                           # 4   
CM_L4PER2_MCASP6_CLKCTRL                       # 4   
CM_L4PER2_MCASP7_CLKCTRL                       # 4   
CM_L4PER2_STATICDEP                            # 4   
CM_L4PER3_CLKSTCTRL                            # 4   
CM_L4PER3_DYNAMICDEP                           # 4   
        ASSERT @=&218

;
; PRCM CM core ckgen
;
CMCoreCkgen_PhysBase        * &4A008100

                                       ^ 0
                                       # 4
CM_CLKSEL_USB_60MHZ                    # 4   
                                       # 14*4
CM_BASE_DPLL_PER                       # 0     ; Type A
CM_CLKMODE_DPLL_PER                    # 4
CM_IDLEST_DPLL_PER                     # 4
CM_AUTOIDLE_DPLL_PER                   # 4   
CM_CLKSEL_DPLL_PER                     # 4   
CM_DIV_M2_DPLL_PER                     # 4   
                                       # 4   
CM_DIV_H11_DPLL_PER                    # 4   
CM_DIV_H12_DPLL_PER                    # 4   
CM_DIV_H13_DPLL_PER                    # 4   
CM_DIV_H14_DPLL_PER                    # 4   
CM_SSC_DELTAMSTEP_DPLL_PER             # 4   
CM_SSC_MODFREQDIV_DPLL_PER             # 4   
                                       # 4*4
CM_BASE_DPLL_USB                       # 0     ; Type B
CM_CLKMODE_DPLL_USB                    # 4
CM_IDLEST_DPLL_USB                     # 4   
CM_AUTOIDLE_DPLL_USB                   # 4   
CM_CLKSEL_DPLL_USB                     # 4   
CM_DIV_M2_DPLL_USB                     # 4   
CM_SSC_DELTAMSTEP_DPLL_USB             # 4   
CM_SSC_MODFREQDIV_DPLL_USB             # 4   
                                       # 6*4
CM_CLKDCOLDO_DPLL_USB                  # 4   
                                       # 18*4
CM_BASE_DPLL_PCIE_REF                  # 0     ; Type B
CM_CLKMODE_DPLL_PCIE_REF               # 4
CM_IDLEST_DPLL_PCIE_REF                # 4   
CM_AUTOIDLE_DPLL_PCIE_REF              # 4   
CM_CLKSEL_DPLL_PCIE_REF                # 4   
CM_DIV_M2_DPLL_PCIE_REF                # 4   
CM_SSC_DELTAMSTEP_DPLL_PCIE_REF        # 4   
CM_SSC_MODFREQDIV_DPLL_PCIE_REF        # 4   
CM_CLKMODE_APLL_PCIE                   # 4     ; Analogue
CM_CLKMODE_APLL_PCIE_MODE_SELECT_SHIFT * 0
CM_CLKMODE_APLL_PCIE_MODE_SELECT_MASK  * 3:SHL:CM_CLKMODE_APLL_PCIE_MODE_SELECT_SHIFT
CM_CLKMODE_APLL_PCIE_MODE_SELECT_LOCK  * 1:SHL:CM_CLKMODE_APLL_PCIE_MODE_SELECT_SHIFT
CM_CLKMODE_APLL_PCIE_MODE_SELECT_IDLE  * 2:SHL:CM_CLKMODE_APLL_PCIE_MODE_SELECT_SHIFT
CM_CLKMODE_APLL_PCIE_MODE              * 1:SHL:2
CM_CLKMODE_APLL_PCIE_INPSEL_SHIFT      * 3
CM_CLKMODE_APLL_PCIE_INPSEL_MASK       * 7:SHL:CM_CLKMODE_APLL_PCIE_INPSEL_SHIFT
CM_CLKMODE_APLL_PCIE_REFSEL            * 1:SHL:7
CM_CLKMODE_APLL_PCIE_CLKDIV_BYPASS     * 1:SHL:8
CM_IDLEST_APLL_PCIE                    # 4
CM_IDLEST_APLL_PCIE_ST_APLL_CLK        * 1:SHL:0
CM_DIV_M2_APLL_PCIE                    # 4
CM_DIV_M2_APLL_PCIE_DIVHS_SHIFT        * 0
CM_DIV_M2_APLL_PCIE_DIVHS_MASK         * &7F:SHL:CM_DIV_M2_APLL_PCIE_DIVHS_SHIFT
CM_DIV_M2_APLL_PCIE_CLKST              * 1:SHL:9
CM_CLKVCOLDO_APLL_PCIE                 # 4
CM_CLKVCOLDO_APLL_PCIE_CLKST           * 1:SHL:9
CM_CLKVCOLDO_APLL_PCIE_CLK_DIVST       * 1:SHL:10
        ASSERT @=&12C

;
; PRCM CM core AON
;
CMCoreCoreAON_PhysBase      * &4A008600

                                                               ^ 0
CM_COREAON_CLKSTCTRL                                           # 4
CM_COREAON_CLKSTCLRL_CLKACTIVITY_ABE_GICLK                     * 1:SHL:16
CM_COREAON_CLKSTCLRL_CLKACTIVITY_SR_IVAHD_SYS_GFCLK            * 1:SHL:15
CM_COREAON_CLKSTCLRL_CLKACTIVITY_SR_DSPEVE_SYS_GFCLK           * 1:SHL:13
CM_COREAON_CLKSTCLRL_CLKACTIVITY_COREAON_32K_GFCLK             * 1:SHL:12
CM_COREAON_CLKSTCLRL_CLKACTIVITY_SR_CORE_SYS_GFCLK             * 1:SHL:11
CM_COREAON_CLKSTCLRL_CLKACTIVITY_SR_GPU_SYS_GFCLK              * 1:SHL:10
CM_COREAON_CLKSTCLRL_CLKACTIVITY_SR_MPU_SYS_GFCLK              * 1:SHL:9
CM_COREAON_CLKSTCLRL_CLKACTIVITY_COREAON_L4_GICLK              * 1:SHL:8
                                                               # 15*4
CM_COREAON_USB_PHY1_CORE_CLKCTRL                               # 4
CM_COREAON_USB_PHY1_CORE_CLKCTRL_OPTFCLKEN_CLK32K              * 1:SHL:8
                                                               # 17*4
CM_COREAON_USB_PHY2_CORE_CLKCTRL                               # 4
CM_COREAON_USB_PHY2_CORE_CLKCTRL_OPTFCLKEN_CLK32K              * 1:SHL:8
                                                               # 3*4
CM_COREAON_USB_PHY3_CORE_CLKCTRL                               # 4
CM_COREAON_USB_PHY3_CORE_CLKCTRL_OPTFCLKEN_CLK32K              * 1:SHL:8
                                                               # 4
CM_COREAON_CLKOUTMUX1_CLKCTRL                                  # 4
CM_COREAON_CLKOUTMUX1_CLKCTRL_OPTFCLKEN_CLK32K                 * 1:SHL:8
                                                               # 3*4
CM_COREAON_CLKOUTMUX2_CLKCTRL                                  # 4
CM_COREAON_CLKOUTMUX2_CLKCTRL_OPTFCLKEN_CLK32K                 * 1:SHL:8
                                                               # 3*4
CM_COREAON_L3INIT_60M_GFCLK_CLKCTRL                            # 4
CM_COREAON_L3INIT_60M_GFCLK_CLKCTRL_OPTFCLKEN_L3INIT_60M_GFCLK * 1:SHL:8
                                                               # 3*4
CM_COREAON_ABE_GICLK_CLKCTRL                                   # 4
CM_COREAON_ABE_GICLK_CLKCTRL_OPTFCLKEN_ABE_GICLK               * 1:SHL:8
        ASSERT @=&D4

;
; PRCM CM core CORE
;
CMCoreCore_PhysBase         * &4A008900
CMCoreCore_PhysSize         * &400

                                       ^ 0
CM_IPU2_CLKSTCTRL                      # 4
CM_IPU2_STATICDEP                      # 4
CM_IPU2_DYNAMICDEP                     # 4
                                       # 5*4
CM_IPU2_IPU2_CLKCTRL                   # 4
                                       # 55*4
CM_DMA_CLKSTCTRL                       # 4
CM_DMA_CLKSTCTRL_CLKTRCTRL_NO_SLEEP    * 0:SHL:0
CM_DMA_CLKSTCTRL_CLKTRCTRL_SW_WKUP     * 2:SHL:0
CM_DMA_CLKSTCTRL_CLKTRCTRL_HW_AUTO     * 3:SHL:0
CM_DMA_STATICDEP                       # 4
CM_DMA_DYNAMICDEP                      # 4
                                       # 5*4
CM_DMA_DMA_SYSTEM_CLKCTRL              # 4
                                       # 55*4
CM_EMIF_CLKSTCTRL                      # 4
                                       # 7*4
CM_EMIF_DMM_CLKCTRL                    # 4
                                       # 4
CM_EMIF_EMIF_OCP_FW_CLKCTRL            # 4
                                       # 4
CM_EMIF_EMIF1_CLKCTRL                  # 4
                                       # 4
CM_EMIF_EMIF2_CLKCTRL                  # 4
                                       # 4
CM_EMIF_EMIF_DLL_CLKCTRL               # 4
                                       # 47*4
CM_ATL_ATL_CLKCTRL                     # 4
                                       # 7*4
CM_ATL_CLKSTCTRL                       # 4
        ASSERT @=&324

;
; PRCM CM core L4 configuration
;
CMCoreL4CFG_PhysBase        * &4A008D00
CMCoreL4CFG_PhysSize        * &100

                                              ^ 0
CM_L4CFG_CLKSTCTRL                            # 4
CM_L4CFG_CLKSTCTRL_CLKACTIVITY_L4CFG_L3_GICLK * 1:SHL:98
CM_L4CFG_CLKSTCTRL_CLKACTIVITY_L4CFG_L4_GICLK * 1:SHL:8
CM_L4CFG_CLKSTCTRL_CLKTRCTRL_NO_SLEEP         * 0:SHL:0
CM_L4CFG_CLKSTCTRL_CLKTRCTRL_HW_AUTO          * 3:SHL:0
                                              # 4
CM_L4CFG_DYNAMICDEP                           # 4
                                              # 5*4
CM_L4CFG_L4_CFG_CLKCTRL                       # 4
                                              # 4
CM_L4CFG_SPINLOCK_CLKCTRL                     # 4
                                              # 4
CM_L4CFG_MAILBOX1_CLKCTRL                     # 4
                                              # 4
CM_L4CFG_SAR_ROM_CLKCTRL                      # 4
                                              # 4
CM_L4CFG_OCP2SCP2_CLKCTRL                     # 4
                                              # 4
CM_L4CFG_MAILBOX2_CLKCTRL                     # 4
                                              # 4
CM_L4CFG_MAILBOX3_CLKCTRL                     # 4
                                              # 4
CM_L4CFG_MAILBOX4_CLKCTRL                     # 4
                                              # 4
CM_L4CFG_MAILBOX5_CLKCTRL                     # 4
                                              # 4
CM_L4CFG_MAILBOX6_CLKCTRL                     # 4
                                              # 4
CM_L4CFG_MAILBOX7_CLKCTRL                     # 4
                                              # 4
CM_L4CFG_MAILBOX8_CLKCTRL                     # 4
                                              # 4
CM_L4CFG_MAILBOX9_CLKCTRL                     # 4
                                              # 4
CM_L4CFG_MAILBOX0_CLKCTRL                     # 4
                                              # 4
CM_L4CFG_MAILBOX11_CLKCTRL                    # 4
                                              # 4
CM_L4CFG_MAILBOX12_CLKCTRL                    # 4
                                              # 4
CM_L4CFG_MAILBOX13_CLKCTRL                    # 4
        ASSERT @=&A4

;
; Generic interrupt controller
;
GIC_PhysBase                * &48211000
GIC_PhysAdjust              * &F00      ; To keep within ±4k range 
GIC_PhysSize                * &8000

                                  ^ -&F00
GICD_CTLR                         # 4
GICD_CTLR_ENABLE_GRP0             * 1:SHL:0
GICD_CTLR_ENABLE_GRP1             * 1:SHL:1
GICD_TYPER                        # 4
GICD_TYPER_IT_LINES_NUMBER_SHIFT  * 0
GICD_TYPER_IT_LINES_NUMBER_MASK   * &1F:SHL:GICD_TYPER_IT_LINES_NUMBER_SHIFT
GICD_TYPER_CPU_NUMBER_SHIFT       * 5
GICD_TYPER_CPU_NUMBER_MASK        * 7:SHL:GICD_TYPER_CPU_NUMBER_SHIFT
GICD_TYPER_SECURITY_EXTN          * 1:SHL:10
GICD_TYPER_LSPI_SHIFT             * 11
GICD_TYPER_LSPI_MASK              * &1F:SHL:GICD_TYPER_LSPI_SHIFT
GICD_IIDR                         # 4              
GICD_IIDR_IMPLEMENTER_SHIFT       * 0
GICD_IIDR_IMPLEMENTER_MASK        * &FFF:SHL:GICD_IIDR_IMPLEMENTER_SHIFT
GICD_IIDR_REVISION_SHIFT          * 12
GICD_IIDR_REVISION_MASK           * &F:SHL:GICD_IIDR_REVISION_SHIFT
GICD_IIDR_VARIANT_SHIFT           * 16
GICD_IIDR_VARIANT_MASK            * &F:SHL:GICD_IIDR_VARIANT_SHIFT
GICD_IIDR_PRODUCTID_SHIFT         * 24
GICD_IIDR_PRODUCTID_MASK          * &FF:SHL:GICD_IIDR_PRODUCTID_SHIFT
                                  # 29*4
GICD_IGROUPRn                     # 128
GICD_IGROUPRn_GROUP_BITS          * 1
GICD_IGROUPRn_GROUP_PER_REG       * 32
GICD_ISENABLERn                   # 128
GICD_ISENABLERn_ENABLE_BITS       * 1
GICD_ISENABLERn_ENABLE_PER_REG    * 32
GICD_ICENABLERn                   # 128
GICD_ICENABLERn_ENABLE_BITS       * 1
GICD_ICENABLERn_ENABLE_PER_REG    * 32
GICD_ISPENDRn                     # 128
GICD_ISPENDRn_PEND_BITS           * 1
GICD_ISPENDRn_PEND_PER_REG        * 32
GICD_ICPENDRn                     # 128
GICD_ICPENDRn_PEND_BITS           * 1
GICD_ICPENDRn_PEND_PER_REG        * 32
GICD_ISACTIVERn                   # 128
GICD_ISACTIVERn_ACTIVE_BITS       * 1
GICD_ISACTIVERn_ACTIVE_PER_REG    * 32
GICD_ICACTIVERn                   # 128
GICD_ICACTIVERn_ACTIVE_BITS       * 1
GICD_ICACTIVERn_ACTIVE_PER_REG    * 32
GICD_IPRIORITYRn                  # 1024
GICD_IPRIORITYRn_PRIORITY_BITS    * 8
GICD_IPRIORITYRn_PRIORITY_PER_REG * 4
GICD_ITARGETSRn                   # 1024
GICD_ITARGETSRn_TARGET_BITS       * 8
GICD_ITARGETSRn_TARGET_PER_REG    * 4
GICD_ICFGRn                       # 256
GICD_ICFGRn_CONFIG_BITS           * 2
GICD_ICFGRn_CONFIG_PER_REG        * 16
GICD_ICFGRn_LEVEL_SENSITIVE       * 0
GICD_ICFGRn_EDGE_TRIGGERED        * 1
GICD_PPISR                        # 4
GICD_SPISRn                       # 6*4
                                  # 57*4
GICD_NSACRn                       # 256
GICD_NSACRn_ACR_BITS              * 2
GICD_NSACRn_ACR_PER_REG           * 16
NO_NS_ACCESS                      * 2_00
NS_WRITES                         * 2_01
NS_READS                          * 2_10
NS_READS_WRITES                   * 2_11
GICD_SGIR                         # 16
GICD_SGI_INT_ID_SHIFT             * 0
GICD_SGI_INT_ID_MASK              * &F:SHL:GICD_SGI_INT_ID_SHIFT
GICD_NSATT                        * 1:SHL:15
GICD_CPU_TARGET_LIST_SHIFT        * 16
GICD_CPU_TARGET_LIST_MASK         * &FF:SHL:GICD_CPU_TARGET_LIST_SHIFT
GICD_TARGET_LIST_FILTER_SHIFT     * 24 
GICD_TARGET_LIST_FILTER_MASK      * 3:SHL:GICD_TARGET_LIST_FILTER_SHIFT
GICD_CPENDSGIRn                   # 16
GICD_CPENDSGIRn_PENDING_BITS      * 8
GICD_CPENDSGIRn_PENDING_PER_REG   * 4
GICD_SPENDSGIRn                   # 16
GICD_SPENDSGIRn_PENDING_BITS      * 8
GICD_SPENDSGIRn_PENDING_PER_REG   * 4
                                  # 40*4
GICD_PIDR4                        # 4
GICD_PIDR5                        # 4
GICD_PIDR6                        # 4
GICD_PIDR7                        # 4
GICD_PIDR0                        # 4
GICD_PIDR1                        # 4
GICD_PIDR2                        # 4
GICD_PIDR3                        # 4
GICD_CIDR0                        # 4
GICD_CIDR1                        # 4
GICD_CIDR2                        # 4
GICD_CIDR2_ARCH_REV_SHIFT         * 4
GICD_CIDR2_ARCH_REV_MASK          * &F:SHL:GICD_CIDR2_ARCH_REV_SHIFT
GICD_CIDR3                        # 4
        ASSERT @=&1000-&F00
GICC_CTLR                         # 4
GICC_EOI_MODE_NS                  * 1:SHL:10
GICC_EOI_MODE_S                   * 1:SHL:9
GICC_IRQ_BYP_DIS_GRP1             * 1:SHL:8
GICC_FIQ_BYP_DIS_GRP1             * 1:SHL:7
GICC_IRQ_BYP_DIS_GRP0             * 1:SHL:6
GICC_FIQ_BYP_DIS_GRP0             * 1:SHL:5
GICC_CBPR                         * 1:SHL:4
GICC_FIQEN                        * 1:SHL:3
GICC_ACK_CTL                      * 1:SHL:2
GICC_ENABLE_GRP1                  * 1:SHL:1
GICC_ENABLE_GRP0                  * 1:SHL:0
GICC_PMR                          # 4
GICC_PMR_SHIFT                    * 0
GICC_PMR_MASK                     * &FF:SHL:GICC_PMR_SHIFT
GICC_BPR                          # 4
GICC_BPR_SHIFT                    * 0
GICC_BPR_MASK                     * 3:SHL:GICC_BPR_SHIFT
GICC_IAR                          # 4
GICC_IAR_CPU_ID_SHIFT             * 10
GICC_IAR_CPU_ID_MASK              * 3:SHL:GICC_IAR_CPU_ID_SHIFT
GICC_IAR_INTERRUPT_ID_SHIFT       * 0
GICC_IAR_INTERRUPT_ID_MASK        * &3FF:SHL:GICC_IAR_INTERRUPT_ID_SHIFT
GICC_IAR_INTERRUPT_ID_BITS        * 10
GICC_INTERRUPT_ID_SPURIOUS        * 1023
GICC_EOIR                         # 4
GICC_EOIR_CPU_ID_SHIFT            * 10
GICC_EOIR_CPU_ID_MASK             * 3:SHL:GICC_EOIR_CPU_ID_SHIFT
GICC_EOIR_EOI_INT_ID_SHIFT        * 0
GICC_EOIR_EOI_INT_ID_MASK         * &3FF:SHL:GICC_EOIR_EOI_INT_ID_SHIFT
GICC_EOIR_EOI_INT_ID_BITS         * 10
GICC_RPR                          # 4
GICC_RPR_SHIFT                    * 0
GICC_RPR_MASK                     * &FF:SHL:GICC_RPR_SHIFT
GICC_HPPIR                        # 4
GICC_HPPIR_CPU_ID_SHIFT           * 10
GICC_HPPIR_CPU_ID_MASK            * 3:SHL:GICC_HPPIR_CPU_ID_SHIFT
GICC_HPPIR_PEND_INT_ID_SHIFT      * 0
GICC_HPPIR_PEND_INT_ID_MASK       * &3FF:SHL:GICC_HPPIR_PEND_INT_ID_SHIFT
GICC_HPPIR_PEND_INT_ID_BITS       * 10
GICC_ABPR                         # 4
GICC_ABPR_SHIFT                   * 0
GICC_ABPR_MASK                    * 3:SHL:GICC_ABPR_SHIFT
GICC_AIAR                         # 4
GICC_AIAR_CPU_ID_SHIFT            * 10
GICC_AIAR_CPU_ID_MASK             * 3:SHL:GICC_AIAR_CPU_ID_SHIFT
GICC_AIAR_INTERRUPT_ID_SHIFT      * 0
GICC_AIAR_INTERRUPT_ID_MASK       * &3FF:SHL:GICC_AIAR_INTERRUPT_ID_SHIFT
GICC_AIAR_INTERRUPT_ID_BITS       * 10
GICC_AEOIR                        # 4
GICC_AEOIR_CPU_ID_SHIFT           * 10
GICC_AEOIR_CPU_ID_MASK            * 3:SHL:GICC_AEOIR_CPU_ID_SHIFT
GICC_AEOIR_EOI_INT_ID_SHIFT       * 0
GICC_AEOIR_EOI_INT_ID_MASK        * &3FF:SHL:GICC_AEOIR_EOI_INT_ID_SHIFT
GICC_AEOIR_EOI_INT_ID_BITS        * 10
GICC_AHPPIR                       # 4
GICC_AHPPIR_CPU_ID_SHIFT          * 10
GICC_AHPPIR_CPU_ID_MASK           * 3:SHL:GICC_AHPPIR_CPU_ID_SHIFT
GICC_AHPPIR_PEND_INT_ID_SHIFT     * 0
GICC_AHPPIR_PEND_INT_ID_MASK      * &3FF:SHL:GICC_AHPPIR_PEND_INT_ID_SHIFT
GICC_AHPPIR_PEND_INT_ID_BITS      * 10
                                  # 41*4
GICC_APRn                         # 16
GICC_NSAPRn                       # 16
                                  # 3*4
GICC_IIDR                         # 4
GICC_IIDR_IMPLEMENTER_SHIFT       * 0
GICC_IIDR_IMPLEMENTER_MASK        * &FFF:SHL:GICC_IIDR_IMPLEMENTER_SHIFT
GICC_IIDR_REVISION_SHIFT          * 12
GICC_IIDR_REVISION_MASK           * &F:SHL:GICC_IIDR_REVISION_SHIFT
GICC_IIDR_ARCHITECTURE_SHIFT      * 16
GICC_IIDR_ARCHITECTURE_MASK       * &F:SHL:GICC_IIDR_ARCHITECTURE_SHIFT
GICC_IIDR_PRODUCTID_SHIFT         * 20
GICC_IIDR_PRODUCTID_MASK          * &FF:SHL:GICC_IIDR_PRODUCTID_SHIFT
                                  # 960*4
GICC_DIR                          # 4     ; Outside 4k but not used
GICC_DIR_CPU_ID_SHIFT             * 10
GICC_DIR_CPU_ID_MASK              * 3:SHL:GICC_DIR_CPU_ID_SHIFT
GICC_DIR_INTERRUPT_ID_SHIFT       * 0
GICC_DIR_INTERRUPT_ID_MASK        * &3FF:SHL:GICC_DIR_INTERRUPT_ID_SHIFT
GICC_DIR_INTERRUPT_ID_BITS        * 10
        ASSERT @=&2004-&F00

;
; Control core
;
ControlCore_PhysBase        * &4A002000
ControlCore_PhysAdjust      * &1000     ; To keep within ±4k range
ControlCore_PhysSize        * &2000

                                        ^ -&1000
                                        # 77*4
CTRL_CORE_STATUS                        # 4
                                        # 4
                                        # 4
                                        # 4
                                        # 4
CTRL_CORE_SEC_ERR_STATUS_FUNC_1         # 4
                                        # 4
CTRL_CORE_SEC_ERR_STATUS_DEBUG_1        # 4
                                        # 4
                                        # 4
CTRL_CORE_MPU_FORCEWRNP                 # 4
                                        # 13*4
CTRL_CORE_STD_FUSE_OPP_VDD_GPU_0        # 4
CTRL_CORE_STD_FUSE_OPP_VDD_GPU_1        # 4
CTRL_CORE_STD_FUSE_OPP_VDD_GPU_2        # 4
CTRL_CORE_STD_FUSE_OPP_VDD_GPU_3        # 4
CTRL_CORE_STD_FUSE_OPP_VDD_GPU_4        # 4
CTRL_CORE_STD_FUSE_OPP_VDD_GPU_5        # 4
CTRL_CORE_STD_FUSE_OPP_VDD_MPU_0        # 4
CTRL_CORE_STD_FUSE_OPP_VDD_MPU_1        # 4
CTRL_CORE_STD_FUSE_OPP_VDD_MPU_2        # 4
CTRL_CORE_STD_FUSE_OPP_VDD_MPU_3        # 4
CTRL_CORE_STD_FUSE_OPP_VDD_MPU_4        # 4
CTRL_CORE_STD_FUSE_OPP_VDD_MPU_5        # 4
CTRL_CORE_STD_FUSE_OPP_VDD_MPU_6        # 4
CTRL_CORE_STD_FUSE_OPP_VDD_MPU_7        # 4
CTRL_CORE_STD_FUSE_OPP_VDD_CORE_0       # 4
CTRL_CORE_STD_FUSE_OPP_VDD_CORE_1       # 4
CTRL_CORE_STD_FUSE_OPP_VDD_CORE_2       # 4
CTRL_CORE_STD_FUSE_OPP_VDD_CORE_3       # 4
CTRL_CORE_STD_FUSE_OPP_VDD_CORE_4       # 4
CTRL_CORE_STD_FUSE_OPP_BGAP_GPU         # 4
CTRL_CORE_STD_FUSE_OPP_BGAP_MPU         # 4
CTRL_CORE_STD_FUSE_OPP_BGAP_CORE        # 4
CTRL_CORE_STD_FUSE_OPP_BGAP_MPU23       # 4
                                        # 12*4
CTRL_CORE_STD_FUSE_MPK_0                # 4
CTRL_CORE_STD_FUSE_MPK_1                # 4
CTRL_CORE_STD_FUSE_MPK_2                # 4
CTRL_CORE_STD_FUSE_MPK_3                # 4
CTRL_CORE_STD_FUSE_MPK_4                # 4
CTRL_CORE_STD_FUSE_MPK_5                # 4
CTRL_CORE_STD_FUSE_MPK_6                # 4
CTRL_CORE_STD_FUSE_MPK_7                # 4
CTRL_CORE_STD_FUSE_OPP_VDD_GPU_LVT_0    # 4
CTRL_CORE_STD_FUSE_OPP_VDD_GPU_LVT_1    # 4
CTRL_CORE_STD_FUSE_OPP_VDD_GPU_LVT_2    # 4
CTRL_CORE_STD_FUSE_OPP_VDD_GPU_LVT_3    # 4
CTRL_CORE_STD_FUSE_OPP_VDD_GPU_LVT_4    # 4
CTRL_CORE_STD_FUSE_OPP_VDD_GPU_LVT_5    # 4
CTRL_CORE_STD_FUSE_OPP_VDD_MPU_LVT_0    # 4
CTRL_CORE_STD_FUSE_OPP_VDD_MPU_LVT_1    # 4
CTRL_CORE_STD_FUSE_OPP_VDD_MPU_LVT_2    # 4
CTRL_CORE_STD_FUSE_OPP_VDD_MPU_LVT_3    # 4
CTRL_CORE_STD_FUSE_OPP_VDD_MPU_LVT_4    # 4
CTRL_CORE_STD_FUSE_OPP_VDD_MPU_LVT_5    # 4
CTRL_CORE_STD_FUSE_OPP_VDD_MPU_LVT_6    # 4
CTRL_CORE_STD_FUSE_OPP_VDD_MPU_LVT_7    # 4
                                        # 17*4
CTRL_CORE_CUST_FUSE_SWRV_0              # 4
CTRL_CORE_CUST_FUSE_SWRV_1              # 4
CTRL_CORE_CUST_FUSE_SWRV_2              # 4
CTRL_CORE_CUST_FUSE_SWRV_3              # 4
CTRL_CORE_CUST_FUSE_SWRV_4              # 4
CTRL_CORE_CUST_FUSE_SWRV_5              # 4
CTRL_CORE_CUST_FUSE_SWRV_6              # 4
                                        # 4
                                        # 4
CTRL_CORE_BREG_SELECTION                # 4
CTRL_CORE_DPLL_BCLK                     # 4
CTRL_CORE_DPLL_BADDR_BDATAW             # 4
CTRL_CORE_DPLL_BDATAR                   # 4
                                        # 4*4
CTRL_CORE_DEV_CONF                      # 4
CTRL_CORE_DEV_CONF_USBPHY_PD            * 1:SHL:0
                                        # 10*4
CTRL_CORE_TEMP_SENSOR_MPU               # 4
CTRL_CORE_TEMP_SENSOR_GPU               # 4
CTRL_CORE_TEMP_SENSOR_CORE              # 4
                                        # 8*4
CTRL_CORE_CORTEX_M4_MMUADDRTRANSLTR     # 4
CTRL_CORE_CORTEX_M4_MMUADDRLOGICTR      # 4
CTRL_CORE_HWOBS_CONTROL                 # 4
CTRL_CORE_PCS1                          # 4
CTRL_CORE_PCS2                          # 4
CTRL_CORE_PCS_REVISION                  # 4
CTRL_CORE_PHY_POWER_USB                 # 4
CTRL_CORE_PHY_POWER_USB_USB_PWRCTRL_CLK_FREQ_SHIFT         * 22
CTRL_CORE_PHY_POWER_USB_USB_PWRCTRL_CLK_FREQ_MASK          * &3FF:SHL:CTRL_CORE_PHY_POWER_USB_USB_PWRCTRL_CLK_FREQ_SHIFT
CTRL_CORE_PHY_POWER_USB_USB_PWRCTRL_CLK_CMD_SHIFT          * 14
CTRL_CORE_PHY_POWER_USB_USB_PWRCTRL_CLK_CMD_MASK           * &FF:SHL:CTRL_CORE_PHY_POWER_USB_USB_PWRCTRL_CLK_CMD_SHIFT
CTRL_CORE_PHY_POWER_USB_USB_PWRCTRL_CLK_CMD_OFF            * 0:SHL:CTRL_CORE_PHY_POWER_USB_USB_PWRCTRL_CLK_CMD_SHIFT
CTRL_CORE_PHY_POWER_USB_USB_PWRCTRL_CLK_CMD_RXONLY         * 1:SHL:CTRL_CORE_PHY_POWER_USB_USB_PWRCTRL_CLK_CMD_SHIFT
CTRL_CORE_PHY_POWER_USB_USB_PWRCTRL_CLK_CMD_TXONLY         * 2:SHL:CTRL_CORE_PHY_POWER_USB_USB_PWRCTRL_CLK_CMD_SHIFT
CTRL_CORE_PHY_POWER_USB_USB_PWRCTRL_CLK_CMD_BOTH           * 3:SHL:CTRL_CORE_PHY_POWER_USB_USB_PWRCTRL_CLK_CMD_SHIFT
CTRL_CORE_PHY_POWER_USB_USB_PWRCTRL_CLK_CMD_UNSYNC         * 16:SHL:CTRL_CORE_PHY_POWER_USB_USB_PWRCTRL_CLK_CMD_SHIFT
CTRL_CORE_PHY_POWER_USB_USB_PWRCTRL_CLK_CMD_LEAVE_RX_IN_P3 * 32:SHL:CTRL_CORE_PHY_POWER_USB_USB_PWRCTRL_CLK_CMD_SHIFT
CTRL_CORE_PHY_POWER_USB_USB_PWRCTRL_CLK_CMD_PARTIAL_P3     * 64:SHL:CTRL_CORE_PHY_POWER_USB_USB_PWRCTRL_CLK_CMD_SHIFT
CTRL_CORE_PHY_POWER_SATA                # 4
CTRL_CORE_PHY_POWER_SATA_SATA_PWRCTRL_CLK_FREQ_SHIFT * 22
CTRL_CORE_PHY_POWER_SATA_SATA_PWRCTRL_CLK_FREQ_MASK  * &3FF:SHL:CTRL_CORE_PHY_POWER_SATA_SATA_PWRCTRL_CLK_FREQ_SHIFT
CTRL_CORE_PHY_POWER_SATA_SATA_PWRCTRL_CLK_CMD_SHIFT  * 14
CTRL_CORE_PHY_POWER_SATA_SATA_PWRCTRL_CLK_CMD_MASK   * &FF:SHL:CTRL_CORE_PHY_POWER_SATA_SATA_PWRCTRL_CLK_CMD_SHIFT
CTRL_CORE_PHY_POWER_SATA_SATA_PWRCTRL_CLK_CMD_OFF    * 0:SHL:CTRL_CORE_PHY_POWER_SATA_SATA_PWRCTRL_CLK_CMD_SHIFT
CTRL_CORE_PHY_POWER_SATA_SATA_PWRCTRL_CLK_CMD_RXONLY * 1:SHL:CTRL_CORE_PHY_POWER_SATA_SATA_PWRCTRL_CLK_CMD_SHIFT
CTRL_CORE_PHY_POWER_SATA_SATA_PWRCTRL_CLK_CMD_TXONLY * 2:SHL:CTRL_CORE_PHY_POWER_SATA_SATA_PWRCTRL_CLK_CMD_SHIFT
CTRL_CORE_PHY_POWER_SATA_SATA_PWRCTRL_CLK_CMD_BOTH   * 3:SHL:CTRL_CORE_PHY_POWER_SATA_SATA_PWRCTRL_CLK_CMD_SHIFT
                                        # 8
CTRL_CORE_BANDGAP_MASK_1                # 4
CTRL_CORE_BANDGAP_THRESHOLD_MPU         # 4
CTRL_CORE_BANDGAP_THRESHOLD_GPU         # 4
CTRL_CORE_BANDGAP_THRESHOLD_CORE        # 4
CTRL_CORE_BANDGAP_TSHUT_MPU             # 4
CTRL_CORE_BANDGAP_TSHUT_GPU             # 4
CTRL_CORE_BANDGAP_TSHUT_CORE            # 4
CTRL_CORE_BANDGAP_CUMUL_DTEMP_MPU       # 4
CTRL_CORE_BANDGAP_CUMUL_DTEMP_GPU       # 4
CTRL_CORE_BANDGAP_CUMUL_DTEMP_CORE      # 4
CTRL_CORE_BANDGAP_STATUS_1              # 4
CTRL_CORE_SATA_EXT_MODE                 # 4
                                        # 4
                                        # 4
                                        # 4
                                        # 4
CTRL_CORE_DTEMP_MPU_0                   # 4
CTRL_CORE_DTEMP_MPU_1                   # 4
CTRL_CORE_DTEMP_MPU_2                   # 4
CTRL_CORE_DTEMP_MPU_3                   # 4
CTRL_CORE_DTEMP_MPU_4                   # 4
CTRL_CORE_DTEMP_GPU_0                   # 4
CTRL_CORE_DTEMP_GPU_1                   # 4
CTRL_CORE_DTEMP_GPU_2                   # 4
CTRL_CORE_DTEMP_GPU_3                   # 4
CTRL_CORE_DTEMP_GPU_4                   # 4
CTRL_CORE_DTEMP_CORE_0                  # 4
CTRL_CORE_DTEMP_CORE_1                  # 4
CTRL_CORE_DTEMP_CORE_2                  # 4
CTRL_CORE_DTEMP_CORE_3                  # 4
CTRL_CORE_DTEMP_CORE_4                  # 4
CTRL_CORE_DTEMP_TAG_SHIFT               * 10
CTRL_CORE_DTEMP_TAG_MASK                * &FFFFFC00:SHL:CTRL_CORE_DTEMP_TAG_SHIFT
CTRL_CORE_DTEMP_TEMP_SHIFT              * 0
CTRL_CORE_DTEMP_TEMP_BITS               * 10
CTRL_CORE_DTEMP_TEMP_MASK               * &3FF:SHL:CTRL_CORE_DTEMP_TEMP_SHIFT
CTRL_CORE_SMA_SW_0                      # 4
CTRL_CORE_SMA_SW_0_SATA_PLL_SOFT_RESET  * 1:SHL:18
CTRL_CORE_SMA_SW_0_ISOLATE              * 1:SHL:2
CTRL_CORE_SMA_SW_0_EMIF2_CKE_GATING_CTRL * 1:SHL:1
CTRL_CORE_SMA_SW_0_EMIF1_CKE_GATING_CTRL * 1:SHL:0
                                        # 4
                                        # 4
                                        # 4
                                        # 2*4
CTRL_CORE_SEC_ERR_STATUS_FUNC_2         # 4
                                        # 4
CTRL_CORE_SEC_ERR_STATUS_DEBUG_2        # 4
CTRL_CORE_EMIF_INITIATOR_PRIORITY_1     # 4
CTRL_CORE_EMIF_INITIATOR_PRIORITY_2     # 4
CTRL_CORE_EMIF_INITIATOR_PRIORITY_3     # 4
CTRL_CORE_EMIF_INITIATOR_PRIORITY_4     # 4
CTRL_CORE_EMIF_INITIATOR_PRIORITY_5     # 4
CTRL_CORE_EMIF_INITIATOR_PRIORITY_6     # 4
CTRL_CORE_EMIF_INITIATOR_PRIORITY_7     # 4
CTRL_CORE_L3_INITIATOR_PRESSURE_1       # 4
CTRL_CORE_L3_INITIATOR_PRESSURE_2       # 4
CTRL_CORE_L3_INITIATOR_PRESSURE_3       # 4
CTRL_CORE_L3_INITIATOR_PRESSURE_4       # 4
CTRL_CORE_L3_INITIATOR_PRESSURE_5       # 4
CTRL_CORE_L3_INITIATOR_PRESSURE_6       # 4
                                        # 4
CTRL_CORE_STD_FUSE_OPP_VDD_IVA_0        # 4
CTRL_CORE_STD_FUSE_OPP_VDD_IVA_1        # 4
CTRL_CORE_STD_FUSE_OPP_VDD_IVA_2        # 4
CTRL_CORE_STD_FUSE_OPP_VDD_IVA_3        # 4
CTRL_CORE_STD_FUSE_OPP_VDD_IVA_4        # 4
CTRL_CORE_LDOVBB_DSPEVE_VOLTAGE_CTRL    # 4
CTRL_CORE_LDOVBB_IVA_VOLTAGE_CTRL       # 4
                                        # 29*4
CTRL_CORE_CUST_FUSE_UID_0               # 4
CTRL_CORE_CUST_FUSE_UID_1               # 4
CTRL_CORE_CUST_FUSE_UID_2               # 4
CTRL_CORE_CUST_FUSE_UID_3               # 4
CTRL_CORE_CUST_FUSE_UID_4               # 4
CTRL_CORE_CUST_FUSE_UID_5               # 4
CTRL_CORE_CUST_FUSE_UID_6               # 4
                                        # 4
                                        # 4
                                        # 4
                                        # 4
CTRL_CORE_MAC_ID_SW_0                   # 4
CTRL_CORE_MAC_ID_SW_1                   # 4
CTRL_CORE_MAC_ID_SW_2                   # 4
CTRL_CORE_MAC_ID_SW_3                   # 4
                                        # 4*4
CTRL_CORE_SMA_SW_1                      # 4
CTRL_CORE_DSS_PLL_CONTROL               # 4
CTRL_CORE_DSS_PLL_CONTROL_PLL_VIDEO1_DSS_CONTROL_DISABLE * 1:SHL:0
CTRL_CORE_DSS_PLL_CONTROL_PLL_VIDEO2_DSS_CONTROL_DISABLE * 1:SHL:1
CTRL_CORE_DSS_PLL_CONTROL_PLL_HDMI_DSS_CONTROL_DISABLE   * 1:SHL:2
CTRL_CORE_DSS_PLL_CONTROL_DSI1_A_CLK1_SELECTION_SHIFT    * 3
CTRL_CORE_DSS_PLL_CONTROL_DSI1_A_CLK1_SELECTION_MASK     * 3:SHL:CTRL_CORE_DSS_PLL_CONTROL_DSI1_A_CLK1_SELECTION_SHIFT
CTRL_CORE_DSS_PLL_CONTROL_DSI1_A_CLK1_SELECTION_HDMI     * 1:SHL:CTRL_CORE_DSS_PLL_CONTROL_DSI1_A_CLK1_SELECTION_SHIFT
CTRL_CORE_DSS_PLL_CONTROL_DSI1_A_CLK1_SELECTION_VIDEO1   * 0:SHL:CTRL_CORE_DSS_PLL_CONTROL_DSI1_A_CLK1_SELECTION_SHIFT
CTRL_CORE_DSS_PLL_CONTROL_DSI1_B_CLK1_SELECTION_SHIFT    * 5
CTRL_CORE_DSS_PLL_CONTROL_DSI1_B_CLK1_SELECTION_MASK     * 3:SHL:CTRL_CORE_DSS_PLL_CONTROL_DSI1_B_CLK1_SELECTION_SHIFT
CTRL_CORE_DSS_PLL_CONTROL_DSI1_B_CLK1_SELECTION_VIDEO1   * 0:SHL:CTRL_CORE_DSS_PLL_CONTROL_DSI1_B_CLK1_SELECTION_SHIFT
CTRL_CORE_DSS_PLL_CONTROL_DSI1_B_CLK1_SELECTION_VIDEO2   * 1:SHL:CTRL_CORE_DSS_PLL_CONTROL_DSI1_B_CLK1_SELECTION_SHIFT
CTRL_CORE_DSS_PLL_CONTROL_DSI1_B_CLK1_SELECTION_HDMI     * 2:SHL:CTRL_CORE_DSS_PLL_CONTROL_DSI1_B_CLK1_SELECTION_SHIFT
CTRL_CORE_DSS_PLL_CONTROL_DSI1_B_CLK1_SELECTION_ABE      * 3:SHL:CTRL_CORE_DSS_PLL_CONTROL_DSI1_B_CLK1_SELECTION_SHIFT
CTRL_CORE_DSS_PLL_CONTROL_DSI1_C_CLK1_SELECTION_SHIFT    * 7
CTRL_CORE_DSS_PLL_CONTROL_DSI1_C_CLK1_SELECTION_MASK     * 3:SHL:CTRL_CORE_DSS_PLL_CONTROL_DSI1_C_CLK1_SELECTION_SHIFT
CTRL_CORE_DSS_PLL_CONTROL_DSI1_C_CLK1_SELECTION_VIDEO1   * 1:SHL:CTRL_CORE_DSS_PLL_CONTROL_DSI1_C_CLK1_SELECTION_SHIFT
CTRL_CORE_DSS_PLL_CONTROL_DSI1_C_CLK1_SELECTION_VIDEO2   * 0:SHL:CTRL_CORE_DSS_PLL_CONTROL_DSI1_C_CLK1_SELECTION_SHIFT
CTRL_CORE_DSS_PLL_CONTROL_DSI1_C_CLK1_SELECTION_HDMI     * 2:SHL:CTRL_CORE_DSS_PLL_CONTROL_DSI1_C_CLK1_SELECTION_SHIFT
CTRL_CORE_DSS_PLL_CONTROL_SDVENC_CLK_SELECTION_SHIFT     * 9
CTRL_CORE_DSS_PLL_CONTROL_SDVENC_CLK_SELECTION_MASK      * 3:SHL:CTRL_CORE_DSS_PLL_CONTROL_SDVENC_CLK_SELECTION_SHIFT
CTRL_CORE_DSS_PLL_CONTROL_SDVENC_CLK_SELECTION_HDMI      * 0:SHL:CTRL_CORE_DSS_PLL_CONTROL_SDVENC_CLK_SELECTION_SHIFT
CTRL_CORE_DSS_PLL_CONTROL_SDVENC_CLK_SELECTION_VIDEO1_HS * 1:SHL:CTRL_CORE_DSS_PLL_CONTROL_SDVENC_CLK_SELECTION_SHIFT
                                        # 4
CTRL_CORE_MMR_LOCK_1                    # 4
CTRL_CORE_MMR_LOCK_2                    # 4
CTRL_CORE_MMR_LOCK_3                    # 4
CTRL_CORE_MMR_LOCK_4                    # 4
CTRL_CORE_MMR_LOCK_5                    # 4
CTRL_CORE_CONTROL_IO_1                  # 4
CTRL_CORE_CONTROL_IO_1_GMII1_SEL_SHIFT  * 0
CTRL_CORE_CONTROL_IO_1_GMII1_SEL_MASK   * 3:SHL:CTRL_CORE_CONTROL_IO_1_GMII1_SEL_SHIFT
CTRL_CORE_CONTROL_IO_1_GMII1_SEL_GMII   * 0:SHL:CTRL_CORE_CONTROL_IO_1_GMII1_SEL_SHIFT
CTRL_CORE_CONTROL_IO_1_GMII1_SEL_RMII   * 1:SHL:CTRL_CORE_CONTROL_IO_1_GMII1_SEL_SHIFT
CTRL_CORE_CONTROL_IO_1_GMII1_SEL_RGMII  * 2:SHL:CTRL_CORE_CONTROL_IO_1_GMII1_SEL_SHIFT
CTRL_CORE_CONTROL_IO_1_GMII2_SEL_SHIFT  * 4
CTRL_CORE_CONTROL_IO_1_GMII2_SEL_MASK   * 3:SHL:CTRL_CORE_CONTROL_IO_1_GMII2_SEL_SHIFT
CTRL_CORE_CONTROL_IO_1_GMII2_SEL_GMII   * 0:SHL:CTRL_CORE_CONTROL_IO_1_GMII2_SEL_SHIFT
CTRL_CORE_CONTROL_IO_1_GMII2_SEL_RMII   * 1:SHL:CTRL_CORE_CONTROL_IO_1_GMII2_SEL_SHIFT
CTRL_CORE_CONTROL_IO_1_GMII2_SEL_RGMII  * 2:SHL:CTRL_CORE_CONTROL_IO_1_GMII2_SEL_SHIFT
CTRL_CORE_CONTROL_IO_1_TC0_DEFAULT_BURST_SIZE_SHIFT * 8
CTRL_CORE_CONTROL_IO_1_TC0_DEFAULT_BURST_SIZE_MASK  * 3:SHL:CTRL_CORE_CONTROL_IO_1_TC0_DEFAULT_BURST_SIZE_SHIFT
CTRL_CORE_CONTROL_IO_1_TC1_DEFAULT_BURST_SIZE_SHIFT * 12
CTRL_CORE_CONTROL_IO_1_TC1_DEFAULT_BURST_SIZE_MASK  * 3:SHL:CTRL_CORE_CONTROL_IO_1_TC1_DEFAULT_BURST_SIZE_SHIFT
CTRL_CORE_CONTROL_IO_1_MMU1_DISABLE     * 1:SHL:16
CTRL_CORE_CONTROL_IO_1_MMU2_DISABLE     * 1:SHL:20
CTRL_CORE_CONTROL_IO_2                  # 4
CTRL_CORE_CONTROL_IO_2_GMAC_RESET_ISOLATION_ENABLE * 1:SHL:23
CTRL_CORE_CONTROL_IO_2_PWMSS3_TBCLKEN              * 1:SHL:22
CTRL_CORE_CONTROL_IO_2_PWMSS2_TBCLKEN              * 1:SHL:21
CTRL_CORE_CONTROL_IO_2_PWMSS1_TBCLKEN              * 1:SHL:20
CTRL_CORE_CONTROL_IO_2_PCIE_1LANE_2LANE_SELECTION  * 1:SHL:13
CTRL_CORE_CONTROL_IO_2_QSPI_MEMMAPPED_CS_CONFIG    * 0:SHL:8
CTRL_CORE_CONTROL_IO_2_QSPI_MEMMAPPED_CS_SFI_CS0   * 1:SHL:8
CTRL_CORE_CONTROL_IO_2_QSPI_MEMMAPPED_CS_SFI_CS1   * 2:SHL:8
CTRL_CORE_CONTROL_IO_2_QSPI_MEMMAPPED_CS_SFI_CS2   * 3:SHL:8
CTRL_CORE_CONTROL_IO_2_QSPI_MEMMAPPED_CS_SFI_CS3   * 4:SHL:8
CTRL_CORE_CONTROL_IO_2_QSPI_MEMMAPPED_CS_SHIFT     * 8
CTRL_CORE_CONTROL_IO_2_QSPI_MEMMAPPED_CS_MASK      * 7:SHL:CTRL_CORE_CONTROL_IO_2_QSPI_MEMMAPPED_CS_SHIFT
CTRL_CORE_CONTROL_IO_2_DCAN2_RAMINIT_START         * 1:SHL:5
CTRL_CORE_CONTROL_IO_2_DSS_DESHDCP_DISABLE         * 1:SHL:4
CTRL_CORE_CONTROL_IO_2_DCAN1_RAMINIT_START         * 1:SHL:3
CTRL_CORE_CONTROL_IO_2_DCAN2_RAMINIT_DONE          * 1:SHL:2
CTRL_CORE_CONTROL_IO_2_DCAN1_RAMINIT_DONE          * 1:SHL:1
CTRL_CORE_CONTROL_IO_2_DSS_DESHDCP_CLKEN           * 1:SHL:0
CTRL_CORE_CONTROL_DSP1_RST_VECT         # 4
CTRL_CORE_CONTROL_DSP2_RST_VECT         # 4
CTRL_CORE_STD_FUSE_OPP_BGAP_DSPEVE      # 4
CTRL_CORE_STD_FUSE_OPP_BGAP_IVA         # 4
CTRL_CORE_LDOSRAM_DSPEVE_VOLTAGE_CTRL   # 4
CTRL_CORE_LDOSRAM_IVA_VOLTAGE_CTRL      # 4
CTRL_CORE_TEMP_SENSOR_DSPEVE            # 4
CTRL_CORE_TEMP_SENSOR_IVA               # 4
CTRL_CORE_BANDGAP_MASK_2                # 4
CTRL_CORE_BANDGAP_THRESHOLD_DSPEVE      # 4
CTRL_CORE_BANDGAP_THRESHOLD_IVA         # 4
CTRL_CORE_BANDGAP_TSHUT_DSPEVE          # 4
CTRL_CORE_BANDGAP_TSHUT_IVA             # 4
CTRL_CORE_BANDGAP_CUMUL_DTEMP_DSPEVE    # 4
CTRL_CORE_BANDGAP_CUMUL_DTEMP_IVA       # 4
CTRL_CORE_BANDGAP_STATUS_2              # 4
CTRL_CORE_DTEMP_DSPEVE_0                # 4
CTRL_CORE_DTEMP_DSPEVE_1                # 4
CTRL_CORE_DTEMP_DSPEVE_2                # 4
CTRL_CORE_DTEMP_DSPEVE_3                # 4
CTRL_CORE_DTEMP_DSPEVE_4                # 4
CTRL_CORE_DTEMP_IVA_0                   # 4
CTRL_CORE_DTEMP_IVA_1                   # 4
CTRL_CORE_DTEMP_IVA_2                   # 4
CTRL_CORE_DTEMP_IVA_3                   # 4
CTRL_CORE_DTEMP_IVA_4                   # 4
CTRL_CORE_STD_FUSE_OPP_VMIN_IVA_0       # 4
CTRL_CORE_STD_FUSE_OPP_VMIN_IVA_1       # 4
CTRL_CORE_STD_FUSE_OPP_VMIN_IVA_2       # 4
CTRL_CORE_STD_FUSE_OPP_VMIN_IVA_3       # 4
CTRL_CORE_STD_FUSE_OPP_VMIN_IVA_4       # 4
CTRL_CORE_STD_FUSE_OPP_VMIN_DSPEVE_0    # 4
CTRL_CORE_STD_FUSE_OPP_VMIN_DSPEVE_1    # 4
CTRL_CORE_STD_FUSE_OPP_VMIN_DSPEVE_2    # 4
CTRL_CORE_STD_FUSE_OPP_VMIN_DSPEVE_3    # 4
CTRL_CORE_STD_FUSE_OPP_VMIN_DSPEVE_4    # 4
CTRL_CORE_STD_FUSE_OPP_VMIN_CORE_0      # 4
CTRL_CORE_STD_FUSE_OPP_VMIN_CORE_1      # 4
CTRL_CORE_STD_FUSE_OPP_VMIN_CORE_2      # 4
CTRL_CORE_STD_FUSE_OPP_VMIN_CORE_3      # 4
CTRL_CORE_STD_FUSE_OPP_VMIN_CORE_4      # 4
                                        # 32*4
CTRL_CORE_LDOSRAM_CORE_2_VOLTAGE_CTRL   # 4
CTRL_CORE_LDOSRAM_CORE_3_VOLTAGE_CTRL   # 4
                                        # 4
CTRL_CORE_NMI_DESTINATION_1             # 4
CTRL_CORE_NMI_DESTINATION_2             # 4
                                        # 4
                                        # 4
                                        # 4
CTRL_CORE_STD_FUSE_OPP_VDD_DSPEVE_0     # 4
CTRL_CORE_STD_FUSE_OPP_VDD_DSPEVE_1     # 4
CTRL_CORE_STD_FUSE_OPP_VDD_DSPEVE_2     # 4
CTRL_CORE_STD_FUSE_OPP_VDD_DSPEVE_3     # 4
CTRL_CORE_STD_FUSE_OPP_VDD_DSPEVE_4     # 4
CTRL_CORE_CUST_FUSE_SWRV_7              # 4
CTRL_CORE_STD_FUSE_CALIBRATION_OVERRIDE_VALUE_0 # 4
CTRL_CORE_STD_FUSE_CALIBRATION_OVERRIDE_VALUE_1 # 4
CTRL_CORE_PCIE_POWER_STATE              # 4
CTRL_CORE_BOOTSTRAP                     # 4
                                        # 54*4
CTRL_CORE_EVE1_IRQ_0_1                  # 4
CTRL_CORE_EVE1_IRQ_2_3                  # 4
CTRL_CORE_EVE1_IRQ_4_5                  # 4
CTRL_CORE_EVE1_IRQ_6_7                  # 4
CTRL_CORE_EVE2_IRQ_0_1                  # 4
CTRL_CORE_EVE2_IRQ_2_3                  # 4
CTRL_CORE_EVE2_IRQ_4_5                  # 4
CTRL_CORE_EVE2_IRQ_6_7                  # 4
CTRL_CORE_EVE3_IRQ_0_1                  # 4
CTRL_CORE_EVE3_IRQ_2_3                  # 4
CTRL_CORE_EVE3_IRQ_4_5                  # 4
CTRL_CORE_EVE3_IRQ_6_7                  # 4
CTRL_CORE_EVE4_IRQ_0_1                  # 4
CTRL_CORE_EVE4_IRQ_2_3                  # 4
CTRL_CORE_EVE4_IRQ_4_5                  # 4
CTRL_CORE_EVE4_IRQ_6_7                  # 4
CTRL_CORE_IPU1_IRQ_23_24                # 4
CTRL_CORE_IPU1_IRQ_25_26                # 4
CTRL_CORE_IPU1_IRQ_27_28                # 4
CTRL_CORE_IPU1_IRQ_29_30                # 4
CTRL_CORE_IPU1_IRQ_31_32                # 4
CTRL_CORE_IPU1_IRQ_33_34                # 4
CTRL_CORE_IPU1_IRQ_35_36                # 4
CTRL_CORE_IPU1_IRQ_37_38                # 4
CTRL_CORE_IPU1_IRQ_39_40                # 4
CTRL_CORE_IPU1_IRQ_41_42                # 4
CTRL_CORE_IPU1_IRQ_43_44                # 4
CTRL_CORE_IPU1_IRQ_45_46                # 4
CTRL_CORE_IPU1_IRQ_47_48                # 4
CTRL_CORE_IPU1_IRQ_49_50                # 4
CTRL_CORE_IPU1_IRQ_51_52                # 4
CTRL_CORE_IPU1_IRQ_53_54                # 4
CTRL_CORE_IPU1_IRQ_55_56                # 4
CTRL_CORE_IPU1_IRQ_57_58                # 4
CTRL_CORE_IPU1_IRQ_59_60                # 4
CTRL_CORE_IPU1_IRQ_61_62                # 4
CTRL_CORE_IPU1_IRQ_63_64                # 4
CTRL_CORE_IPU1_IRQ_65_66                # 4
CTRL_CORE_IPU1_IRQ_67_68                # 4
CTRL_CORE_IPU1_IRQ_69_70                # 4
CTRL_CORE_IPU1_IRQ_71_72                # 4
CTRL_CORE_IPU1_IRQ_73_74                # 4
CTRL_CORE_IPU1_IRQ_75_76                # 4
CTRL_CORE_IPU1_IRQ_77_78                # 4
CTRL_CORE_IPU1_IRQ_79_80                # 4
CTRL_CORE_IPU2_IRQ_23_24                # 4
CTRL_CORE_IPU2_IRQ_25_26                # 4
CTRL_CORE_IPU2_IRQ_27_28                # 4
CTRL_CORE_IPU2_IRQ_29_30                # 4
CTRL_CORE_IPU2_IRQ_31_32                # 4
CTRL_CORE_IPU2_IRQ_33_34                # 4
CTRL_CORE_IPU2_IRQ_35_36                # 4
CTRL_CORE_IPU2_IRQ_37_38                # 4
CTRL_CORE_IPU2_IRQ_39_40                # 4
CTRL_CORE_IPU2_IRQ_41_42                # 4
CTRL_CORE_IPU2_IRQ_43_44                # 4
CTRL_CORE_IPU2_IRQ_45_46                # 4
CTRL_CORE_IPU2_IRQ_47_48                # 4
CTRL_CORE_IPU2_IRQ_49_50                # 4
CTRL_CORE_IPU2_IRQ_51_52                # 4
CTRL_CORE_IPU2_IRQ_53_54                # 4
CTRL_CORE_IPU2_IRQ_55_56                # 4
CTRL_CORE_IPU2_IRQ_57_58                # 4
CTRL_CORE_IPU2_IRQ_59_60                # 4
CTRL_CORE_IPU2_IRQ_61_62                # 4
CTRL_CORE_IPU2_IRQ_63_64                # 4
CTRL_CORE_IPU2_IRQ_65_66                # 4
CTRL_CORE_IPU2_IRQ_67_68                # 4
CTRL_CORE_IPU2_IRQ_69_70                # 4
CTRL_CORE_IPU2_IRQ_71_72                # 4
CTRL_CORE_IPU2_IRQ_73_74                # 4
CTRL_CORE_IPU2_IRQ_75_76                # 4
CTRL_CORE_IPU2_IRQ_77_78                # 4
CTRL_CORE_IPU2_IRQ_79_80                # 4
CTRL_CORE_PRUSS1_IRQ_32_33              # 4
CTRL_CORE_PRUSS1_IRQ_34_35              # 4
CTRL_CORE_PRUSS1_IRQ_36_37              # 4
CTRL_CORE_PRUSS1_IRQ_38_39              # 4
CTRL_CORE_PRUSS1_IRQ_40_41              # 4
CTRL_CORE_PRUSS1_IRQ_42_43              # 4
CTRL_CORE_PRUSS1_IRQ_44_45              # 4
CTRL_CORE_PRUSS1_IRQ_46_47              # 4
CTRL_CORE_PRUSS1_IRQ_48_49              # 4
CTRL_CORE_PRUSS1_IRQ_50_51              # 4
CTRL_CORE_PRUSS1_IRQ_52_53              # 4
CTRL_CORE_PRUSS1_IRQ_54_55              # 4
CTRL_CORE_PRUSS1_IRQ_56_57              # 4
CTRL_CORE_PRUSS1_IRQ_58_59              # 4
CTRL_CORE_PRUSS1_IRQ_60_61              # 4
CTRL_CORE_PRUSS1_IRQ_62_63              # 4
CTRL_CORE_PRUSS2_IRQ_32_33              # 4
CTRL_CORE_PRUSS2_IRQ_34_35              # 4
CTRL_CORE_PRUSS2_IRQ_36_37              # 4
CTRL_CORE_PRUSS2_IRQ_38_39              # 4
CTRL_CORE_PRUSS2_IRQ_40_41              # 4
CTRL_CORE_PRUSS2_IRQ_42_43              # 4
CTRL_CORE_PRUSS2_IRQ_44_45              # 4
CTRL_CORE_PRUSS2_IRQ_46_47              # 4
CTRL_CORE_PRUSS2_IRQ_48_49              # 4
CTRL_CORE_PRUSS2_IRQ_50_51              # 4
CTRL_CORE_PRUSS2_IRQ_52_53              # 4
CTRL_CORE_PRUSS2_IRQ_54_55              # 4
CTRL_CORE_PRUSS2_IRQ_56_57              # 4
CTRL_CORE_PRUSS2_IRQ_58_59              # 4
CTRL_CORE_PRUSS2_IRQ_60_61              # 4
CTRL_CORE_PRUSS2_IRQ_62_63              # 4
CTRL_CORE_DSP1_IRQ_32_33                # 4
CTRL_CORE_DSP1_IRQ_34_35                # 4
CTRL_CORE_DSP1_IRQ_36_37                # 4
CTRL_CORE_DSP1_IRQ_38_39                # 4
CTRL_CORE_DSP1_IRQ_40_41                # 4
CTRL_CORE_DSP1_IRQ_42_43                # 4
CTRL_CORE_DSP1_IRQ_44_45                # 4
CTRL_CORE_DSP1_IRQ_46_47                # 4
CTRL_CORE_DSP1_IRQ_48_49                # 4
CTRL_CORE_DSP1_IRQ_50_51                # 4
CTRL_CORE_DSP1_IRQ_52_53                # 4
CTRL_CORE_DSP1_IRQ_54_55                # 4
CTRL_CORE_DSP1_IRQ_56_57                # 4
CTRL_CORE_DSP1_IRQ_58_59                # 4
CTRL_CORE_DSP1_IRQ_60_61                # 4
CTRL_CORE_DSP1_IRQ_62_63                # 4
CTRL_CORE_DSP1_IRQ_64_65                # 4
CTRL_CORE_DSP1_IRQ_66_67                # 4
CTRL_CORE_DSP1_IRQ_68_69                # 4
CTRL_CORE_DSP1_IRQ_70_71                # 4
CTRL_CORE_DSP1_IRQ_72_73                # 4
CTRL_CORE_DSP1_IRQ_74_75                # 4
CTRL_CORE_DSP1_IRQ_76_77                # 4
CTRL_CORE_DSP1_IRQ_78_79                # 4
CTRL_CORE_DSP1_IRQ_80_81                # 4
CTRL_CORE_DSP1_IRQ_82_83                # 4
CTRL_CORE_DSP1_IRQ_84_85                # 4
CTRL_CORE_DSP1_IRQ_86_87                # 4
CTRL_CORE_DSP1_IRQ_88_89                # 4
CTRL_CORE_DSP1_IRQ_90_91                # 4
CTRL_CORE_DSP1_IRQ_92_93                # 4
CTRL_CORE_DSP1_IRQ_94_95                # 4
CTRL_CORE_DSP2_IRQ_32_33                # 4
CTRL_CORE_DSP2_IRQ_34_35                # 4
CTRL_CORE_DSP2_IRQ_36_37                # 4
CTRL_CORE_DSP2_IRQ_38_39                # 4
CTRL_CORE_DSP2_IRQ_40_41                # 4
CTRL_CORE_DSP2_IRQ_42_43                # 4
CTRL_CORE_DSP2_IRQ_44_45                # 4
CTRL_CORE_DSP2_IRQ_46_47                # 4
CTRL_CORE_DSP2_IRQ_48_49                # 4
CTRL_CORE_DSP2_IRQ_50_51                # 4
CTRL_CORE_DSP2_IRQ_52_53                # 4
CTRL_CORE_DSP2_IRQ_54_55                # 4
CTRL_CORE_DSP2_IRQ_56_57                # 4
CTRL_CORE_DSP2_IRQ_58_59                # 4
CTRL_CORE_DSP2_IRQ_60_61                # 4
CTRL_CORE_DSP2_IRQ_62_63                # 4
CTRL_CORE_DSP2_IRQ_64_65                # 4
CTRL_CORE_DSP2_IRQ_66_67                # 4
CTRL_CORE_DSP2_IRQ_68_69                # 4
CTRL_CORE_DSP2_IRQ_70_71                # 4
CTRL_CORE_DSP2_IRQ_72_73                # 4
CTRL_CORE_DSP2_IRQ_74_75                # 4
CTRL_CORE_DSP2_IRQ_76_77                # 4
CTRL_CORE_DSP2_IRQ_78_79                # 4
CTRL_CORE_DSP2_IRQ_80_81                # 4
CTRL_CORE_DSP2_IRQ_82_83                # 4
CTRL_CORE_DSP2_IRQ_84_85                # 4
CTRL_CORE_DSP2_IRQ_86_87                # 4
CTRL_CORE_DSP2_IRQ_88_89                # 4
CTRL_CORE_DSP2_IRQ_90_91                # 4
CTRL_CORE_DSP2_IRQ_92_93                # 4
CTRL_CORE_DSP2_IRQ_94_95                # 4
CTRL_CORE_MPU_IRQ_4_5                   # 4
CTRL_CORE_MPU_IRQ_8_9                   # 4
CTRL_CORE_MPU_IRQ_10_11                 # 4
CTRL_CORE_MPU_IRQ_12_13                 # 4
CTRL_CORE_MPU_IRQ_14_15                 # 4
CTRL_CORE_MPU_IRQ_16_17                 # 4
CTRL_CORE_MPU_IRQ_18_19                 # 4
CTRL_CORE_MPU_IRQ_20_21                 # 4
CTRL_CORE_MPU_IRQ_22_23                 # 4
CTRL_CORE_MPU_IRQ_24_25                 # 4
CTRL_CORE_MPU_IRQ_26_27                 # 4
CTRL_CORE_MPU_IRQ_28_29                 # 4
CTRL_CORE_MPU_IRQ_30_31                 # 4
CTRL_CORE_MPU_IRQ_32_33                 # 4
CTRL_CORE_MPU_IRQ_34_35                 # 4
CTRL_CORE_MPU_IRQ_36_37                 # 4
CTRL_CORE_MPU_IRQ_38_39                 # 4
CTRL_CORE_MPU_IRQ_40_41                 # 4
CTRL_CORE_MPU_IRQ_42_43                 # 4
CTRL_CORE_MPU_IRQ_44_45                 # 4
CTRL_CORE_MPU_IRQ_46_47                 # 4
CTRL_CORE_MPU_IRQ_48_49                 # 4
CTRL_CORE_MPU_IRQ_50_51                 # 4
CTRL_CORE_MPU_IRQ_52_53                 # 4
CTRL_CORE_MPU_IRQ_54_55                 # 4
CTRL_CORE_MPU_IRQ_56_57                 # 4
CTRL_CORE_MPU_IRQ_58_59                 # 4
CTRL_CORE_MPU_IRQ_60_61                 # 4
CTRL_CORE_MPU_IRQ_62_63                 # 4
CTRL_CORE_MPU_IRQ_64_65                 # 4
CTRL_CORE_MPU_IRQ_66_67                 # 4
CTRL_CORE_MPU_IRQ_68_69                 # 4
CTRL_CORE_MPU_IRQ_70_71                 # 4
CTRL_CORE_MPU_IRQ_72_73                 # 4
CTRL_CORE_MPU_IRQ_74_75                 # 4
CTRL_CORE_MPU_IRQ_76_77                 # 4
CTRL_CORE_MPU_IRQ_78_79                 # 4
CTRL_CORE_MPU_IRQ_80_81                 # 4
CTRL_CORE_MPU_IRQ_82_83                 # 4
CTRL_CORE_MPU_IRQ_84_85                 # 4
CTRL_CORE_MPU_IRQ_86_87                 # 4
CTRL_CORE_MPU_IRQ_88_89                 # 4
CTRL_CORE_MPU_IRQ_90_91                 # 4
CTRL_CORE_MPU_IRQ_92_93                 # 4
CTRL_CORE_MPU_IRQ_94_95                 # 4
CTRL_CORE_MPU_IRQ_96_97                 # 4
CTRL_CORE_MPU_IRQ_98_99                 # 4
CTRL_CORE_MPU_IRQ_100_101               # 4
CTRL_CORE_MPU_IRQ_102_103               # 4
CTRL_CORE_MPU_IRQ_104_105               # 4
CTRL_CORE_MPU_IRQ_106_107               # 4
CTRL_CORE_MPU_IRQ_108_109               # 4
CTRL_CORE_MPU_IRQ_110_111               # 4
CTRL_CORE_MPU_IRQ_112_113               # 4
CTRL_CORE_MPU_IRQ_114_115               # 4
CTRL_CORE_MPU_IRQ_116_117               # 4
CTRL_CORE_MPU_IRQ_118_119               # 4
CTRL_CORE_MPU_IRQ_120_121               # 4
CTRL_CORE_MPU_IRQ_122_123               # 4
CTRL_CORE_MPU_IRQ_124_125               # 4
CTRL_CORE_MPU_IRQ_126_127               # 4
CTRL_CORE_MPU_IRQ_128_129               # 4
CTRL_CORE_MPU_IRQ_130_131               # 4
CTRL_CORE_MPU_IRQ_134_135               # 4
CTRL_CORE_MPU_IRQ_136_137               # 4
CTRL_CORE_MPU_IRQ_138_139               # 4
CTRL_CORE_MPU_IRQ_140_141               # 4
CTRL_CORE_MPU_IRQ_142_143               # 4
CTRL_CORE_MPU_IRQ_144_145               # 4
CTRL_CORE_MPU_IRQ_146_147               # 4
CTRL_CORE_MPU_IRQ_148_149               # 4
CTRL_CORE_MPU_IRQ_150_151               # 4
CTRL_CORE_MPU_IRQ_152_153               # 4
CTRL_CORE_MPU_IRQ_154_155               # 4
CTRL_CORE_MPU_IRQ_156_157               # 4
CTRL_CORE_MPU_IRQ_158_159               # 4
CTRL_CORE_IRQ_LO_SHIFT                  * 0
CTRL_CORE_IRQ_LO_MASK                   * &1FF:SHL:CTRL_CORE_IRQ_LO_SHIFT
CTRL_CORE_IRQ_HI_SHIFT                  * 16
CTRL_CORE_IRQ_HI_MASK                   * &1FF:SHL:CTRL_CORE_IRQ_HI_SHIFT
CTRL_CORE_DMA_SYSTEM_DREQ_0_1           # 4
CTRL_CORE_DMA_SYSTEM_DREQ_2_3           # 4
CTRL_CORE_DMA_SYSTEM_DREQ_4_5           # 4
CTRL_CORE_DMA_SYSTEM_DREQ_6_7           # 4
CTRL_CORE_DMA_SYSTEM_DREQ_8_9           # 4
CTRL_CORE_DMA_SYSTEM_DREQ_10_11         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_12_13         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_14_15         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_16_17         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_18_19         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_20_21         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_22_23         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_24_25         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_26_27         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_28_29         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_30_31         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_32_33         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_34_35         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_36_37         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_38_39         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_40_41         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_42_43         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_44_45         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_46_47         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_48_49         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_50_51         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_52_53         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_54_55         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_56_57         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_58_59         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_60_61         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_62_63         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_64_65         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_66_67         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_68_69         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_70_71         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_72_73         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_74_75         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_76_77         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_78_79         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_80_81         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_82_83         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_84_85         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_86_87         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_88_89         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_90_91         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_92_93         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_94_95         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_96_97         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_98_99         # 4
CTRL_CORE_DMA_SYSTEM_DREQ_100_101       # 4
CTRL_CORE_DMA_SYSTEM_DREQ_102_103       # 4
CTRL_CORE_DMA_SYSTEM_DREQ_104_105       # 4
CTRL_CORE_DMA_SYSTEM_DREQ_106_107       # 4
CTRL_CORE_DMA_SYSTEM_DREQ_108_109       # 4
CTRL_CORE_DMA_SYSTEM_DREQ_110_111       # 4
CTRL_CORE_DMA_SYSTEM_DREQ_112_113       # 4
CTRL_CORE_DMA_SYSTEM_DREQ_114_115       # 4
CTRL_CORE_DMA_SYSTEM_DREQ_116_117       # 4
CTRL_CORE_DMA_SYSTEM_DREQ_118_119       # 4
CTRL_CORE_DMA_SYSTEM_DREQ_120_121       # 4
CTRL_CORE_DMA_SYSTEM_DREQ_122_123       # 4
CTRL_CORE_DMA_SYSTEM_DREQ_124_125       # 4
CTRL_CORE_DMA_SYSTEM_DREQ_126_127       # 4
CTRL_CORE_DMA_EDMA_DREQ_0_1             # 4
CTRL_CORE_DMA_EDMA_DREQ_2_3             # 4
CTRL_CORE_DMA_EDMA_DREQ_4_5             # 4
CTRL_CORE_DMA_EDMA_DREQ_6_7             # 4
CTRL_CORE_DMA_EDMA_DREQ_8_9             # 4
CTRL_CORE_DMA_EDMA_DREQ_10_11           # 4
CTRL_CORE_DMA_EDMA_DREQ_12_13           # 4
CTRL_CORE_DMA_EDMA_DREQ_14_15           # 4
CTRL_CORE_DMA_EDMA_DREQ_16_17           # 4
CTRL_CORE_DMA_EDMA_DREQ_18_19           # 4
CTRL_CORE_DMA_EDMA_DREQ_20_21           # 4
CTRL_CORE_DMA_EDMA_DREQ_22_23           # 4
CTRL_CORE_DMA_EDMA_DREQ_24_25           # 4
CTRL_CORE_DMA_EDMA_DREQ_26_27           # 4
CTRL_CORE_DMA_EDMA_DREQ_28_29           # 4
CTRL_CORE_DMA_EDMA_DREQ_30_31           # 4
CTRL_CORE_DMA_EDMA_DREQ_32_33           # 4
CTRL_CORE_DMA_EDMA_DREQ_34_35           # 4
CTRL_CORE_DMA_EDMA_DREQ_36_37           # 4
CTRL_CORE_DMA_EDMA_DREQ_38_39           # 4
CTRL_CORE_DMA_EDMA_DREQ_40_41           # 4
CTRL_CORE_DMA_EDMA_DREQ_42_43           # 4
CTRL_CORE_DMA_EDMA_DREQ_44_45           # 4
CTRL_CORE_DMA_EDMA_DREQ_46_47           # 4
CTRL_CORE_DMA_EDMA_DREQ_48_49           # 4
CTRL_CORE_DMA_EDMA_DREQ_50_51           # 4
CTRL_CORE_DMA_EDMA_DREQ_52_53           # 4
CTRL_CORE_DMA_EDMA_DREQ_54_55           # 4
CTRL_CORE_DMA_EDMA_DREQ_56_57           # 4
CTRL_CORE_DMA_EDMA_DREQ_58_59           # 4
CTRL_CORE_DMA_EDMA_DREQ_60_61           # 4
CTRL_CORE_DMA_EDMA_DREQ_62_63           # 4
CTRL_CORE_DMA_DSP1_DREQ_0_1             # 4
CTRL_CORE_DMA_DSP1_DREQ_2_3             # 4
CTRL_CORE_DMA_DSP1_DREQ_4_5             # 4
CTRL_CORE_DMA_DSP1_DREQ_6_7             # 4
CTRL_CORE_DMA_DSP1_DREQ_8_9             # 4
CTRL_CORE_DMA_DSP1_DREQ_10_11           # 4
CTRL_CORE_DMA_DSP1_DREQ_12_13           # 4
CTRL_CORE_DMA_DSP1_DREQ_14_15           # 4
CTRL_CORE_DMA_DSP1_DREQ_16_17           # 4
CTRL_CORE_DMA_DSP1_DREQ_18_19           # 4
CTRL_CORE_DMA_DSP2_DREQ_0_1             # 4
CTRL_CORE_DMA_DSP2_DREQ_2_3             # 4
CTRL_CORE_DMA_DSP2_DREQ_4_5             # 4
CTRL_CORE_DMA_DSP2_DREQ_6_7             # 4
CTRL_CORE_DMA_DSP2_DREQ_8_9             # 4
CTRL_CORE_DMA_DSP2_DREQ_10_11           # 4
CTRL_CORE_DMA_DSP2_DREQ_12_13           # 4
CTRL_CORE_DMA_DSP2_DREQ_14_15           # 4
CTRL_CORE_DMA_DSP2_DREQ_16_17           # 4
CTRL_CORE_DMA_DSP2_DREQ_18_19           # 4
CTRL_CORE_DREQ_LO_SHIFT                 * 0
CTRL_CORE_DREQ_LO_MASK                  * &FF:SHL:CTRL_CORE_DREQ_LO_SHIFT
CTRL_CORE_DREQ_HI_SHIFT                 * 16
CTRL_CORE_DREQ_HI_MASK                  * &FF:SHL:CTRL_CORE_DREQ_HI_SHIFT
                                        # 4
CTRL_CORE_OVS_DMARQ_IO_MUX              # 4
CTRL_CORE_OVS_IRQ_IO_MUX                # 4
                                        # 43*4
CTRL_CORE_CONTROL_PBIAS                 # 4
CTRL_CORE_CONTROL_PBIAS_SDCARD_BIAS_PWRDNZ        * 1:SHL:27
CTRL_CORE_CONTROL_PBIAS_SDCARD_IO_PWRDNZ          * 1:SHL:26
CTRL_CORE_CONTROL_PBIAS_SDCARD_BIAS_HIZ_MODE      * 1:SHL:25
CTRL_CORE_CONTROL_PBIAS_SDCARD_BIAS_SUPPLY_HI_OUT * 1:SHL:24
CTRL_CORE_CONTROL_PBIAS_SDCARD_BIAS_VMODE_ERROR   * 1:SHL:23
CTRL_CORE_CONTROL_PBIAS_SDCARD_BIAS_VMODE         * 1:SHL:21
CTRL_CORE_CONTROL_I2C_0                 # 4
                                        # 4
CTRL_CORE_CONTROL_HDMI_TX_PHY           # 4
                                        # 3*4
CTRL_CORE_CONTROL_USB2PHYCORE           # 4
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_AUTORESUME_EN            * 1:SHL:31
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_DISCHGDET                * 1:SHL:30
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_GPIOMODE                 * 1:SHL:29
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_EXT_CTL          * 1:SHL:28
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_RDM_PD_CHGDET_EN         * 1:SHL:27
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_RDP_PU_CHGDET_EN         * 1:SHL:26
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_CHG_VSRC_EN              * 1:SHL:25
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_CHG_ISINK_EN             * 1:SHL:24
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_STATUS_SHIFT     * 21
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_STATUS_MASK      * 7:SHL:CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_STATUS_SHIFT
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_STATUS_WAIT      * 0:SHL:CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_STATUS_SHIFT
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_STATUS_NOCONTACT * 1:SHL:CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_STATUS_SHIFT
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_STATUS_PS2       * 2:SHL:CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_STATUS_SHIFT
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_STATUS_UNKNOWN   * 3:SHL:CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_STATUS_SHIFT
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_STATUS_DEDICATED * 4:SHL:CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_STATUS_SHIFT
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_STATUS_HOST      * 5:SHL:CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_STATUS_SHIFT
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_STATUS_PC        * 6:SHL:CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_STATUS_SHIFT
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_STATUS_INT       * 7:SHL:CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_STATUS_SHIFT
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_DM_COMP          * 1:SHL:20
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_CHG_DET_DP_COMP          * 1:SHL:19
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_DATADET                  * 1:SHL:18
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_SINKONDP                 * 1:SHL:17
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_SRCONDM                  * 1:SHL:16
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_RESTARTCHGDET            * 1:SHL:15
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_CHGDETDONE               * 1:SHL:14
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_CHGDETECTED              * 1:SHL:13
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_MCPCPUEN                 * 1:SHL:12
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_MCPCMODEEN               * 1:SHL:11
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_RESETDONEMCLK            * 1:SHL:10
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_UTMIRESETDONE            * 1:SHL:9
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_DATAPOLARITYN            * 1:SHL:7
CTRL_CORE_CONTROL_USB2PHYCORE_USBDPLL_FREQLOCK                 * 1:SHL:6
CTRL_CORE_CONTROL_USB2PHYCORE_USB2PHY_RESETDONETCLK            * 1:SHL:5
CTRL_CORE_CONTROL_HDMI_1                # 4
                                        # 3*4
CTRL_CORE_CONTROL_DDRCACH1_0            # 4
CTRL_CORE_CONTROL_DDRCACH2_0            # 4
CTRL_CORE_CONTROL_DDRCH1_0              # 4
CTRL_CORE_CONTROL_DDRCH1_1              # 4
CTRL_CORE_CONTROL_DDRCH2_0              # 4
CTRL_CORE_CONTROL_DDRCH2_1              # 4
CTRL_CORE_CONTROL_DDRCH1_2              # 4
                                        # 4
CTRL_CORE_CONTROL_DDRIO_0               # 4
CTRL_CORE_CONTROL_DDRIO_1               # 4
                                        # 4
CTRL_CORE_CONTROL_HYST_1                # 4
CTRL_CORE_CONTROL_HYST_1_SDCARD_HYST        * 1:SHL:31
CTRL_CORE_CONTROL_HYST_1_SDCARD_IC_SHIFT    * 29
CTRL_CORE_CONTROL_HYST_1_SDCARD_IC_MASK     * 3:SHL:CTRL_CORE_CONTROL_HYST_1_SDCARD_IC_SHIFT
CTRL_CORE_CONTROL_HYST_1_SDCARD_IC_3V_33R   * 1:SHL:CTRL_CORE_CONTROL_HYST_1_SDCARD_IC_SHIFT
CTRL_CORE_CONTROL_HYST_1_SDCARD_IC_3V_66R   * 2:SHL:CTRL_CORE_CONTROL_HYST_1_SDCARD_IC_SHIFT
CTRL_CORE_CONTROL_HYST_1_SDCARD_IC_1V8_44R  * 0:SHL:CTRL_CORE_CONTROL_HYST_1_SDCARD_IC_SHIFT
CTRL_CORE_CONTROL_HYST_1_SDCARD_IC_1V8_33R  * 1:SHL:CTRL_CORE_CONTROL_HYST_1_SDCARD_IC_SHIFT
CTRL_CORE_CONTROL_HYST_1_SDCARD_IC_1V8_56R  * 2:SHL:CTRL_CORE_CONTROL_HYST_1_SDCARD_IC_SHIFT
CTRL_CORE_CONTROL_HYST_1_SDCARD_IC_1V8_100R * 3:SHL:CTRL_CORE_CONTROL_HYST_1_SDCARD_IC_SHIFT
                                        # 4
                                        # 4
CTRL_CORE_CONTROL_SPARE_RW              # 4
CTRL_CORE_CONTROL_SPARE_RW_MMC1_LOOPBACK * 1:SHL:0
CTRL_CORE_CONTROL_SPARE_RW_MMC2_LOOPBACK * 1:SHL:1
                                        # 4
                                        # 4
CTRL_CORE_SRCOMP_NORTH_SIDE             # 4
CTRL_CORE_SRCOMP_NORTH_SIDE_USB2PHY_AUTORESUME_EN            * 1:SHL:30
CTRL_CORE_SRCOMP_NORTH_SIDE_USB2PHY_DISCHGDET                * 1:SHL:29
CTRL_CORE_SRCOMP_NORTH_SIDE_USB2PHY_PD                       * 1:SHL:28
CTRL_CORE_SRCOMP_NORTH_SIDE_USB2PHY_CHG_DET_DM_COMP          * 1:SHL:20
CTRL_CORE_SRCOMP_NORTH_SIDE_USB2PHY_CHG_DET_DP_COMP          * 1:SHL:19
CTRL_CORE_SRCOMP_NORTH_SIDE_USB2PHY_DATADET                  * 1:SHL:18
CTRL_CORE_SRCOMP_NORTH_SIDE_USB2PHY_CHGDETDONE               * 1:SHL:17
CTRL_CORE_SRCOMP_NORTH_SIDE_USB2PHY_CHGDETECTED              * 1:SHL:16
CTRL_CORE_SRCOMP_NORTH_SIDE_USB2PHY_RESETDONEMCLK            * 1:SHL:15
CTRL_CORE_SRCOMP_NORTH_SIDE_USB2PHY_UTMIRESETDONE            * 1:SHL:14 
CTRL_CORE_SRCOMP_NORTH_SIDE_USBDPLL_FREQLOCK                 * 1:SHL:13
CTRL_CORE_SRCOMP_NORTH_SIDE_USB2PHY_RESETDONETCLK            * 1:SHL:12
CTRL_CORE_SRCOMP_NORTH_SIDE_USB2PHY_GPIOMODE                 * 1:SHL:11
CTRL_CORE_SRCOMP_NORTH_SIDE_USB2PHY_CHG_DET_EXT_CTL          * 1:SHL:10 
CTRL_CORE_SRCOMP_NORTH_SIDE_USB2PHY_RDM_PD_CHGDET_EN         * 1:SHL:9
CTRL_CORE_SRCOMP_NORTH_SIDE_USB2PHY_RDP_PU_CHGDET_EN         * 1:SHL:8  
CTRL_CORE_SRCOMP_NORTH_SIDE_USB2PHY_CHG_VSRC_EN              * 1:SHL:7  
CTRL_CORE_SRCOMP_NORTH_SIDE_USB2PHY_CHG_ISINK_EN             * 1:SHL:6  
CTRL_CORE_SRCOMP_NORTH_SIDE_USB2PHY_SINKONDP                 * 1:SHL:5  
CTRL_CORE_SRCOMP_NORTH_SIDE_USB2PHY_SRCONDM                  * 1:SHL:4  
CTRL_CORE_SRCOMP_NORTH_SIDE_USB2PHY_MCPCPUEN                 * 1:SHL:2  
CTRL_CORE_SRCOMP_NORTH_SIDE_USB2PHY_MCPCMODEEN               * 1:SHL:1  
CTRL_CORE_SRCOMP_NORTH_SIDE_USB2PHY_DATAPOLARITYN            * 1:SHL:0  
CTRL_CORE_SRCOMP_SOUTH_SIDE             # 4
CTRL_CORE_SRCOMP_SOUTH_SIDE_USB2PHY_CHG_DET_STATUS_SHIFT     * 12
CTRL_CORE_SRCOMP_SOUTH_SIDE_USB2PHY_CHG_DET_STATUS_MASK      * 7:SHL:CTRL_CORE_SRCOMP_SOUTH_SIDE_USB2PHY_CHG_DET_STATUS_SHIFT
CTRL_CORE_SRCOMP_SOUTH_SIDE_USB2PHY_CHG_DET_STATUS_WAIT      * 0:SHL:CTRL_CORE_SRCOMP_SOUTH_SIDE_USB2PHY_CHG_DET_STATUS_SHIFT
CTRL_CORE_SRCOMP_SOUTH_SIDE_USB2PHY_CHG_DET_STATUS_NOCONTACT * 1:SHL:CTRL_CORE_SRCOMP_SOUTH_SIDE_USB2PHY_CHG_DET_STATUS_SHIFT
CTRL_CORE_SRCOMP_SOUTH_SIDE_USB2PHY_CHG_DET_STATUS_PS2       * 2:SHL:CTRL_CORE_SRCOMP_SOUTH_SIDE_USB2PHY_CHG_DET_STATUS_SHIFT
CTRL_CORE_SRCOMP_SOUTH_SIDE_USB2PHY_CHG_DET_STATUS_UNKNOWN   * 3:SHL:CTRL_CORE_SRCOMP_SOUTH_SIDE_USB2PHY_CHG_DET_STATUS_SHIFT
CTRL_CORE_SRCOMP_SOUTH_SIDE_USB2PHY_CHG_DET_STATUS_DEDICATED * 4:SHL:CTRL_CORE_SRCOMP_SOUTH_SIDE_USB2PHY_CHG_DET_STATUS_SHIFT
CTRL_CORE_SRCOMP_SOUTH_SIDE_USB2PHY_CHG_DET_STATUS_HOST      * 5:SHL:CTRL_CORE_SRCOMP_SOUTH_SIDE_USB2PHY_CHG_DET_STATUS_SHIFT
CTRL_CORE_SRCOMP_SOUTH_SIDE_USB2PHY_CHG_DET_STATUS_PC        * 6:SHL:CTRL_CORE_SRCOMP_SOUTH_SIDE_USB2PHY_CHG_DET_STATUS_SHIFT
CTRL_CORE_SRCOMP_SOUTH_SIDE_USB2PHY_CHG_DET_STATUS_INT       * 7:SHL:CTRL_CORE_SRCOMP_SOUTH_SIDE_USB2PHY_CHG_DET_STATUS_SHIFT
                                        # 353*4
CTRL_CORE_PAD_GPMC_AD0                  # 4
CTRL_CORE_PAD_WAKEUPEVENT               * 1:SHL:25
CTRL_CORE_PAD_WAKEUPENABLE              * 1:SHL:24
CTRL_CORE_PAD_SLEWCONTROL_FAST          * 1:SHL:19
CTRL_CORE_PAD_SLEWCONTROL_SLOW          * 0:SHL:19
CTRL_CORE_PAD_INPUTENABLE               * 1:SHL:18
CTRL_CORE_PAD_PULLTYPE_UP               * 1:SHL:17
CTRL_CORE_PAD_PULLTYPE_DOWN             * 0:SHL:17
CTRL_CORE_PAD_PULLUDENABLE              * 0:SHL:16
CTRL_CORE_PAD_PULLUDDISABLE             * 1:SHL:16
CTRL_CORE_PAD_MUXMODE_MASK              * 2_1111
CTRL_CORE_PAD_MUXMODE_0                 * 0
CTRL_CORE_PAD_MUXMODE_1                 * 1
CTRL_CORE_PAD_MUXMODE_2                 * 2
CTRL_CORE_PAD_MUXMODE_3                 * 3
CTRL_CORE_PAD_MUXMODE_4                 * 4
CTRL_CORE_PAD_MUXMODE_5                 * 5
CTRL_CORE_PAD_MUXMODE_6                 * 6
CTRL_CORE_PAD_MUXMODE_7                 * 7
CTRL_CORE_PAD_MUXMODE_8                 * 8
CTRL_CORE_PAD_MUXMODE_9                 * 9
CTRL_CORE_PAD_MUXMODE_A                 * 10
CTRL_CORE_PAD_MUXMODE_B                 * 11
CTRL_CORE_PAD_MUXMODE_C                 * 12
CTRL_CORE_PAD_MUXMODE_D                 * 13
CTRL_CORE_PAD_MUXMODE_E                 * 14
CTRL_CORE_PAD_MUXMODE_F                 * 15
CTRL_CORE_PAD_MUXMODE_SAFE              * 15
CTRL_CORE_PAD_GPMC_AD1                  # 4
CTRL_CORE_PAD_GPMC_AD2                  # 4
CTRL_CORE_PAD_GPMC_AD3                  # 4
CTRL_CORE_PAD_GPMC_AD4                  # 4
CTRL_CORE_PAD_GPMC_AD5                  # 4
CTRL_CORE_PAD_GPMC_AD6                  # 4
CTRL_CORE_PAD_GPMC_AD7                  # 4
CTRL_CORE_PAD_GPMC_AD8                  # 4
CTRL_CORE_PAD_GPMC_AD9                  # 4
CTRL_CORE_PAD_GPMC_AD10                 # 4
CTRL_CORE_PAD_GPMC_AD11                 # 4
CTRL_CORE_PAD_GPMC_AD12                 # 4
CTRL_CORE_PAD_GPMC_AD13                 # 4
CTRL_CORE_PAD_GPMC_AD14                 # 4
CTRL_CORE_PAD_GPMC_AD15                 # 4
CTRL_CORE_PAD_GPMC_A0                   # 4
CTRL_CORE_PAD_GPMC_A1                   # 4
CTRL_CORE_PAD_GPMC_A2                   # 4
CTRL_CORE_PAD_GPMC_A3                   # 4
CTRL_CORE_PAD_GPMC_A4                   # 4
CTRL_CORE_PAD_GPMC_A5                   # 4
CTRL_CORE_PAD_GPMC_A6                   # 4
CTRL_CORE_PAD_GPMC_A7                   # 4
CTRL_CORE_PAD_GPMC_A8                   # 4
CTRL_CORE_PAD_GPMC_A9                   # 4
CTRL_CORE_PAD_GPMC_A10                  # 4
CTRL_CORE_PAD_GPMC_A11                  # 4
CTRL_CORE_PAD_GPMC_A12                  # 4
CTRL_CORE_PAD_GPMC_A13                  # 4
CTRL_CORE_PAD_GPMC_A14                  # 4
CTRL_CORE_PAD_GPMC_A15                  # 4
CTRL_CORE_PAD_GPMC_A16                  # 4
CTRL_CORE_PAD_GPMC_A17                  # 4
CTRL_CORE_PAD_GPMC_A18                  # 4
CTRL_CORE_PAD_GPMC_A19                  # 4
CTRL_CORE_PAD_GPMC_A20                  # 4
CTRL_CORE_PAD_GPMC_A21                  # 4
CTRL_CORE_PAD_GPMC_A22                  # 4
CTRL_CORE_PAD_GPMC_A23                  # 4
CTRL_CORE_PAD_GPMC_A24                  # 4
CTRL_CORE_PAD_GPMC_A25                  # 4
CTRL_CORE_PAD_GPMC_A26                  # 4
CTRL_CORE_PAD_GPMC_A27                  # 4
CTRL_CORE_PAD_GPMC_CS1                  # 4
CTRL_CORE_PAD_GPMC_CS0                  # 4
CTRL_CORE_PAD_GPMC_CS2                  # 4
CTRL_CORE_PAD_GPMC_CS3                  # 4
CTRL_CORE_PAD_GPMC_CLK                  # 4
CTRL_CORE_PAD_GPMC_ADVN_ALE             # 4
CTRL_CORE_PAD_GPMC_OEN_REN              # 4
CTRL_CORE_PAD_GPMC_WEN                  # 4
CTRL_CORE_PAD_GPMC_BEN0                 # 4
CTRL_CORE_PAD_GPMC_BEN1                 # 4
CTRL_CORE_PAD_GPMC_WAIT0                # 4
CTRL_CORE_PAD_VIN1A_CLK0                # 4
CTRL_CORE_PAD_VIN1B_CLK1                # 4
CTRL_CORE_PAD_VIN1A_DE0                 # 4
CTRL_CORE_PAD_VIN1A_FLD0                # 4
CTRL_CORE_PAD_VIN1A_HSYNC0              # 4
CTRL_CORE_PAD_VIN1A_VSYNC0              # 4
CTRL_CORE_PAD_VIN1A_D0                  # 4
CTRL_CORE_PAD_VIN1A_D1                  # 4
CTRL_CORE_PAD_VIN1A_D2                  # 4
CTRL_CORE_PAD_VIN1A_D3                  # 4
CTRL_CORE_PAD_VIN1A_D4                  # 4
CTRL_CORE_PAD_VIN1A_D5                  # 4
CTRL_CORE_PAD_VIN1A_D6                  # 4
CTRL_CORE_PAD_VIN1A_D7                  # 4
CTRL_CORE_PAD_VIN1A_D8                  # 4
CTRL_CORE_PAD_VIN1A_D9                  # 4
CTRL_CORE_PAD_VIN1A_D10                 # 4
CTRL_CORE_PAD_VIN1A_D11                 # 4
CTRL_CORE_PAD_VIN1A_D12                 # 4
CTRL_CORE_PAD_VIN1A_D13                 # 4
CTRL_CORE_PAD_VIN1A_D14                 # 4
CTRL_CORE_PAD_VIN1A_D15                 # 4
CTRL_CORE_PAD_VIN1A_D16                 # 4
CTRL_CORE_PAD_VIN1A_D17                 # 4
CTRL_CORE_PAD_VIN1A_D18                 # 4
CTRL_CORE_PAD_VIN1A_D19                 # 4
CTRL_CORE_PAD_VIN1A_D20                 # 4
CTRL_CORE_PAD_VIN1A_D21                 # 4
CTRL_CORE_PAD_VIN1A_D22                 # 4
CTRL_CORE_PAD_VIN1A_D23                 # 4
CTRL_CORE_PAD_VIN2A_CLK0                # 4
CTRL_CORE_PAD_VIN2A_DE0                 # 4
CTRL_CORE_PAD_VIN2A_FLD0                # 4
CTRL_CORE_PAD_VIN2A_HSYNC0              # 4
CTRL_CORE_PAD_VIN2A_VSYNC0              # 4
CTRL_CORE_PAD_VIN2A_D0                  # 4
CTRL_CORE_PAD_VIN2A_D1                  # 4
CTRL_CORE_PAD_VIN2A_D2                  # 4
CTRL_CORE_PAD_VIN2A_D3                  # 4
CTRL_CORE_PAD_VIN2A_D4                  # 4
CTRL_CORE_PAD_VIN2A_D5                  # 4
CTRL_CORE_PAD_VIN2A_D6                  # 4
CTRL_CORE_PAD_VIN2A_D7                  # 4
CTRL_CORE_PAD_VIN2A_D8                  # 4
CTRL_CORE_PAD_VIN2A_D9                  # 4
CTRL_CORE_PAD_VIN2A_D10                 # 4
CTRL_CORE_PAD_VIN2A_D11                 # 4
CTRL_CORE_PAD_VIN2A_D12                 # 4
CTRL_CORE_PAD_VIN2A_D13                 # 4
CTRL_CORE_PAD_VIN2A_D14                 # 4
CTRL_CORE_PAD_VIN2A_D15                 # 4
CTRL_CORE_PAD_VIN2A_D16                 # 4
CTRL_CORE_PAD_VIN2A_D17                 # 4
CTRL_CORE_PAD_VIN2A_D18                 # 4
CTRL_CORE_PAD_VIN2A_D19                 # 4
CTRL_CORE_PAD_VIN2A_D20                 # 4
CTRL_CORE_PAD_VIN2A_D21                 # 4
CTRL_CORE_PAD_VIN2A_D22                 # 4
CTRL_CORE_PAD_VIN2A_D23                 # 4
CTRL_CORE_PAD_VOUT1_CLK                 # 4
CTRL_CORE_PAD_VOUT1_DE                  # 4
CTRL_CORE_PAD_VOUT1_FLD                 # 4
CTRL_CORE_PAD_VOUT1_HSYNC               # 4
CTRL_CORE_PAD_VOUT1_VSYNC               # 4
CTRL_CORE_PAD_VOUT1_D0                  # 4
CTRL_CORE_PAD_VOUT1_D1                  # 4
CTRL_CORE_PAD_VOUT1_D2                  # 4
CTRL_CORE_PAD_VOUT1_D3                  # 4
CTRL_CORE_PAD_VOUT1_D4                  # 4
CTRL_CORE_PAD_VOUT1_D5                  # 4
CTRL_CORE_PAD_VOUT1_D6                  # 4
CTRL_CORE_PAD_VOUT1_D7                  # 4
CTRL_CORE_PAD_VOUT1_D8                  # 4
CTRL_CORE_PAD_VOUT1_D9                  # 4
CTRL_CORE_PAD_VOUT1_D10                 # 4
CTRL_CORE_PAD_VOUT1_D11                 # 4
CTRL_CORE_PAD_VOUT1_D12                 # 4
CTRL_CORE_PAD_VOUT1_D13                 # 4
CTRL_CORE_PAD_VOUT1_D14                 # 4
CTRL_CORE_PAD_VOUT1_D15                 # 4
CTRL_CORE_PAD_VOUT1_D16                 # 4
CTRL_CORE_PAD_VOUT1_D17                 # 4
CTRL_CORE_PAD_VOUT1_D18                 # 4
CTRL_CORE_PAD_VOUT1_D19                 # 4
CTRL_CORE_PAD_VOUT1_D20                 # 4
CTRL_CORE_PAD_VOUT1_D21                 # 4
CTRL_CORE_PAD_VOUT1_D22                 # 4
CTRL_CORE_PAD_VOUT1_D23                 # 4
CTRL_CORE_PAD_MDIO_MCLK                 # 4
CTRL_CORE_PAD_MDIO_D                    # 4
CTRL_CORE_PAD_RMII_MHZ_50_CLK           # 4
CTRL_CORE_PAD_UART3_RXD                 # 4
CTRL_CORE_PAD_UART3_TXD                 # 4
CTRL_CORE_PAD_RGMII0_TXC                # 4
CTRL_CORE_PAD_RGMII0_TXCTL              # 4
CTRL_CORE_PAD_RGMII0_TXD3               # 4
CTRL_CORE_PAD_RGMII0_TXD2               # 4
CTRL_CORE_PAD_RGMII0_TXD1               # 4
CTRL_CORE_PAD_RGMII0_TXD0               # 4
CTRL_CORE_PAD_RGMII0_RXC                # 4
CTRL_CORE_PAD_RGMII0_RXCTL              # 4
CTRL_CORE_PAD_RGMII0_RXD3               # 4
CTRL_CORE_PAD_RGMII0_RXD2               # 4
CTRL_CORE_PAD_RGMII0_RXD1               # 4
CTRL_CORE_PAD_RGMII0_RXD0               # 4
CTRL_CORE_PAD_USB1_DRVVBUS              # 4
CTRL_CORE_PAD_USB2_DRVVBUS              # 4
CTRL_CORE_PAD_GPIO6_14                  # 4
CTRL_CORE_PAD_GPIO6_15                  # 4
CTRL_CORE_PAD_GPIO6_16                  # 4
CTRL_CORE_PAD_XREF_CLK0                 # 4
CTRL_CORE_PAD_XREF_CLK1                 # 4
CTRL_CORE_PAD_XREF_CLK2                 # 4
CTRL_CORE_PAD_XREF_CLK3                 # 4
CTRL_CORE_PAD_MCASP1_ACLKX              # 4
CTRL_CORE_PAD_MCASP1_FSX                # 4
CTRL_CORE_PAD_MCASP1_ACLKR              # 4
CTRL_CORE_PAD_MCASP1_FSR                # 4
CTRL_CORE_PAD_MCASP1_AXR0               # 4
CTRL_CORE_PAD_MCASP1_AXR1               # 4
CTRL_CORE_PAD_MCASP1_AXR2               # 4
CTRL_CORE_PAD_MCASP1_AXR3               # 4
CTRL_CORE_PAD_MCASP1_AXR4               # 4
CTRL_CORE_PAD_MCASP1_AXR5               # 4
CTRL_CORE_PAD_MCASP1_AXR6               # 4
CTRL_CORE_PAD_MCASP1_AXR7               # 4
CTRL_CORE_PAD_MCASP1_AXR8               # 4
CTRL_CORE_PAD_MCASP1_AXR9               # 4
CTRL_CORE_PAD_MCASP1_AXR10              # 4
CTRL_CORE_PAD_MCASP1_AXR11              # 4
CTRL_CORE_PAD_MCASP1_AXR12              # 4
CTRL_CORE_PAD_MCASP1_AXR13              # 4
CTRL_CORE_PAD_MCASP1_AXR14              # 4
CTRL_CORE_PAD_MCASP1_AXR15              # 4
CTRL_CORE_PAD_MCASP2_ACLKX              # 4
CTRL_CORE_PAD_MCASP2_FSX                # 4
CTRL_CORE_PAD_MCASP2_ACLKR              # 4
CTRL_CORE_PAD_MCASP2_FSR                # 4
CTRL_CORE_PAD_MCASP2_AXR0               # 4
CTRL_CORE_PAD_MCASP2_AXR1               # 4
CTRL_CORE_PAD_MCASP2_AXR2               # 4
CTRL_CORE_PAD_MCASP2_AXR3               # 4
CTRL_CORE_PAD_MCASP2_AXR4               # 4
CTRL_CORE_PAD_MCASP2_AXR5               # 4
CTRL_CORE_PAD_MCASP2_AXR6               # 4
CTRL_CORE_PAD_MCASP2_AXR7               # 4
CTRL_CORE_PAD_MCASP3_ACLKX              # 4
CTRL_CORE_PAD_MCASP3_FSX                # 4
CTRL_CORE_PAD_MCASP3_AXR0               # 4
CTRL_CORE_PAD_MCASP3_AXR1               # 4
CTRL_CORE_PAD_MCASP4_ACLKX              # 4
CTRL_CORE_PAD_MCASP4_FSX                # 4
CTRL_CORE_PAD_MCASP4_AXR0               # 4
CTRL_CORE_PAD_MCASP4_AXR1               # 4
CTRL_CORE_PAD_MCASP5_ACLKX              # 4
CTRL_CORE_PAD_MCASP5_FSX                # 4
CTRL_CORE_PAD_MCASP5_AXR0               # 4
CTRL_CORE_PAD_MCASP5_AXR1               # 4
CTRL_CORE_PAD_MMC1_CLK                  # 4
CTRL_CORE_PAD_MMC1_CMD                  # 4
CTRL_CORE_PAD_MMC1_DAT0                 # 4
CTRL_CORE_PAD_MMC1_DAT1                 # 4
CTRL_CORE_PAD_MMC1_DAT2                 # 4
CTRL_CORE_PAD_MMC1_DAT3                 # 4
CTRL_CORE_PAD_MMC1_SDCD                 # 4
CTRL_CORE_PAD_MMC1_SDWP                 # 4
CTRL_CORE_PAD_GPIO6_10                  # 4
CTRL_CORE_PAD_GPIO6_11                  # 4
CTRL_CORE_PAD_MMC3_CLK                  # 4
CTRL_CORE_PAD_MMC3_CMD                  # 4
CTRL_CORE_PAD_MMC3_DAT0                 # 4
CTRL_CORE_PAD_MMC3_DAT1                 # 4
CTRL_CORE_PAD_MMC3_DAT2                 # 4
CTRL_CORE_PAD_MMC3_DAT3                 # 4
CTRL_CORE_PAD_MMC3_DAT4                 # 4
CTRL_CORE_PAD_MMC3_DAT5                 # 4
CTRL_CORE_PAD_MMC3_DAT6                 # 4
CTRL_CORE_PAD_MMC3_DAT7                 # 4
CTRL_CORE_PAD_SPI1_SCLK                 # 4
CTRL_CORE_PAD_SPI1_D1                   # 4
CTRL_CORE_PAD_SPI1_D0                   # 4
CTRL_CORE_PAD_SPI1_CS0                  # 4
CTRL_CORE_PAD_SPI1_CS1                  # 4
CTRL_CORE_PAD_SPI1_CS2                  # 4
CTRL_CORE_PAD_SPI1_CS3                  # 4
CTRL_CORE_PAD_SPI2_SCLK                 # 4
CTRL_CORE_PAD_SPI2_D1                   # 4
CTRL_CORE_PAD_SPI2_D0                   # 4
CTRL_CORE_PAD_SPI2_CS0                  # 4
CTRL_CORE_PAD_DCAN1_TX                  # 4
CTRL_CORE_PAD_DCAN1_RX                  # 4
                                        # 4
                                        # 4
CTRL_CORE_PAD_UART1_RXD                 # 4
CTRL_CORE_PAD_UART1_TXD                 # 4
CTRL_CORE_PAD_UART1_CTSN                # 4
CTRL_CORE_PAD_UART1_RTSN                # 4
CTRL_CORE_PAD_UART2_RXD                 # 4
CTRL_CORE_PAD_UART2_TXD                 # 4
CTRL_CORE_PAD_UART2_CTSN                # 4
CTRL_CORE_PAD_UART2_RTSN                # 4
CTRL_CORE_PAD_I2C1_SDA                  # 4
CTRL_CORE_PAD_I2C1_SCL                  # 4
CTRL_CORE_PAD_I2C2_SDA                  # 4
CTRL_CORE_PAD_I2C2_SCL                  # 4
                                        # 4
                                        # 4
CTRL_CORE_PAD_WAKEUP0                   # 4
CTRL_CORE_PAD_WAKEUP1                   # 4
CTRL_CORE_PAD_WAKEUP2                   # 4
CTRL_CORE_PAD_WAKEUP3                   # 4
CTRL_CORE_PAD_ON_OFF                    # 4
CTRL_CORE_PAD_RTC_PORZ                  # 4
CTRL_CORE_PAD_TMS                       # 4
CTRL_CORE_PAD_TDI                       # 4
CTRL_CORE_PAD_TDO                       # 4
CTRL_CORE_PAD_TCLK                      # 4
CTRL_CORE_PAD_TRSTN                     # 4
CTRL_CORE_PAD_RTCK                      # 4
CTRL_CORE_PAD_EMU0                      # 4
CTRL_CORE_PAD_EMU1                      # 4
                                        # 4
                                        # 4
                                        # 4
CTRL_CORE_PAD_RESETN                    # 4
CTRL_CORE_PAD_NMIN                      # 4
CTRL_CORE_PAD_RSTOUTN                   # 4
CTRL_CORE_PADCONF_WAKEUPEVENT_0         # 4
CTRL_CORE_PADCONF_WAKEUPEVENT_1         # 4
CTRL_CORE_PADCONF_WAKEUPEVENT_2         # 4
CTRL_CORE_PADCONF_WAKEUPEVENT_3         # 4
CTRL_CORE_PADCONF_WAKEUPEVENT_4         # 4
CTRL_CORE_PADCONF_WAKEUPEVENT_5         # 4
CTRL_CORE_PADCONF_WAKEUPEVENT_6         # 4
CTRL_CORE_PADCONF_WAKEUPEVENT_7         # 4
CTRL_CORE_PADCONF_WAKEUPEVENT_8         # 4
                                        # 157*4
CTRL_CORE_STD_FUSE_OPP_VMIN_GPU_0       # 4
CTRL_CORE_STD_FUSE_OPP_VMIN_GPU_1       # 4
CTRL_CORE_STD_FUSE_OPP_VMIN_GPU_2       # 4
CTRL_CORE_STD_FUSE_OPP_VMIN_GPU_3       # 4
CTRL_CORE_STD_FUSE_OPP_VMIN_GPU_4       # 4
CTRL_CORE_STD_FUSE_OPP_VMIN_GPU_5       # 4
CTRL_CORE_STD_FUSE_OPP_VMIN_MPU_0       # 4
CTRL_CORE_STD_FUSE_OPP_VMIN_MPU_1       # 4
CTRL_CORE_STD_FUSE_OPP_VMIN_MPU_2       # 4
CTRL_CORE_STD_FUSE_OPP_VMIN_MPU_2_ABB_VSET_SHIFT * 20
CTRL_CORE_STD_FUSE_OPP_VMIN_MPU_2_ABB_VSET_BITS  * 5
CTRL_CORE_STD_FUSE_OPP_VMIN_MPU_2_ABB_VSET_MASK  * &1F:SHL:CTRL_CORE_STD_FUSE_OPP_VMIN_MPU_2_ABB_VSET_SHIFT
CTRL_CORE_STD_FUSE_OPP_VMIN_MPU_2_ABB_ENABLE     * 1:SHL:25
CTRL_CORE_STD_FUSE_OPP_VMIN_MPU_3       # 4
CTRL_CORE_STD_FUSE_OPP_VMIN_MPU_4       # 4
CTRL_CORE_STD_FUSE_OPP_VMIN_MPU_5       # 4
CTRL_CORE_STD_FUSE_OPP_VMIN_MPU_6       # 4
CTRL_CORE_STD_FUSE_OPP_VMIN_MPU_7       # 4
CTRL_CORE_STD_FUSE_OPP_VMIN_SHIFT       * 0
CTRL_CORE_STD_FUSE_OPP_VMIN_MASK        * &FFF:SHL:CTRL_CORE_STD_FUSE_OPP_VMIN_SHIFT
CTRL_CORE_STD_FUSE_OPP_VDD_DSPEVE_LVT_0 # 4
CTRL_CORE_STD_FUSE_OPP_VDD_DSPEVE_LVT_1 # 4
CTRL_CORE_STD_FUSE_OPP_VDD_DSPEVE_LVT_2 # 4
CTRL_CORE_STD_FUSE_OPP_VDD_DSPEVE_LVT_3 # 4
CTRL_CORE_STD_FUSE_OPP_VDD_DSPEVE_LVT_4 # 4
CTRL_CORE_STD_FUSE_OPP_VDD_IVA_LVT_0    # 4
CTRL_CORE_STD_FUSE_OPP_VDD_IVA_LVT_1    # 4
CTRL_CORE_STD_FUSE_OPP_VDD_IVA_LVT_2    # 4
CTRL_CORE_STD_FUSE_OPP_VDD_IVA_LVT_3    # 4
CTRL_CORE_STD_FUSE_OPP_VDD_IVA_LVT_4    # 4
CTRL_CORE_STD_FUSE_OPP_VDD_CORE_LVT_0   # 4
CTRL_CORE_STD_FUSE_OPP_VDD_CORE_LVT_1   # 4
CTRL_CORE_STD_FUSE_OPP_VDD_CORE_LVT_2   # 4
CTRL_CORE_STD_FUSE_OPP_VDD_CORE_LVT_3   # 4
CTRL_CORE_STD_FUSE_OPP_VDD_CORE_LVT_4   # 4
CTRL_CORE_LDOSRAM_CORE_4_VOLTAGE_CTRL   # 4
CTRL_CORE_LDOSRAM_CORE_5_VOLTAGE_CTRL   # 4
CTRL_CORE_LDOSRAM_DSPEVE_2_VOLTAGE_CTRL # 4
                                        # 33*4
CTRL_CORE_SMA_SW_2                      # 4
CTRL_CORE_SMA_SW_3                      # 4
                                        # 2*4
CTRL_CORE_SMA_SW_6                      # 4
CTRL_CORE_SMA_SW_6_PLLEN_CONTROL_SHIFT      * 24
CTRL_CORE_SMA_SW_6_PLLEN_CONTROL_MASK       * &1F:SHL:CTRL_CORE_SMA_SW_6_PLLEN_CONTROL_SHIFT
CTRL_CORE_SMA_SW_6_PCIE_TX_RX_CONTROL_SHIFT * 16
CTRL_CORE_SMA_SW_6_PCIE_TX_RX_CONTROL_MASK  * 3:SHL:CTRL_CORE_SMA_SW_6_PCIE_TX_RX_CONTROL_SHIFT
CTRL_CORE_SMA_SW_6_PCIE_TX_RX_CONTROL_IN    * 0:SHL:CTRL_CORE_SMA_SW_6_PCIE_TX_RX_CONTROL_SHIFT
CTRL_CORE_SMA_SW_6_PCIE_TX_RX_CONTROL_OUT   * 1:SHL:CTRL_CORE_SMA_SW_6_PCIE_TX_RX_CONTROL_SHIFT
CTRL_CORE_SMA_SW_6_RMII_CLK_SETTING         * 1:SHL:8
CTRL_CORE_SMA_SW_6_MUXSEL_32K_CLKIN         * 1:SHL:0
CTRL_CORE_SMA_SW_7                      # 4
CTRL_CORE_SMA_SW_8                      # 4
CTRL_CORE_SMA_SW_9                      # 4
CTRL_CORE_PCIESS1_PCS1                  # 4
CTRL_CORE_PCIESS1_PCS2                  # 4
CTRL_CORE_PCIESS2_PCS1                  # 4
CTRL_CORE_PCIESS2_PCS2                  # 4
CTRL_CORE_PCIE_PCS                      # 4
CTRL_CORE_PCIE_PCS_SHIFT                * 16
CTRL_CORE_PCIE_PCS_MASK                 * &FF:SHL:CTRL_CORE_PCIE_PCS_SHIFT
CTRL_CORE_PCIE_PCS_NOMINAL              * &96:SHL:CTRL_CORE_PCIE_PCS_SHIFT
CTRL_CORE_PCIE_PCS_REVISION             # 4
CTRL_CORE_PCIE_CONTROL                  # 4
CTRL_CORE_PCIE_CONTROL_PCIE_B1C0_MODE_SEL * 1:SHL:2
CTRL_CORE_PCIE_CONTROL_PCIE_B0_B1_TSYNCEN * 1:SHL:0
CTRL_CORE_PHY_POWER_PCIESS1             # 4
CTRL_CORE_PHY_POWER_PCIESS2             # 4
CTRL_CORE_PHY_POWER_PCIESS_PCIESS_PWRCTRL_CLK_FREQ_SHIFT * 22
CTRL_CORE_PHY_POWER_PCIESS_PCIESS_PWRCTRL_CLK_FREQ_MASK  * &3FF:SHL:CTRL_CORE_PHY_POWER_PCIESS_PCIESS_PWRCTRL_CLK_FREQ_SHIFT
CTRL_CORE_PHY_POWER_PCIESS_PCIESS_PWRCTRL_CLK_CMD_SHIFT  * 14
CTRL_CORE_PHY_POWER_PCIESS_PCIESS_PWRCTRL_CLK_CMD_MASK   * &FF:SHL:CTRL_CORE_PHY_POWER_PCIESS_PCIESS_PWRCTRL_CLK_CMD_SHIFT
CTRL_CORE_PHY_POWER_PCIESS_PCIESS_PWRCTRL_CLK_CMD_OFF    * 0:SHL:CTRL_CORE_PHY_POWER_PCIESS_PCIESS_PWRCTRL_CLK_CMD_SHIFT
CTRL_CORE_PHY_POWER_PCIESS_PCIESS_PWRCTRL_CLK_CMD_RXONLY * 1:SHL:CTRL_CORE_PHY_POWER_PCIESS_PCIESS_PWRCTRL_CLK_CMD_SHIFT
CTRL_CORE_PHY_POWER_PCIESS_PCIESS_PWRCTRL_CLK_CMD_TXONLY * 2:SHL:CTRL_CORE_PHY_POWER_PCIESS_PCIESS_PWRCTRL_CLK_CMD_SHIFT
CTRL_CORE_PHY_POWER_PCIESS_PCIESS_PWRCTRL_CLK_CMD_BOTH   * 3:SHL:CTRL_CORE_PHY_POWER_PCIESS_PCIESS_PWRCTRL_CLK_CMD_SHIFT
        ASSERT @=&1C48-&1000

;
; L4_WKUP
;
L4_WKUP_PhysBase            * &4AE00000

;
; PRCM PRM ckgen
;
PRMCkgen_PhysBase           * &4AE06100

                                            ^ 0
CM_CLKSEL_SYSCLK1                           # 4
CM_CLKSEL_SYSCLK1_SYS_CLK_DIV6              * 0:SHL:0
CM_CLKSEL_SYSCLK1_SYS_CLK_DIV10             * 1:SHL:0
                                            # 4
CM_CLKSEL_WKUPAON                           # 4
CM_CLKSEL_WKUPAON_SYS_CLK                   * 0:SHL:0
CM_CLKSEL_WKUPAON_ABE_LP_CLK                * 1:SHL:0
CM_CLKSEL_ABE_PLL_REF                       # 4
CM_CLKSEL_ABE_PLL_REF_ABE_DPLL_SYS_CLK      * 0:SHL:0
CM_CLKSEL_ABE_PLL_REF_FUNC_32K_CLK          * 1:SHL:0
CM_CLKSEL_SYS                               # 4
CM_CLKSEL_SYS_20MHZ                         * 2:SHL:0
CM_CLKSEL_SYS_19P2MHZ                       * 4:SHL:0
CM_CLKSEL_SYS_27MHZ                         * 6:SHL:0
CM_CLKSEL_ABE_PLL_BYPAS                     # 4
CM_CLKSEL_ABE_PLL_BYPAS_ABE_DPLL_SYS_CLK    * 0:SHL:0  
CM_CLKSEL_ABE_PLL_BYPAS_FUNC_32K_CLK        * 1:SHL:0  
CM_CLKSEL_ABE_PLL_SYS                       # 4
CM_CLKSEL_ABE_PLL_SYS_SYS_CLK1              * 0:SHL:0  
CM_CLKSEL_ABE_PLL_SYS_SYS_CLK2              * 1:SHL:0  
CM_CLKSEL_ABE_24M                           # 4
CM_CLKSEL_ABE_24M_SYS_CLK_DIV8              * 0:SHL:0  
CM_CLKSEL_ABE_24M_SYS_CLK_DIV16             * 1:SHL:0  
CM_CLKSEL_ABE_SYS                           # 4
CM_CLKSEL_ABE_SYS_SYS_CLK_DIV1              * 0:SHL:0
CM_CLKSEL_ABE_SYS_SYS_CLK_DIV2              * 1:SHL:0
CM_CLKSEL_HDMI_MCASP_AUX                    # 4
CM_CLKSEL_HDMI_MCASP_AUX_HDMI_CLK_DIV2      * 1:SHL:0
CM_CLKSEL_HDMI_MCASP_AUX_HDMI_CLK_DIV1      * 0:SHL:0
CM_CLKSEL_HDMI_MCASP_AUX_HDMI_CLK_DIV4      * 2:SHL:0
CM_CLKSEL_HDMI_MCASP_AUX_HDMI_CLK_DIV16     * 4:SHL:0
CM_CLKSEL_HDMI_MCASP_AUX_HDMI_CLK_DIV8      * 3:SHL:0
CM_CLKSEL_HDMI_TIMER                        # 4
CM_CLKSEL_HDMI_TIMER_HDMI_CLK_DIV32         * 6:SHL:0
CM_CLKSEL_HDMI_TIMER_HDMI_CLK_DIV2          * 1:SHL:0
CM_CLKSEL_HDMI_TIMER_HDMI_CLK_DIV1          * 0:SHL:0
CM_CLKSEL_HDMI_TIMER_HDMI_CLK_DIV4          * 2:SHL:0
CM_CLKSEL_HDMI_TIMER_HDMI_CLK_DIV16         * 4:SHL:0
CM_CLKSEL_HDMI_TIMER_HDMI_CLK_DIV22         * 5:SHL:0
CM_CLKSEL_HDMI_TIMER_HDMI_CLK_DIV8          * 3:SHL:0
CM_CLKSEL_MCASP_SYS                         # 4
CM_CLKSEL_MCASP_SYS_SYS_CLK_DIV8            * 0:SHL:0
CM_CLKSEL_MCASP_SYS_SYS_CLK_DIV16           * 1:SHL:0
CM_CLKSEL_MLBP_MCASP                        # 4
CM_CLKSEL_MLBP_MCASP_MLBP_CLK_DIV1          * 0:SHL:0
CM_CLKSEL_MLBP_MCASP_MLBP_CLK_DIV2          * 1:SHL:0
CM_CLKSEL_MLBP_MCASP_MLBP_CLK_DIV4          * 2:SHL:0
CM_CLKSEL_MLBP_MCASP_MLBP_CLK_DIV8          * 3:SHL:0
CM_CLKSEL_MLBP_MCASP_MLBP_CLK_DIV16         * 4:SHL:0
CM_CLKSEL_MLB_MCASP                         # 4
CM_CLKSEL_MLB_MCASP_MLBP_CLK_DIV1           * 0:SHL:0
CM_CLKSEL_MLB_MCASP_MLBP_CLK_DIV2           * 1:SHL:0
CM_CLKSEL_MLB_MCASP_MLBP_CLK_DIV4           * 2:SHL:0
CM_CLKSEL_MLB_MCASP_MLBP_CLK_DIV8           * 3:SHL:0
CM_CLKSEL_MLB_MCASP_MLBP_CLK_DIV16          * 4:SHL:0
CM_CLKSEL_PER_ABE_X1_GFCLK_MCASP_AUX        # 4
CM_CLKSEL_PER_ABE_X1_GFCLK_MCASP_AUX_PER_ABE_X1_GFCLK_DIV2  * 1:SHL:0
CM_CLKSEL_PER_ABE_X1_GFCLK_MCASP_AUX_PER_ABE_X1_GFCLK_DIV1  * 0:SHL:0
CM_CLKSEL_PER_ABE_X1_GFCLK_MCASP_AUX_PER_ABE_X1_GFCLK_DIV4  * 2:SHL:0
CM_CLKSEL_PER_ABE_X1_GFCLK_MCASP_AUX_PER_ABE_X1_GFCLK_DIV16 * 4:SHL:0
CM_CLKSEL_PER_ABE_X1_GFCLK_MCASP_AUX_PER_ABE_X1_GFCLK_DIV8  * 3:SHL:0
                                            # 2*4
CM_CLKSEL_TIMER_SYS                         # 4
CM_CLKSEL_TIMER_SYS_SYS_CLK_DIV1            * 0:SHL:0
CM_CLKSEL_TIMER_SYS_SYS_CLK_DIV2            * 1:SHL:0
CM_CLKSEL_VIDEO1_MCASP_AUX                  # 4
CM_CLKSEL_VIDEO1_MCASP_AUX_VIDEO1_CLK_DIV2  * 1:SHL:0
CM_CLKSEL_VIDEO1_MCASP_AUX_VIDEO1_CLK_DIV1  * 0:SHL:0
CM_CLKSEL_VIDEO1_MCASP_AUX_VIDEO1_CLK_DIV4  * 2:SHL:0
CM_CLKSEL_VIDEO1_MCASP_AUX_VIDEO1_CLK_DIV16 * 4:SHL:0
CM_CLKSEL_VIDEO1_MCASP_AUX_VIDEO1_CLK_DIV8  * 3:SHL:0
CM_CLKSEL_VIDEO1_TIMER                      # 4
CM_CLKSEL_VIDEO1_TIMER_VIDEO1_CLK_DIV32     * 6:SHL:0
CM_CLKSEL_VIDEO1_TIMER_VIDEO1_CLK_DIV2      * 1:SHL:0
CM_CLKSEL_VIDEO1_TIMER_VIDEO1_CLK_DIV1      * 0:SHL:0
CM_CLKSEL_VIDEO1_TIMER_VIDEO1_CLK_DIV4      * 2:SHL:0
CM_CLKSEL_VIDEO1_TIMER_VIDEO1_CLK_DIV16     * 4:SHL:0
CM_CLKSEL_VIDEO1_TIMER_VIDEO1_CLK_DIV22     * 5:SHL:0
CM_CLKSEL_VIDEO1_TIMER_VIDEO1_CLK_DIV8      * 3:SHL:0
CM_CLKSEL_VIDEO2_MCASP_AUX                  # 4
CM_CLKSEL_VIDEO2_MCASP_AUX_VIDEO2_CLK_DIV2  * 1:SHL:0
CM_CLKSEL_VIDEO2_MCASP_AUX_VIDEO2_CLK_DIV1  * 0:SHL:0
CM_CLKSEL_VIDEO2_MCASP_AUX_VIDEO2_CLK_DIV4  * 2:SHL:0
CM_CLKSEL_VIDEO2_MCASP_AUX_VIDEO2_CLK_DIV16 * 4:SHL:0
CM_CLKSEL_VIDEO2_MCASP_AUX_VIDEO2_CLK_DIV8  * 3:SHL:0
CM_CLKSEL_VIDEO2_TIMER                      # 4
CM_CLKSEL_VIDEO2_TIMER_VIDEO2_CLK_DIV32     * 6:SHL:0
CM_CLKSEL_VIDEO2_TIMER_VIDEO2_CLK_DIV2      * 1:SHL:0
CM_CLKSEL_VIDEO2_TIMER_VIDEO2_CLK_DIV1      * 0:SHL:0
CM_CLKSEL_VIDEO2_TIMER_VIDEO2_CLK_DIV4      * 2:SHL:0
CM_CLKSEL_VIDEO2_TIMER_VIDEO2_CLK_DIV16     * 4:SHL:0
CM_CLKSEL_VIDEO2_TIMER_VIDEO2_CLK_DIV22     * 5:SHL:0
CM_CLKSEL_VIDEO2_TIMER_VIDEO2_CLK_DIV8      * 3:SHL:0
CM_CLKSEL_CLKOUT3                           # 4
CM_CLKSEL_CLKOUT1                           # 4
CM_CLKSEL_CLKOUT2                           # 4
CM_CLKSEL_CLKOUT_FUNC_96M_AON_CLK           * 13:SHL:0
CM_CLKSEL_CLKOUT_DPLL_EVE                   * 21:SHL:0
CM_CLKSEL_CLKOUT_EMIF_PHY_CLK               * 8 :SHL:0
CM_CLKSEL_CLKOUT_IVA_GCLK                   * 5 :SHL:0
CM_CLKSEL_CLKOUT_PER_ABE_X1_GFCLK           * 2 :SHL:0
CM_CLKSEL_CLKOUT_DSP_GCLK                   * 4 :SHL:0
CM_CLKSEL_CLKOUT_GPU_GCLK                   * 6 :SHL:0
CM_CLKSEL_CLKOUT_SYS_CLK2                   * 1 :SHL:0
CM_CLKSEL_CLKOUT_SYS_CLK1                   * 0 :SHL:0
CM_CLKSEL_CLKOUT_VIDEO1_CLK                 * 11:SHL:0
CM_CLKSEL_CLKOUT_DPLL_PCIE1                 * 17:SHL:0
CM_CLKSEL_CLKOUT_VIDEO2_CLK                 * 10:SHL:0
CM_CLKSEL_CLKOUT_GMAC_250M_CLK              * 9 :SHL:0
CM_CLKSEL_CLKOUT_SATA_REF_GFCLK             * 16:SHL:0
CM_CLKSEL_CLKOUT_DPLL_PCIE1_ALT             * 18:SHL:0 ; Duplicate?
CM_CLKSEL_CLKOUT_EMU_GCLK                   * 19:SHL:0
CM_CLKSEL_CLKOUT_OSC_32K_CLK                * 20:SHL:0
CM_CLKSEL_CLKOUT_DPLL_USB                   * 14:SHL:0
CM_CLKSEL_CLKOUT_CORE_DPLL_OUT_CLK          * 7 :SHL:0
CM_CLKSEL_CLKOUT_MPU_GCLK                   * 3 :SHL:0
CM_CLKSEL_CLKOUT_DPLL_USB_OTG               * 15:SHL:0
CM_CLKSEL_CLKOUT_HDMI_CLK                   * 12:SHL:0      
CM_CLKSEL_HDMI_PLL_SYS                      # 4
CM_CLKSEL_HDMI_PLL_SYS_SYS_CLK1             * 0:SHL:0
CM_CLKSEL_HDMI_PLL_SYS_SYS_CLK2             * 1:SHL:0  
CM_CLKSEL_VIDEO1_PLL_SYS                    # 4
CM_CLKSEL_VIDEO1_PLL_SYS_SYS_CLK1           * 0:SHL:0
CM_CLKSEL_VIDEO1_PLL_SYS_SYS_CLK2           * 1:SHL:0  
CM_CLKSEL_VIDEO2_PLL_SYS                    # 4
CM_CLKSEL_VIDEO2_PLL_SYS_SYS_CLK1           * 0:SHL:0
CM_CLKSEL_VIDEO2_PLL_SYS_SYS_CLK2           * 1:SHL:0  
CM_CLKSEL_ABE_CLK_DIV                       # 4
CM_CLKSEL_ABE_CLK_DIV_CLK_DIV2              * 1:SHL:0
CM_CLKSEL_ABE_CLK_DIV_CLK_DIV1              * 0:SHL:0
CM_CLKSEL_ABE_CLK_DIV_CLK_DIV4              * 2:SHL:0
CM_CLKSEL_ABE_CLK_DIV_CLK_DIV16             * 4:SHL:0
CM_CLKSEL_ABE_CLK_DIV_CLK_DIV8              * 3:SHL:0
CM_CLKSEL_ABE_GICLK_DIV                     # 4
CM_CLKSEL_ABE_GICLK_DIV_CLK_DIV1            * 0:SHL:0
CM_CLKSEL_ABE_GICLK_DIV_CLK_DIV2            * 1:SHL:0  
CM_CLKSEL_AESS_FCLK_DIV                     # 4
CM_CLKSEL_AESS_FCLK_DIV_CLK_DIV1            * 0:SHL:0
CM_CLKSEL_AESS_FCLK_DIV_CLK_DIV2            * 1:SHL:0  
                                            # 4
CM_CLKSEL_EVE_CLK                           # 4
CM_CLKSEL_EVE_CLK_DPLL_EVE                  * 0:SHL:0
CM_CLKSEL_EVE_CLK_DPLL_DSP                  * 1:SHL:0  
CM_CLKSEL_USB_OTG_CLK_CLKOUTMUX             # 4
CM_CLKSEL_CORE_DPLL_OUT_CLK_CLKOUTMUX       # 4
CM_CLKSEL_DSP_GFCLK_CLKOUTMUX               # 4
CM_CLKSEL_EMIF_PHY_GCLK_CLKOUTMUX           # 4
CM_CLKSEL_EMU_CLK_CLKOUTMUX                 # 4
CM_CLKSEL_FUNC_96M_AON_CLK_CLKOUTMUX        # 4
CM_CLKSEL_GMAC_250M_CLK_CLKOUTMUX           # 4
CM_CLKSEL_GPU_GCLK_CLKOUTMUX                # 4
CM_CLKSEL_HDMI_CLK_CLKOUTMUX                # 4
CM_CLKSEL_IVA_GCLK_CLKOUTMUX                # 4
CM_CLKSEL_L3INIT_480M_GFCLK_CLKOUTMUX       # 4
CM_CLKSEL_MPU_GCLK_CLKOUTMUX                # 4
CM_CLKSEL_PCIE1_CLK_CLKOUTMUX               # 4
CM_CLKSEL_PCIE2_CLK_CLKOUTMUX               # 4
CM_CLKSEL_PER_ABE_X1_CLK_CLKOUTMUX          # 4
CM_CLKSEL_SATA_CLK_CLKOUTMUX                # 4
CM_CLKSEL_OSC_32K_CLK_CLKOUTMUX             # 4
CM_CLKSEL_SYS_CLK1_CLKOUTMUX                # 4
CM_CLKSEL_SYS_CLK2_CLKOUTMUX                # 4
CM_CLKSEL_VIDEO1_CLK_CLKOUTMUX              # 4
CM_CLKSEL_VIDEO2_CLK_CLKOUTMUX              # 4
CM_CLKSEL_CLKOUTMUX_CLK_DIV2                * 1:SHL:0
CM_CLKSEL_CLKOUTMUX_CLK_DIV1                * 0:SHL:0
CM_CLKSEL_CLKOUTMUX_CLK_DIV4                * 2:SHL:0
CM_CLKSEL_CLKOUTMUX_CLK_DIV16               * 4:SHL:0
CM_CLKSEL_CLKOUTMUX_CLK_DIV32               * 5:SHL:0
CM_CLKSEL_CLKOUTMUX_CLK_DIV8                * 3:SHL:0
CM_CLKSEL_ABE_LP_CLK                        # 4
CM_CLKSEL_ABE_LP_CLK_CLK_DIV16              * 0:SHL:0
CM_CLKSEL_ABE_LP_CLK_CLK_DIV32              * 1:SHL:0
        ASSERT @=&DC

;
; PRCM PRM DSP1
;
PRMDSP1_PhysBase            * &4AE06400

                                            ^ 0
PM_DSP1_PWRSTCTRL                           # 4
PM_DSP1_PWRSTCTRL_POWERSTATE_SHIFT          * 0
PM_DSP1_PWRSTCTRL_POWERSTATE_ON             * 3:SHL:PM_DSP1_PWRSTCTRL_POWERSTATE_SHIFT
PM_DSP1_PWRSTCTRL_POWERSTATE_OFF            * 0:SHL:PM_DSP1_PWRSTCTRL_POWERSTATE_SHIFT
PM_DSP1_PWRSTCTRL_POWERSTATE_INACTIVE       * 2:SHL:PM_DSP1_PWRSTCTRL_POWERSTATE_SHIFT
PM_DSP1_PWRSTCTRL_POWERSTATE_MASK           * 3:SHL:PM_DSP1_PWRSTCTRL_POWERSTATE_SHIFT
PM_DSP1_PWRSTCTRL_LOWPOWERSTATECHANGE       * 1:SHL:4
PM_DSP1_PWRSTCTRL_DSP1_L1_ONSTATE_SHIFT     * 16
PM_DSP1_PWRSTCTRL_DSP1_L1_ONSTATE_MASK      * 3:SHL:PM_DSP1_PWRSTCTRL_DSP1_L1_ONSTATE_SHIFT
PM_DSP1_PWRSTCTRL_DSP1_L2_ONSTATE_SHIFT     * 18
PM_DSP1_PWRSTCTRL_DSP1_L2_ONSTATE_MASK      * 3:SHL:PM_DSP1_PWRSTCTRL_DSP1_L2_ONSTATE_SHIFT
PM_DSP1_PWRSTCTRL_DSP1_EDMA_ONSTATE_SHIFT   * 20
PM_DSP1_PWRSTCTRL_DSP1_EDMA_ONSTATE_MASK    * 3:SHL:PM_DSP1_PWRSTCTRL_DSP1_EDMA_ONSTATE_SHIFT
PM_DSP1_PWRSTST                             # 4
PM_DSP1_PWRSTST_POWERSTATEST_SHIFT          * 0
PM_DSP1_PWRSTST_POWERSTATEST_MASK           * 3:SHL:PM_DSP1_PWRSTST_POWERSTATEST_SHIFT
PM_DSP1_PWRSTST_POWERSTATEST_OFF            * 0:SHL:PM_DSP1_PWRSTST_POWERSTATEST_SHIFT
PM_DSP1_PWRSTST_POWERSTATEST_RETENTION      * 1:SHL:PM_DSP1_PWRSTST_POWERSTATEST_SHIFT
PM_DSP1_PWRSTST_POWERSTATEST_ON_INACTIVE    * 2:SHL:PM_DSP1_PWRSTST_POWERSTATEST_SHIFT
PM_DSP1_PWRSTST_POWERSTATEST_ON_ACTIVE      * 3:SHL:PM_DSP1_PWRSTST_POWERSTATEST_SHIFT
PM_DSP1_PWRSTST_LOGICSTATEST                * 1:SHL:2
PM_DSP1_PWRSTST_DSP1_L1_STATEST_SHIFT       * 4
PM_DSP1_PWRSTST_DSP1_L1_STATEST_MASK        * 3:SHL:PM_DSP1_PWRSTST_DSP1_L1_STATEST_SHIFT
PM_DSP1_PWRSTST_DSP1_L1_STATEST_OFF         * 0:SHL:PM_DSP1_PWRSTST_DSP1_L1_STATEST_SHIFT
PM_DSP1_PWRSTST_DSP1_L1_STATEST_ON          * 3:SHL:PM_DSP1_PWRSTST_DSP1_L1_STATEST_SHIFT
PM_DSP1_PWRSTST_DSP1_L2_STATEST_SHIFT       * 6
PM_DSP1_PWRSTST_DSP1_L2_STATEST_MASK        * 3:SHL:PM_DSP1_PWRSTST_DSP1_L2_STATEST_SHIFT
PM_DSP1_PWRSTST_DSP1_L2_STATEST_OFF         * 0:SHL:PM_DSP1_PWRSTST_DSP1_L2_STATEST_SHIFT
PM_DSP1_PWRSTST_DSP1_L2_STATEST_ON          * 3:SHL:PM_DSP1_PWRSTST_DSP1_L2_STATEST_SHIFT
PM_DSP1_PWRSTST_DSP1_EDMA_STATEST_SHIFT     * 8
PM_DSP1_PWRSTST_DSP1_EDMA_STATEST_MASK      * 3:SHL:PM_DSP1_PWRSTST_DSP1_EDMA_STATEST_SHIFT
PM_DSP1_PWRSTST_DSP1_EDMA_STATEST_OFF       * 0:SHL:PM_DSP1_PWRSTST_DSP1_EDMA_STATEST_SHIFT
PM_DSP1_PWRSTST_DSP1_EDMA_STATEST_ON        * 3:SHL:PM_DSP1_PWRSTST_DSP1_EDMA_STATEST_SHIFT
PM_DSP1_PWRSTST_INTRANSITION                * 1:SHL:20
PM_DSP1_PWRSTST_LASTPOWERSTATEENTERED_SHIFT       * 24
PM_DSP1_PWRSTST_LASTPOWERSTATEENTERED_MASK        * 3:SHL:PM_DSP1_PWRSTST_LASTPOWERSTATEENTERED_SHIFT
PM_DSP1_PWRSTST_LASTPOWERSTATEENTERED_OFF         * 0:SHL:PM_DSP1_PWRSTST_LASTPOWERSTATEENTERED_SHIFT
PM_DSP1_PWRSTST_LASTPOWERSTATEENTERED_RETENTION   * 1:SHL:PM_DSP1_PWRSTST_LASTPOWERSTATEENTERED_SHIFT
PM_DSP1_PWRSTST_LASTPOWERSTATEENTERED_ON_INACTIVE * 2:SHL:PM_DSP1_PWRSTST_LASTPOWERSTATEENTERED_SHIFT
PM_DSP1_PWRSTST_LASTPOWERSTATEENTERED_ON_ACTIVE   * 3:SHL:PM_DSP1_PWRSTST_LASTPOWERSTATEENTERED_SHIFT
                                            # 2*4
RM_DSP1_RSTCTRL                             # 4
RM_DSP1_RSTCTRL_RST_DSP1                    * 1:SHL:1
RM_DSP1_RSTCTRL_RST_DSP1_LRST               * 1:SHL:0
RM_DSP1_RSTST                               # 4
RM_DSP1_RSTST_RST_DSP1_LRST                 * 1:SHL:0
RM_DSP1_RSTST_RST_DSP1                      * 1:SHL:1
RM_DSP1_RSTST_RST_DSP1_EMU                  * 1:SHL:2
RM_DSP1_RSTST_RST_DSP1_EMU_REQ              * 1:SHL:3
                                            # 3*4
RM_DSP1_DSP1_CONTEXT                        # 4
RM_DSP1_DSP1_CONTEXT_LOSTCONTEXT_DFF        * 1:SHL:0
RM_DSP1_DSP1_CONTEXT_LOSTMEM_DSP_L1         * 1:SHL:8
RM_DSP1_DSP1_CONTEXT_LOSTMEM_DSP_L2         * 1:SHL:9
RM_DSP1_DSP1_CONTEXT_LOSTMEM_DSP_EDMA       * 1:SHL:10
        ASSERT @=&28

;
; PRCM PRM L3INIT
;
PRML3INIT_PhysBase          * &4AE07300
PRML3INIT_PhysSize          * &100

                                  ^ 0
PM_L3INIT_PWRSTCT                 # 4
PM_L3INIT_PWRSTST                 # 4
                                  # 2*4
RM_PCIESS_RSTCTRL                 # 4
RM_PCIESS_RSTCTRL_RST_LOCAL_PCIE1 * 1:SHL:0
RM_PCIESS_RSTCTRL_RST_LOCAL_PCIE2 * 1:SHL:1
RM_PCIESS_RSTST                   # 4
RM_PCIESS_RSTST_RST_LOCAL_PCIE1   * 1:SHL:0
RM_PCIESS_RSTST_RST_LOCAL_PCIE2   * 1:SHL:1
                                  # 4*4
PM_L3INIT_MMC1_WKDEP              # 4
RM_L3INIT_MMC1_CONTEXT            # 4
PM_L3INIT_MMC2_WKDEP              # 4
RM_L3INIT_MMC2_CONTEXT            # 4
                                  # 2*4
PM_L3INIT_USB_OTG_SS2_WKDEP       # 4
RM_L3INIT_USB_OTG_SS2_CONTEXT     # 4
PM_L3INIT_USB_OTG_SS3_WKDEP       # 4
RM_L3INIT_USB_OTG_SS3_CONTEXT     # 4
PM_L3INIT_USB_OTG_SS4_WKDEP       # 4
RM_L3INIT_USB_OTG_SS4_CONTEXT     # 4
                                  # 4
RM_L3INIT_MLB_SS_CONTEXT          # 4
                                  # 7*4
RM_L3INIT_IEEE1500_2_OCP_CONTEXT  # 4
                                  # 2*4
PM_L3INIT_SATA_WKDEP              # 4
RM_L3INIT_SATA_CONTEXT            # 4
                                  # 8*4
PM_PCIE_PCIESS1_WKDEP             # 4
RM_PCIE_PCIESS1_CONTEXT           # 4
PM_PCIE_PCIESS2_WKDEP             # 4
RM_PCIE_PCIESS2_CONTEXT           # 4
                                  # 5*4
RM_GMAC_GMAC_CONTEXT              # 4
                                  # 3*4
RM_L3INIT_OCP2SCP1_CONTEXT        # 4
                                  # 4
RM_L3INIT_OCP2SCP3_CONTEXT        # 4
PM_L3INIT_USB_OTG_SS1_WKDEP       # 4
RM_L3INIT_USB_OTG_SS1_CONTEXT     # 4
        ASSERT @=&F8

;
; PRCM CM wakeup WKUPAON
;
CMWakeUp_PhysBase           * &4AE07800

                                  ^ 0
CM_WKUPAON_CLKSTCTRL              # 4
                                  # 7*4
CM_WKUPAON_L4_WKUP_CLKCTRL        # 4
                                  # 3*4
CM_WKUPAON_WD_TIMER2_CLKCTRL      # 4
                                  # 4
CM_WKUPAON_GPIO1_CLKCTRL          # 4
                                  # 4
CM_WKUPAON_TIMER1_CLKCTRL         # 4
                                  # 4
CM_WKUPAON_TIMER12_CLKCTRL        # 4
                                  # 4
CM_WKUPAON_COUNTER_32K_CLKCTRL    # 4
                                  # 9*4
CM_WKUPAON_KBD_CLKCTRL            # 4
                                  # 4
CM_WKUPAON_UART10_CLKCTRL         # 4
                                  # 4
CM_WKUPAON_DCAN1_CLKCTRL          # 4
        ASSERT @=&8C

;
; PRCM PRM DSP2
;
PRMDSP2_PhysBase            * &4AE07B00

                                            ^ 0
PM_DSP2_PWRSTCTRL                           # 4
PM_DSP2_PWRSTCTRL_POWERSTATE_SHIFT          * 0
PM_DSP2_PWRSTCTRL_POWERSTATE_ON             * 3:SHL:PM_DSP2_PWRSTCTRL_POWERSTATE_SHIFT
PM_DSP2_PWRSTCTRL_POWERSTATE_OFF            * 0:SHL:PM_DSP2_PWRSTCTRL_POWERSTATE_SHIFT
PM_DSP2_PWRSTCTRL_POWERSTATE_INACTIVE       * 2:SHL:PM_DSP2_PWRSTCTRL_POWERSTATE_SHIFT
PM_DSP2_PWRSTCTRL_POWERSTATE_MASK           * 3:SHL:PM_DSP2_PWRSTCTRL_POWERSTATE_SHIFT
PM_DSP2_PWRSTCTRL_LOWPOWERSTATECHANGE       * 1:SHL:4
PM_DSP2_PWRSTCTRL_DSP2_L1_ONSTATE_SHIFT     * 16
PM_DSP2_PWRSTCTRL_DSP2_L1_ONSTATE_MASK      * 3:SHL:PM_DSP2_PWRSTCTRL_DSP2_L1_ONSTATE_SHIFT
PM_DSP2_PWRSTCTRL_DSP2_L2_ONSTATE_SHIFT     * 18
PM_DSP2_PWRSTCTRL_DSP2_L2_ONSTATE_MASK      * 3:SHL:PM_DSP2_PWRSTCTRL_DSP2_L2_ONSTATE_SHIFT
PM_DSP2_PWRSTCTRL_DSP2_EDMA_ONSTATE_SHIFT   * 20
PM_DSP2_PWRSTCTRL_DSP2_EDMA_ONSTATE_MASK    * 3:SHL:PM_DSP2_PWRSTCTRL_DSP2_EDMA_ONSTATE_SHIFT
PM_DSP2_PWRSTST                             # 4
PM_DSP2_PWRSTST_POWERSTATEST_SHIFT          * 0
PM_DSP2_PWRSTST_POWERSTATEST_MASK           * 3:SHL:PM_DSP2_PWRSTST_POWERSTATEST_SHIFT
PM_DSP2_PWRSTST_POWERSTATEST_OFF            * 0:SHL:PM_DSP2_PWRSTST_POWERSTATEST_SHIFT
PM_DSP2_PWRSTST_POWERSTATEST_RETENTION      * 1:SHL:PM_DSP2_PWRSTST_POWERSTATEST_SHIFT
PM_DSP2_PWRSTST_POWERSTATEST_ON_INACTIVE    * 2:SHL:PM_DSP2_PWRSTST_POWERSTATEST_SHIFT
PM_DSP2_PWRSTST_POWERSTATEST_ON_ACTIVE      * 3:SHL:PM_DSP2_PWRSTST_POWERSTATEST_SHIFT
PM_DSP2_PWRSTST_LOGICSTATEST                * 1:SHL:2
PM_DSP2_PWRSTST_DSP2_L1_STATEST_SHIFT       * 4
PM_DSP2_PWRSTST_DSP2_L1_STATEST_MASK        * 3:SHL:PM_DSP2_PWRSTST_DSP2_L1_STATEST_SHIFT
PM_DSP2_PWRSTST_DSP2_L1_STATEST_OFF         * 0:SHL:PM_DSP2_PWRSTST_DSP2_L1_STATEST_SHIFT
PM_DSP2_PWRSTST_DSP2_L1_STATEST_ON          * 3:SHL:PM_DSP2_PWRSTST_DSP2_L1_STATEST_SHIFT
PM_DSP2_PWRSTST_DSP2_L2_STATEST_SHIFT       * 6
PM_DSP2_PWRSTST_DSP2_L2_STATEST_MASK        * 3:SHL:PM_DSP2_PWRSTST_DSP2_L2_STATEST_SHIFT
PM_DSP2_PWRSTST_DSP2_L2_STATEST_OFF         * 0:SHL:PM_DSP2_PWRSTST_DSP2_L2_STATEST_SHIFT
PM_DSP2_PWRSTST_DSP2_L2_STATEST_ON          * 3:SHL:PM_DSP2_PWRSTST_DSP2_L2_STATEST_SHIFT
PM_DSP2_PWRSTST_DSP2_EDMA_STATEST_SHIFT     * 8
PM_DSP2_PWRSTST_DSP2_EDMA_STATEST_MASK      * 3:SHL:PM_DSP2_PWRSTST_DSP2_EDMA_STATEST_SHIFT
PM_DSP2_PWRSTST_DSP2_EDMA_STATEST_OFF       * 0:SHL:PM_DSP2_PWRSTST_DSP2_EDMA_STATEST_SHIFT
PM_DSP2_PWRSTST_DSP2_EDMA_STATEST_ON        * 3:SHL:PM_DSP2_PWRSTST_DSP2_EDMA_STATEST_SHIFT
PM_DSP2_PWRSTST_INTRANSITION                * 1:SHL:20
PM_DSP2_PWRSTST_LASTPOWERSTATEENTERED_SHIFT       * 24
PM_DSP2_PWRSTST_LASTPOWERSTATEENTERED_MASK        * 3:SHL:PM_DSP2_PWRSTST_LASTPOWERSTATEENTERED_SHIFT
PM_DSP2_PWRSTST_LASTPOWERSTATEENTERED_OFF         * 0:SHL:PM_DSP2_PWRSTST_LASTPOWERSTATEENTERED_SHIFT
PM_DSP2_PWRSTST_LASTPOWERSTATEENTERED_RETENTION   * 1:SHL:PM_DSP2_PWRSTST_LASTPOWERSTATEENTERED_SHIFT
PM_DSP2_PWRSTST_LASTPOWERSTATEENTERED_ON_INACTIVE * 2:SHL:PM_DSP2_PWRSTST_LASTPOWERSTATEENTERED_SHIFT
PM_DSP2_PWRSTST_LASTPOWERSTATEENTERED_ON_ACTIVE   * 3:SHL:PM_DSP2_PWRSTST_LASTPOWERSTATEENTERED_SHIFT
                                            # 2*4
RM_DSP2_RSTCTRL                             # 4
RM_DSP2_RSTCTRL_RST_DSP2                    * 1:SHL:1
RM_DSP2_RSTCTRL_RST_DSP2_LRST               * 1:SHL:0
RM_DSP2_RSTST                               # 4
RM_DSP2_RSTST_RST_DSP2_LRST                 * 1:SHL:0
RM_DSP2_RSTST_RST_DSP2                      * 1:SHL:1
RM_DSP2_RSTST_RST_DSP2_EMU                  * 1:SHL:2
RM_DSP2_RSTST_RST_DSP2_EMU_REQ              * 1:SHL:3
                                            # 3*4
RM_DSP2_DSP2_CONTEXT                        # 4
RM_DSP2_DSP2_CONTEXT_LOSTCONTEXT_DFF        * 1:SHL:0
RM_DSP2_DSP2_CONTEXT_LOSTMEM_DSP_L1         * 1:SHL:8
RM_DSP2_DSP2_CONTEXT_LOSTMEM_DSP_L2         * 1:SHL:9
RM_DSP2_DSP2_CONTEXT_LOSTMEM_DSP_EDMA       * 1:SHL:10
        ASSERT @=&28

;
; PRCM PRM device
;
PRMDevice_PhysBase          * &4AE07D00
PRMDevice_PhysSize          * &200

                                           ^ 0
PRM_RSTCTRL                                # 4
PRM_RSTCTRL_RST_GLOBAL_COLD_SW             * 1:SHL:1
PRM_RSTCTRL_RST_GLOBAL_WARM_SW             * 1:SHL:0
PRM_RSTST                                  # 4
PRM_RSTST_TSHUT_IVA_RST                    * 1:SHL:16
PRM_RSTST_TSHUT_DSPEVE_RST                 * 1:SHL:15
PRM_RSTST_TSHUT_CORE_RST                   * 1:SHL:13
PRM_RSTST_TSHUT_MM_RST                     * 1:SHL:12
PRM_RSTST_TSHUT_MPU_RST                    * 1:SHL:11
PRM_RSTST_ICEPICK_RST                      * 1:SHL:9
PRM_RSTST_EXTERNAL_WARM_RST                * 1:SHL:5
PRM_RSTST_MPU_WDT_RST                      * 1:SHL:3
PRM_RSTST_GLOBAL_WARM_SW_RST               * 1:SHL:1
PRM_RSTST_GLOBAL_COLD_RST                  * 1:SHL:0
PRM_RSTTIME                                # 4
RSTTIME1_SHIFT                             * 0
RSTTIME1_MASK                              * &3FF:SHL:RSTTIME1_SHIFT
RSTTIME2_SHIFT                             * 10
RSTTIME2_MASK                              * &1F:SHL:RSTTIME2_SHIFT
                                           # 3*4
PRM_PSCON_COUNT                            # 4
PRM_IO_COUNT                               # 4
PRM_IO_PMCTRL                              # 4
                                           # 38*4
PRM_SRAM_COUNT                             # 4
                                           # 4
PRM_SLDO_CORE_SETUP                        # 4
PRM_SLDO_CORE_CTRL                         # 4              
PRM_SLDO_MPU_SETUP                         # 4
PRM_SLDO_MPU_CTRL                          # 4             
PRM_SLDO_GPU_SETUP                         # 4
PRM_SLDO_GPU_CTRL                          # 4             
PRM_ABBLDO_MPU_SETUP                       # 4
PRM_ABBLDO_MPU_SETUP_SR2_WTCNT_VALUE_SHIFT * 8
PRM_ABBLDO_MPU_SETUP_SR2_WTCNT_VALUE_MASK  * &FF:SHL:PRM_ABBLDO_MPU_SETUP_SR2_WTCNT_VALUE_SHIFT
PRM_ABBLDO_MPU_SETUP_NOCAP                 * 1:SHL:4
PRM_ABBLDO_MPU_SETUP_ACTIVE_FBB_SEL        * 1:SHL:2
PRM_ABBLDO_MPU_SETUP_SR2EN                 * 1:SHL:0
PRM_ABBLDO_MPU_CTRL                        # 4
PRM_ABBLDO_MPU_CTRL_SR2_IN_TRANSITION      * 1:SHL:6
PRM_ABBLDO_MPU_CTRL_SR2_STATUS_SHIFT       * 3
PRM_ABBLDO_MPU_CTRL_SR2_STATUS_MASK        * 3:SHL:PRM_ABBLDO_MPU_CTRL_SR2_STATUS_SHIFT
PRM_ABBLDO_MPU_CTRL_SR2_STATUS_BYPASS      * 0:SHL:PRM_ABBLDO_MPU_CTRL_SR2_STATUS_SHIFT
PRM_ABBLDO_MPU_CTRL_SR2_STATUS_ACTIVE      * 2:SHL:PRM_ABBLDO_MPU_CTRL_SR2_STATUS_SHIFT
PRM_ABBLDO_MPU_CTRL_OPP_CHANGE             * 1:SHL:2
PRM_ABBLDO_MPU_CTRL_OPP_SEL_SHIFT          * 0
PRM_ABBLDO_MPU_CTRL_OPP_SEL_MASK           * 3:SHL:PRM_ABBLDO_MPU_CTRL_OPP_SEL_SHIFT
PRM_ABBLDO_MPU_CTRL_OPP_SEL_NOMINAL        * 0:SHL:PRM_ABBLDO_MPU_CTRL_OPP_SEL_SHIFT
PRM_ABBLDO_MPU_CTRL_OPP_SEL_FAST           * 1:SHL:PRM_ABBLDO_MPU_CTRL_OPP_SEL_SHIFT
PRM_ABBLDO_MPU_CTRL_OPP_SEL_SLOW           * 3:SHL:PRM_ABBLDO_MPU_CTRL_OPP_SEL_SHIFT
PRM_ABBLDO_GPU_SETUP                       # 4
PRM_ABBLDO_GPU_CTRL                        # 4               
PRM_BANDGAP_SETUP                          # 4
PRM_DEVICE_OFF_CTRL                        # 4
PRM_PHASE1_CNDP                            # 4
PRM_PHASE2A_CNDP                           # 4
PRM_PHASE2B_CNDP                           # 4
                                           # 6*4
PRM_SLDO_DSPEVE_SETIP                      # 4
PRM_SLDO_IVA_SETUP                         # 4
PRM_ABBLDO_DSPEVE_CTRL                     # 4
PRM_ABBLDO_IVA_CTRL                        # 4
PRM_SLDO_DSPEVE_CTRL                       # 4
PRM_SLDO_IVA_CTRL                          # 4
PRM_ABBLDO_DSPEVE_SETUP                    # 4
PRM_ABBLDO_IVA_SETUP                       # 4
        ASSERT @=&138

;
; Control wakeup
;
ControlWakeUp_PhysBase      * &4AE0C000

                                                        ^ 0
                                                        # 64*4
CTRL_WKUP_SEC_CTRL                                      # 4
                                                        # 4
                                                        # 4
CTRL_WKUP_OCPREG_SPARE                                  # 4
CTRL_WKUP_SECURE_EMIF1_SDRAM_CONFIG                     # 4
                                                        # 4
CTRL_WKUP_SECURE_EMIF2_SDRAM_CONFIG                     # 4
                                                        # 7*4
CTRL_WKUP_STD_FUSE_USB_CONF                             # 4
CTRL_WKUP_STD_FUSE_CONF                                 # 4
                                                        # 4
CTRL_WKUP_EMIF1_SDRAM_CONFIG_EXT                        # 4
CTRL_WKUP_EMIF2_SDRAM_CONFIG_EXT                        # 4
CTRL_WKUP_SDRAM_CONFIG_EXT_NARROW_ONLY                  * 1:SHL:17
CTRL_WKUP_SDRAM_CONFIG_EXT_EN_ECC                       * 1:SHL:16
CTRL_WKUP_SDRAM_CONFIG_EXT_REG_PHY_NUM_OF_SAMPLES_SHIFT * 14
CTRL_WKUP_SDRAM_CONFIG_EXT_REG_PHY_NUM_OF_SAMPLES_MASK  * 3:SHL:CTRL_WKUP_SDRAM_CONFIG_EXT_REG_PHY_NUM_OF_SAMPLES_SHIFT
CTRL_WKUP_SDRAM_CONFIG_EXT_REG_PHY_NUM_OF_SAMPLES_4     * 0:SHL:14
CTRL_WKUP_SDRAM_CONFIG_EXT_REG_PHY_NUM_OF_SAMPLES_8     * 1:SHL:14
CTRL_WKUP_SDRAM_CONFIG_EXT_REG_PHY_NUM_OF_SAMPLES_16    * 2:SHL:14
CTRL_WKUP_SDRAM_CONFIG_EXT_REG_PHY_NUM_OF_SAMPLES_128   * 3:SHL:14
CTRL_WKUP_SDRAM_CONFIG_EXT_REG_PHY_SEL_LOGIC_ALGORITHM1 * 0:SHL:13
CTRL_WKUP_SDRAM_CONFIG_EXT_REG_PHY_SEL_LOGIC_ALGORITHM2 * 1:SHL:13
CTRL_WKUP_SDRAM_CONFIG_EXT_REG_PHY_ALL_DQ_MPR_RD_RESP   * 1:SHL:12
CTRL_WKUP_SDRAM_CONFIG_EXT_REG_PHY_OUTPUT_STATUS_SELECT_RDLVL_START_LO * 0:SHL:9
CTRL_WKUP_SDRAM_CONFIG_EXT_REG_PHY_OUTPUT_STATUS_SELECT_RDLVL_START_HI * 1:SHL:9
CTRL_WKUP_SDRAM_CONFIG_EXT_REG_PHY_OUTPUT_STATUS_SELECT_RDLVL_END_LO   * 2:SHL:9
CTRL_WKUP_SDRAM_CONFIG_EXT_REG_PHY_OUTPUT_STATUS_SELECT_RDLVL_END_HI   * 3:SHL:9
CTRL_WKUP_SDRAM_CONFIG_EXT_SDRAM_DISABLE_RESET          * 1:SHL:7
CTRL_WKUP_SDRAM_CONFIG_EXT_PHY_RD_LOCAL_ODT_DISABLE     * 0:SHL:5 
CTRL_WKUP_SDRAM_CONFIG_EXT_PHY_RD_LOCAL_ODT_60R         * 1:SHL:5
CTRL_WKUP_SDRAM_CONFIG_EXT_PHY_RD_LOCAL_ODT_80R         * 2:SHL:5
CTRL_WKUP_SDRAM_CONFIG_EXT_PHY_RD_LOCAL_ODT_120R        * 3:SHL:5
CTRL_WKUP_SDRAM_CONFIG_EXT_DFI_CLOCK_PHASE_CTRL         * 1:SHL:3
CTRL_WKUP_SDRAM_CONFIG_EXT_EN_SLICE_2                   * 1:SHL:2
CTRL_WKUP_SDRAM_CONFIG_EXT_EN_SLICE_1                   * 1:SHL:1
CTRL_WKUP_SDRAM_CONFIG_EXT_EN_SLICE_0                   * 1:SHL:0
CTRL_WKUP_EMIF1_SDRAM_CONFIG_EXT_1                      # 4
CTRL_WKUP_EMIF2_SDRAM_CONFIG_EXT_2                      # 4
CTRL_WKUP_LDOVBB_GPU_VOLTAGE_CTRL                       # 4
CTRL_WKUP_LDOVBB_GPU_VOLTAGE_CTRL_LDOVBBGPU_FBB_MUX_CTRL       * 1:SHL:10
CTRL_WKUP_LDOVBB_GPU_VOLTAGE_CTRL_LDOVBBGPU_FBB_VSET_IN_SHIFT  * 5
CTRL_WKUP_LDOVBB_GPU_VOLTAGE_CTRL_LDOVBBGPU_FBB_VSET_IN_MASK   * &1F:SHL:CTRL_WKUP_LDOVBB_GPU_VOLTAGE_CTRL_LDOVBBGPU_FBB_VSET_IN_SHIFT
CTRL_WKUP_LDOVBB_GPU_VOLTAGE_CTRL_LDOVBBGPU_FBB_VSET_OUT_SHIFT * 0
CTRL_WKUP_LDOVBB_GPU_VOLTAGE_CTRL_LDOVBBGPU_FBB_VSET_OUT_MASK  * &1F:SHL:CTRL_WKUP_LDOVBB_GPU_VOLTAGE_CTRL_LDOVBBGPU_FBB_VSET_OUT_SHIFT
CTRL_WKUP_LDOVBB_MPU_VOLTAGE_CTRL                       # 4
CTRL_WKUP_LDOVBB_MPU_VOLTAGE_CTRL_LDOVBBMPU_FBB_MUX_CTRL       * 1:SHL:10
CTRL_WKUP_LDOVBB_MPU_VOLTAGE_CTRL_LDOVBBMPU_FBB_VSET_IN_SHIFT  * 5
CTRL_WKUP_LDOVBB_MPU_VOLTAGE_CTRL_LDOVBBMPU_FBB_VSET_IN_MASK   * &1F:SHL:CTRL_WKUP_LDOVBB_MPU_VOLTAGE_CTRL_LDOVBBMPU_FBB_VSET_IN_SHIFT
CTRL_WKUP_LDOVBB_MPU_VOLTAGE_CTRL_LDOVBBMPU_FBB_VSET_OUT_SHIFT * 0
CTRL_WKUP_LDOVBB_MPU_VOLTAGE_CTRL_LDOVBBMPU_FBB_VSET_OUT_MASK  * &1F:SHL:CTRL_WKUP_LDOVBB_MPU_VOLTAGE_CTRL_LDOVBBMPU_FBB_VSET_OUT_SHIFT
CTRL_WKUP_LDOSRAM_GPU_VOLTAGE_CTRL                      # 4
CTRL_WKUP_LDOSRAM_MPU_VOLTAGE_CTRL                      # 4
CTRL_WKUP_LDOSRAM_CORE_VOLTAGE_CTRL                     # 4
CTRL_WKUP_LDOSRAM_MPU_2_VOLTAGE_CTRL                    # 4
                                                        # 37*4
CTRL_WKUP_STD_FUSE_DIE_ID_0                             # 4
CTRL_WKUP_ID_CODE                                       # 4
CTRL_WKUP_STD_FUSE_DIE_ID_1                             # 4
CTRL_WKUP_STD_FUSE_DIE_ID_2                             # 4
CTRL_WKUP_STD_FUSE_DIE_ID_3                             # 4
CTRL_WKUP_STD_FUSE_PROD_ID_0                            # 4
                                                        # 229*4
CTRL_WKUP_CONTROL_XTAL_OSCILLATOR                       # 4
                                                        # 4
                                                        # 4
                                                        # 4
                                                        # 4
                                                        # 4
                                                        # 4
CTRL_WKUP_EFUSE_1                                       # 4
CTRL_WKUP_EFUSE_2                                       # 4
CTRL_WKUP_EFUSE_3                                       # 4
CTRL_WKUP_EFUSE_4                                       # 4
                                                        # 8*4
CTRL_WKUP_EFUSE_13                                      # 4
        ASSERT @=&5FC

;
; On chip memory
;
OCMCRAM1_PhysBase           * &40300000
OCMCRAM1_PhysSize           * &80000
OCMCRAM2_PhysBase           * &40400000
OCMCRAM2_PhysSize           * &200000

;
; Windows into the DRAM
;
Q2DRAM_PhysBase             * &80000000
Q3DRAM_PhysBase             * &C0000000
DRAM_PhysBase               * Q2DRAM_PhysBase
DRAM_PhysSize               * &80000000

;
; MPU PRCM device
;
MPUPRCMDevice_PhysBase      * &48243200
MPUPRCMDevice_PhysSize      * &20

                                             ^ 0
MPU_PRCM_RSTST                               # 4
MPU_PRCM_RSTST_GLOBAL_COLD_RST               * 1:SHL:0
MPU_PRCM_RSTST_GLOBAL_WARM_RST               * 1:SHL:1
MPU_PRCM_PSCCON_COUNT                        # 4
                                             # 2*4
MPU_PRCM_FRAC_INCREMENTER_NUMERATOR          # 4
MPU_PRCM_FRAC_INCREMENTER_DENUMERATOR_RELOAD # 4
        ASSERT @=&18

;
; MPU memory adapter
;
MPUMemAdapter_PhysBase      * &482AF000
MPUMemAdapter_PhysSize      * &80

                  ^ 0
                  # 7*4
MPU_MA_LISA_LOCK  # 4
                  # 8*4
MPU_MA_LISA_MAP_0 # 4
MPU_MA_LISA_MAP_1 # 4
MPU_MA_LISA_MAP_2 # 4
MPU_MA_LISA_MAP_3 # 4
        ASSERT @=&50

;
; Dynamic memory manager
;
DynMemMgr_PhysBase          * &4E000000

                                ^ 0
DMM_REVISION                    # 4    
DMM_HWINFO                      # 4
DMM_LISA_HWINFO                 # 4    
                                # 4
DMM_SYSCONFIG                   # 4    
                                # 2*4
DMM_LISA_LOCK                   # 4
DMM_LISA_LOCK_LOCK              * 1:SHL:0    
DMM_EMERGENCY                   # 4
DMM_EMERGENCY_WEIGHT_SHIFT      * 16
DMM_EMERGENCY_WEIGHT_MASK       * &1F:SHL:DMM_EMERGENCY_WEIGHT_SHIFT
DMM_EMERGENCY_WEIGHT_NOMINAL    * 8:SHL:DMM_EMERGENCY_WEIGHT_SHIFT
DMM_EMERGENCY_ENABLE            * 1:SHL:0
                                # 7*4
DMM_LISA_MAP_0                  # 4
DMM_LISA_MAP_1                  # 4    
DMM_LISA_MAP_2                  # 4    
DMM_LISA_MAP_3                  # 4
DMM_LISA_MAP_SYS_ADDR_SHIFT     * 24
DMM_LISA_MAP_SYS_ADDR_MASK      * &FF:SHL:DMM_LISA_MAP_SYS_ADDR_SHIFT
DMM_LISA_MAP_SYS_SIZE_16MB      * 0:SHL:20
DMM_LISA_MAP_SYS_SIZE_32MB      * 1:SHL:20
DMM_LISA_MAP_SYS_SIZE_64MB      * 2:SHL:20
DMM_LISA_MAP_SYS_SIZE_128MB     * 3:SHL:20
DMM_LISA_MAP_SYS_SIZE_256MB     * 4:SHL:20
DMM_LISA_MAP_SYS_SIZE_512MB     * 5:SHL:20
DMM_LISA_MAP_SYS_SIZE_1024MB    * 6:SHL:20
DMM_LISA_MAP_SYS_SIZE_2048MB    * 7:SHL:20
DMM_LISA_MAP_SYS_SIZE_SHIFT     * 20
DMM_LISA_MAP_SYS_SIZE_MASK      * 7:SHL:DMM_LISA_MAP_SYS_SIZE_SHIFT
DMM_LISA_MAP_INTERLEAVE_OFF     * 0:SHL:18
DMM_LISA_MAP_INTERLEAVE_128     * 1:SHL:18
DMM_LISA_MAP_INTERLEAVE_256     * 2:SHL:18
DMM_LISA_MAP_INTERLEAVE_512     * 3:SHL:18
DMM_LISA_MAP_SDRC_ADDRSPC_SHIFT * 16
DMM_LISA_MAP_SDRC_ADDRSPC_MASK  * 3:SHL:DMM_LISA_MAP_SDRC_ADDRSPC_SHIFT
DMM_LIST_MAP_SDRC_MAP_UNMAPPED  * 0:SHL:8
DMM_LIST_MAP_SDRC_MAP_EMIF1     * 1:SHL:8
DMM_LIST_MAP_SDRC_MAP_EMIF2     * 2:SHL:8
DMM_LIST_MAP_SDRC_MAP_EMIF1_2   * 3:SHL:8
DMM_LISA_MAP_SDRC_ADDR_SHIFT    * 0
DMM_LISA_MAP_SDRC_ADDR_MASK     * &FF:SHL:DMM_LISA_MAP_SDRC_ADDR_SHIFT
                                # 110*4
DMM_TILER_HWINFO                # 4    
                                # 5*4
DMM_TILER_OR0                   # 4    
DMM_TILER_OR1                   # 4    
                                # 120*4
DMM_PAT_HWINFO                  # 4    
DMM_PAT_GEOMETRY                # 4    
DMM_PAT_CONFIG                  # 4    
                                # 3*4
DMM_PAT_VIEW0                   # 4    
DMM_PAT_VIEW1                   # 4    
                                # 6*4
DMM_PAT_VIEW_MAP_0              # 4    
DMM_PAT_VIEW_MAP_1              # 4    
DMM_PAT_VIEW_MAP_2              # 4    
DMM_PAT_VIEW_MAP_3              # 4    
                                # 4*4
DMM_PAT_VIEW_MAP_BASE           # 4    
                                # 5*4
DMM_PAT_IRQ_EOI                 # 4    
                                # 4
DMM_PAT_IRQSTATUS_RAW           # 4    
                                # 3*4
DMM_PAT_IRQSTATUS               # 4    
                                # 3*4
DMM_PAT_IRQENABLE_SET           # 4    
                                # 3*4
DMM_PAT_IRQENABLE_CLR           # 4    
                                # 3*4
DMM_PAT_STATUS_0                # 4    
DMM_PAT_STATUS_1                # 4    
DMM_PAT_STATUS_2                # 4    
DMM_PAT_STATUS_3                # 4    
                                # 12*4
DMM_PAT_DESCR_0                 # 4    
DMM_PAT_AREA_0                  # 4    
DMM_PAT_CTRL_0                  # 4    
DMM_PAT_DATA_0                  # 4    
DMM_PAT_DESCR_1                 # 4    
DMM_PAT_AREA_1                  # 4    
DMM_PAT_CTRL_1                  # 4    
DMM_PAT_DATA_1                  # 4    
DMM_PAT_DESCR_2                 # 4    
DMM_PAT_AREA_2                  # 4    
DMM_PAT_CTRL_2                  # 4    
DMM_PAT_DATA_2                  # 4    
DMM_PAT_DESCR_3                 # 4    
DMM_PAT_AREA_3                  # 4    
DMM_PAT_CTRL_3                  # 4    
DMM_PAT_DATA_3                  # 4    
                                # 50*4
DMM_PEG_HWINFO                  # 4    
                                # 5*4
DMM_PEG_PRIO_0                  # 4    
DMM_PEG_PRIO_1                  # 4    
DMM_PEG_PRIO_2                  # 4    
DMM_PEG_PRIO_3                  # 4    
DMM_PEG_PRIO_4                  # 4    
DMM_PEG_PRIO_5                  # 4    
DMM_PEG_PRIO_6                  # 4    
DMM_PEG_PRIO_7                  # 4    
DMM_PEG_PRIO_PAT                # 4    
        ASSERT @=&644

;
; General purpose timers
;
TIMER1_PhysBase             * &4AE18000 
TIMER2_PhysBase             * &48032000 
TIMER3_PhysBase             * &48034000 
TIMER4_PhysBase             * &48036000 
TIMER5_PhysBase             * &48820000 
TIMER6_PhysBase             * &48822000 
TIMER7_PhysBase             * &48824000 
TIMER8_PhysBase             * &48826000
TIMER9_PhysBase             * &4803E000 
TIMER10_PhysBase            * &48086000 
TIMER11_PhysBase            * &48088000 
TIMER12_PhysBase            * &4AE20000 
TIMER13_PhysBase            * &48828000 
TIMER14_PhysBase            * &4882A000 
TIMER15_PhysBase            * &4882C000 
TIMER16_PhysBase            * &4882E000
TIMER_PhysSize              * &100
        
                                       ^ 0
TIMER_TIDR                             # 4
                                       # 3*4
TIMER_TIOCP_CFG                        # 4
TIMER_TIOCP_CFG_IDLEMODE_SMART_IDLE_WU * 3:SHL:2
TIMER_TIOCP_CFG_IDLEMODE_SMART_IDLE    * 2:SHL:2
TIMER_TIOCP_CFG_IDLEMODE_NOIDLE        * 1:SHL:2
TIMER_TIOCP_CFG_IDLEMODE_FORCE_IDLE    * 0:SHL:2
TIMER_TIOCP_CFG_EMUFREE                * 1:SHL:1
TIMER_TIOCP_CFG_SOFTRESET              * 1:SHL:0
                                       # 3*4
TIMER_IRQ_EOI                          # 4
TIMER_IRQ_EOI_LINE_NUMBER              * 1:SHL:0
TIMER_IRQSTATUS_RAW                    # 4
TIMER_IRQSTATUS                        # 4
TIMER_IRQENABLE_SET                    # 4
TIMER_IRQENABLE_CLR                    # 4
TIMER_IRQWAKEEN                        # 4
TIMER_IRQ_TCAR_IT_FLAG                 * 1:SHL:2
TIMER_IRQ_OVF_IT_FLAG                  * 1:SHL:1
TIMER_IRQ_MAT_IT_FLAG                  * 1:SHL:0
TIMER_TCLR                             # 4
TIMER_TCLR_GPO_CFG                     * 1:SHL:14
TIMER_TCLR_CAPT_MODE_SINGLE            * 0:SHL:13
TIMER_TCLR_CAPT_MODE_DOUBLE            * 1:SHL:13
TIMER_TCLR_PT_PULSE                    * 0:SHL:12
TIMER_TCLR_PT_TOGGLE                   * 1:SHL:13
TIMER_TCLR_TRG_NONE                    * 0:SHL:10
TIMER_TCLR_TRG_OVF                     * 1:SHL:10
TIMER_TCLR_TRG_OVF_MAT                 * 2:SHL:10
TIMER_TCLR_TCM_NONE                    * 0:SHL:8
TIMER_TCLR_TCM_RISING                  * 1:SHL:8
TIMER_TCLR_TCM_FALLING                 * 2:SHL:8
TIMER_TCLR_TCM_BOTH                    * 3:SHL:8
TIMER_TCLR_SCPWM                       * 1:SHL:7
TIMER_TCLR_CE                          * 1:SHL:6
TIMER_TCLR_PRE                         * 1:SHL:5
TIMER_TCLR_PTV_SHIFT                   * 2
TIMER_TCLR_PTV_MASK                    * 7:SHL:TIMER_TCLR_PTV_SHIFT
TIMER_TCLR_AR                          * 1:SHL:1
TIMER_TCLR_ST                          * 1:SHL:0
TIMER_TCRR                             # 4
TIMER_TLDR                             # 4
TIMER_TTGR                             # 4
TIMER_TWPS                             # 4
TIMER_TWPS_W_PEND_TOWR                 * 1:SHL:9
TIMER_TWPS_W_PEND_TOCR                 * 1:SHL:8
TIMER_TWPS_W_PEND_TCVR                 * 1:SHL:7
TIMER_TWPS_W_PEND_TNIR                 * 1:SHL:6
TIMER_TWPS_W_PEND_TPIR                 * 1:SHL:5
TIMER_TWPS_W_PEND_TMAR                 * 1:SHL:4
TIMER_TWPS_W_PEND_TTGR                 * 1:SHL:3
TIMER_TWPS_W_PEND_TLDR                 * 1:SHL:2
TIMER_TWPS_W_PEND_TCRR                 * 1:SHL:1
TIMER_TWPS_W_PEND_TCLR                 * 1:SHL:0
TIMER_TMAR                             # 4
TIMER_TCAR1                            # 4
TIMER_TSICR                            # 4
TIMER_TSICR_READ_MODE                  * 1:SHL:3
TIMER_TSICR_POSTED                     * 1:SHL:2
TIMER_TSICR_SFT                        * 1:SHL:1
TIMER_TCAR2                            # 4 
TIMER_TPIR                             # 4 ; Optional
TIMER_TNIR                             # 4 ; Optional
TIMER_TCVR                             # 4 ; Optional
TIMER_TOCR                             # 4 ; Optional
TIMER_TOWR                             # 4 ; Optional
        ASSERT @=&70

;
; UART
;
UART1_PhysBase              * &4806A000
UART2_PhysBase              * &4806C000
UART3_PhysBase              * &48020000
UART4_PhysBase              * &4806E000
UART5_PhysBase              * &48066000
UART6_PhysBase              * &48068000
UART7_PhysBase              * &48420000
UART8_PhysBase              * &48422000
UART9_PhysBase              * &48424000
UART10_PhysBase             * &4AE2B000
UART_PhysSize               * &100
        
                                 ^ 0
UART_THR                         # 0
UART_DLL                         # 0
UART_RHR                         # 4
UART_IER_CIR                     # 0
UART_IER                         # 0
UART_DLH                         # 0
UART_IER_IRDA                    # 4
UART_IIR_CIR                     # 0
UART_FCR                         # 0
UART_FCR_FIFO_EN                 * 1:SHL:0
UART_FCR_RX_FIFO_CLEAR           * 1:SHL:1
UART_FCR_TX_FIFO_CLEAR           * 1:SHL:2
UART_FCR_DMA_MODE                * 1:SHL:3
UART_FCR_TX_FIFO_TRIG_SHIFT      * 4
UART_FCR_TX_FIFO_TRIG_MASK       * 3:SHL:UART_FCR_TX_FIFO_TRIG_SHIFT
UART_FCR_TX_FIFO_TRIG_OPTS       * &3C381008
UART_FCR_RX_FIFO_TRIG_SHIFT      * 6
UART_FCR_RX_FIFO_TRIG_MASK       * 3:SHL:UART_FCR_RX_FIFO_TRIG_SHIFT
UART_FCR_RX_FIFO_TRIG_OPTS       * &3C381008
UART_IIR                         # 0
UART_IIR_IT_PENDING              * 1:SHL:0
UART_IIR_IT_TYPE_BITS            * 5
UART_IIR_IT_TYPE_SHIFT           * 1
UART_IIR_IT_TYPE_MASK            * &1F:SHL:UART_IIR_IT_TYPE_SHIFT
UART_IIR_FCR_MIRROR_SHIFT        * 6
UART_IIR_FCR_MIRROR_MASK         * 3:SHL:UART_IIR_FCR_MIRROR_SHIFT
UART_EFR                         # 0
UART_IIR_IRDA                    # 4
UART_LCR                         # 4
UART_LCR_DIV_EN                  * 1:SHL:7
UART_LCR_BREAK_EN                * 1:SHL:6
UART_LCR_PARITY_SHIFT            * 3
UART_LCR_PARITY_MASK             * 2_111:SHL:UART_LCR_PARITY_SHIFT
UART_LCR_PARITY_ODD              * 2_001:SHL:UART_LCR_PARITY_SHIFT
UART_LCR_PARITY_EVEN             * 2_011:SHL:UART_LCR_PARITY_SHIFT
UART_LCR_PARITY_FORCE1           * 2_101:SHL:UART_LCR_PARITY_SHIFT
UART_LCR_PARITY_FORCE0           * 2_111:SHL:UART_LCR_PARITY_SHIFT
UART_LCR_PARITY_NONE             * 2_000:SHL:3
UART_LCR_NB_STOP2_OR_1P5         * 1:SHL:2
UART_LCR_NB_STOP1                * 0:SHL:2
UART_LCR_CHAR_LENGTH_SHIFT       * 0
UART_LCR_CHAR_LENGTH_MASK        * 3:SHL:UART_LCR_CHAR_LENGTH_SHIFT
UART_LCR_CHAR_LENGTH8            * 3:SHL:UART_LCR_CHAR_LENGTH_SHIFT
UART_LCR_CHAR_LENGTH7            * 2:SHL:UART_LCR_CHAR_LENGTH_SHIFT
UART_LCR_CHAR_LENGTH6            * 1:SHL:UART_LCR_CHAR_LENGTH_SHIFT
UART_LCR_CHAR_LENGTH5            * 0:SHL:UART_LCR_CHAR_LENGTH_SHIFT
UART_XON1_ADDR1                  # 0
UART_MCR                         # 4
UART_MCR_DTR                     * 1:SHL:0
UART_MCR_RTS                     * 1:SHL:1
UART_MCR_RI_STS_CH               * 1:SHL:2
UART_MCR_CD_STS_CH               * 1:SHL:3
UART_MCR_LOOPBACK_EN             * 1:SHL:4
UART_MCR_XON_EN                  * 1:SHL:5
UART_MCR_TCR_TLR                 * 1:SHL:6
UART_LSR                         # 0
UART_LSR_RX_FIFO_STS             * 1:SHL:7
UART_LSR_TX_SR_E                 * 1:SHL:6
UART_LSR_TX_FIFO_E               * 1:SHL:5
UART_LSR_RX_BI                   * 1:SHL:4
UART_LSR_RX_FE                   * 1:SHL:3
UART_LSR_PX_PE                   * 1:SHL:2 
UART_LSR_RX_OE                   * 1:SHL:1
UART_LSR_RX_FIFO_E               * 1:SHL:0
UART_XON2_ADDR2                  # 0
UART_LSR_CIR                     # 0
UART_LSR_IRDA                    # 4
UART_XOFF1                       # 0
UART_MSR                         # 0
UART_CTS_STS_CH                  * 1:SHL:0
UART_DSR_STS_CH                  * 1:SHL:1
UART_RI_STS_CH                   * 1:SHL:2
UART_DCD_STS_CH                  * 1:SHL:3
UART_NCTS_STS                    * 1:SHL:4
UART_NDSR_STS                    * 1:SHL:5
UART_NRI_STS                     * 1:SHL:6
UART_NDCD_STS                    * 1:SHL:7
UART_TCR                         # 4
UART_XOFF2                       # 0
UART_TLR                         # 0
UART_SPR                         # 4
UART_MDR1                        # 4
UART_MDR1_FRAME_END_MODE         * 1:SHL:7
UART_MDR1_SIP_MODE               * 1:SHL:6
UART_MDR1_SCT                    * 1:SHL:5
UART_MDR1_SET_TXIR               * 1:SHL:4
UART_MDR1_IR_SLEEP               * 1:SHL:3
UART_MDR1_MODE_SELECT_DISABLE    * 7:SHL:0
UART_MDR1_MODE_SELECT_CIR        * 6:SHL:0
UART_MDR1_MODE_SELECT_FIR        * 5:SHL:0
UART_MDR1_MODE_SELECT_MIR        * 4:SHL:0
UART_MDR1_MODE_SELECT_UART13     * 3:SHL:0
UART_MDR1_MODE_SELECT_UART16AUTO * 2:SHL:0
UART_MDR1_MODE_SELECT_SIRMODE    * 1:SHL:0
UART_MDR1_MODE_SELECT_UART16     * 0:SHL:0
UART_MDR2                        # 4
UART_MDR2_SET_TXIR_ALT           * 1:SHL:7
UART_MDR2_IRRXINVERT             * 1:SHL:6
UART_MDR2_CIR_PULSE_MODE_3       * 0:SHL:4
UART_MDR2_CIR_PULSE_MODE_4       * 1:SHL:4
UART_MDR2_CIR_PULSE_MODE_5       * 2:SHL:4
UART_MDR2_CIR_PULSE_MODE_6       * 3:SHL:4
UART_MDR2_UART_PULSE             * 1:SHL:3
UART_MDR2_STS_FIFO_TRIG_8        * 3:SHL:1
UART_MDR2_STS_FIFO_TRIG_7        * 2:SHL:1
UART_MDR2_STS_FIFO_TRIG_4        * 1:SHL:1
UART_MDR2_STS_FIFO_TRIG_1        * 0:SHL:1
UART_MDR2_IRTX_UNDERRUN          * 1:SHL:0
UART_SFLSR                       # 0
UART_TXFLL                       # 4
UART_RESUME                      # 0
UART_TXFLH                       # 4
UART_SFREGL                      # 0
UART_RXFLL                       # 4
UART_RXFLH                       # 0
UART_SFREGH                      # 4
UART_BLR                         # 0
UART_UASR                        # 4
UART_ACREG                       # 4
UART_SCR                         # 4
UART_SSR                         # 4
UART_EBLR                        # 8
UART_MVR                         # 4
UART_SYSC                        # 4
UART_SYSC_IDLEMODE_SMART_IDLE_WU * 3:SHL:3
UART_SYSC_IDLEMODE_SMART_IDLE    * 2:SHL:3
UART_SYSC_IDLEMODE_NOIDLE        * 1:SHL:3
UART_SYSC_IDLEMODE_FORCE_IDLE    * 0:SHL:3
UART_SYSC_ENAWAKEUP              * 1:SHL:2
UART_SYSC_SOFTRESET              * 1:SHL:1
UART_SYSC_AUTOIDLE               * 1:SHL:0
UART_SYSS                        # 4
UART_SYSS_RESETDONE              * 1:SHL:0
UART_WER                         # 4
UART_CFPS                        # 4
UART_RXFIFO_LVL                  # 4
UART_TXFIFO_LVL                  # 4
UART_IER2                        # 4
UART_ISR2                        # 4
UART_FREQ_SEL                    # 4
                                 # 4
                                 # 4
UART_MDR3                        # 4
UART_MDR3_SET_DMA_TX_THRESHOLD   * 1:SHL:2
UART_MDR3_NONDEFAULT_IRQ         * 1:SHL:1
UART_MDR3_DISABLE_CIR_RX_DEMOD   * 1:SHL:0
UART_TX_DMA_THRESHOLD            # 4
        ASSERT @=&88

;
; External memory interface
;
EMIF1_PhysBase              * &4C000000
EMIF2_PhysBase              * &4D000000

                                                 ^ 0
EMIF_REVISION                                    # 4    
EMIF_STATUS                                      # 4    
EMIF_SDRAM_CONFIG                                # 4
EMIF_SDRAM_CONFIG_SDRAM_TYPE_DDR3                * 3:SHL:29
EMIF_SDRAM_CONFIG_IBANK_POS_SHIFT                * 27
EMIF_SDRAM_CONFIG_IBANK_POS_MASK                 * 3:SHL:EMIF_SDRAM_CONFIG_IBANK_POS_SHIFT
EMIF_SDRAM_CONFIG_DDR_TERM_RZQ_BY4               * 1:SHL:24
EMIF_SDRAM_CONFIG_DDR_TERM_RZQ_BY2               * 2:SHL:24
EMIF_SDRAM_CONFIG_DDR_TERM_RZQ_BY6               * 3:SHL:24
EMIF_SDRAM_CONFIG_DDR_TERM_RZQ_BY12              * 4:SHL:24
EMIF_SDRAM_CONFIG_DDR_TERM_RZQ_BY8               * 5:SHL:24
EMIF_SDRAM_CONFIG_DDR2_DDQS                      * 1:SHL:23
EMIF_SDRAM_CONFIG_DYN_ODT_SHIFT                  * 21
EMIF_SDRAM_CONFIG_DYN_ODT_MASK                   * 3:SHL:EMIF_SDRAM_CONFIG_DYN_ODT_SHIFT
EMIF_SDRAM_CONFIG_DDR_DISABLE_DLL                * 1:SHL:20
EMIF_SDRAM_CONFIG_SDRAM_DRIVE_RZQ_BY6            * 0:SHL:18
EMIF_SDRAM_CONFIG_SDRAM_DRIVE_RZQ_BY7            * 1:SHL:18
EMIF_SDRAM_CONFIG_CWL_5                          * 0:SHL:16
EMIF_SDRAM_CONFIG_CWL_6                          * 1:SHL:16
EMIF_SDRAM_CONFIG_CWL_7                          * 2:SHL:16
EMIF_SDRAM_CONFIG_CWL_8                          * 3:SHL:16
EMIF_SDRAM_CONFIG_NARROW_MODE_32B                * 0:SHL:14
EMIF_SDRAM_CONFIG_NARROW_MODE_16B                * 1:SHL:14
EMIF_SDRAM_CONFIG_CL_5                           * 2:SHL:10
EMIF_SDRAM_CONFIG_CL_6                           * 4:SHL:10
EMIF_SDRAM_CONFIG_CL_7                           * 6:SHL:10
EMIF_SDRAM_CONFIG_CL_8                           * 8:SHL:10
EMIF_SDRAM_CONFIG_CL_9                           * 10:SHL:10
EMIF_SDRAM_CONFIG_CL_10                          * 12:SHL:10
EMIF_SDRAM_CONFIG_CL_11                          * 14:SHL:10
EMIF_SDRAM_CONFIG_ROWSIZE_9                      * 0:SHL:7
EMIF_SDRAM_CONFIG_ROWSIZE_10                     * 1:SHL:7
EMIF_SDRAM_CONFIG_ROWSIZE_11                     * 2:SHL:7
EMIF_SDRAM_CONFIG_ROWSIZE_12                     * 3:SHL:7
EMIF_SDRAM_CONFIG_ROWSIZE_13                     * 4:SHL:7
EMIF_SDRAM_CONFIG_ROWSIZE_14                     * 5:SHL:7
EMIF_SDRAM_CONFIG_ROWSIZE_15                     * 6:SHL:7
EMIF_SDRAM_CONFIG_ROWSIZE_16                     * 7:SHL:7
EMIF_SDRAM_CONFIG_IBANK_1                        * 0:SHL:4
EMIF_SDRAM_CONFIG_IBANK_2                        * 1:SHL:4
EMIF_SDRAM_CONFIG_IBANK_4                        * 2:SHL:4
EMIF_SDRAM_CONFIG_IBANK_8                        * 3:SHL:4
EMIF_SDRAM_CONFIG_COLSIZE_8                      * 0:SHL:0
EMIF_SDRAM_CONFIG_COLSIZE_9                      * 1:SHL:0
EMIF_SDRAM_CONFIG_COLSIZE_10                     * 2:SHL:0
EMIF_SDRAM_CONFIG_COLSIZE_11                     * 3:SHL:0
EMIF_SDRAM_CONFIG_2                              # 4    
EMIF_SDRAM_CONFIG_2_EBANK_POS                    * 1:SHL:27         
EMIF_SDRAM_REFRESH_CONTROL                       # 4    
EMIF_SDRAM_REFRESH_CONTROL_SHADOW                # 4
EMIF_SDRAM_REFRESH_INITREF_DIS                   * 1:SHL:31
EMIF_SDRAM_REFRESH_SRT                           * 1:SHL:29
EMIF_SDRAM_REFRESH_ASR                           * 1:SHL:28
EMIF_SDRAM_REFRESH_PASR_100PCT                   * 0:SHL:24
EMIF_SDRAM_REFRESH_PASR_50PCT                    * 1:SHL:24
EMIF_SDRAM_REFRESH_PASR_25PCT                    * 2:SHL:24
EMIF_SDRAM_REFRESH_PASR_12P5PCT                  * 3:SHL:24
EMIF_SDRAM_REFRESH_PASR_75PCT                    * 4:SHL:24
EMIF_SDRAM_REFRESH_REFRESH_RATE_SHIFT            * 0
EMIF_SDRAM_REFRESH_REFRESH_RATE_MASK             * &FFFF:SHL:EMIF_SDRAM_REFRESH_REFRESH_RATE_SHIFT
EMIF_SDRAM_TIMING_1                              # 4
EMIF_SDRAM_TIMING_1_SHADOW                       # 4
EMIF_SDRAM_TIMING_1_T_RTW_SHIFT                  * 29
EMIF_SDRAM_TIMING_1_T_RTW_MASK                   * 7:SHL:EMIF_SDRAM_TIMING_1_T_RTW_SHIFT
EMIF_SDRAM_TIMING_1_T_RP_SHIFT                   * 25
EMIF_SDRAM_TIMING_1_T_RP_MASK                    * 15:SHL:EMIF_SDRAM_TIMING_1_T_RP_SHIFT
EMIF_SDRAM_TIMING_1_T_RCD_SHIFT                  * 21
EMIF_SDRAM_TIMING_1_T_RCD_MASK                   * 15:SHL:EMIF_SDRAM_TIMING_1_T_RCD_SHIFT
EMIF_SDRAM_TIMING_1_T_WR_SHIFT                   * 17
EMIF_SDRAM_TIMING_1_T_WR_MASK                    * 15:SHL:EMIF_SDRAM_TIMING_1_T_WR_SHIFT
EMIF_SDRAM_TIMING_1_T_RAS_SHIFT                  * 12
EMIF_SDRAM_TIMING_1_T_RAS_MASK                   * 31:SHL:EMIF_SDRAM_TIMING_1_T_RAS_SHIFT
EMIF_SDRAM_TIMING_1_T_RC_SHIFT                   * 6
EMIF_SDRAM_TIMING_1_T_RC_MASK                    * 63:SHL:EMIF_SDRAM_TIMING_1_T_RC_SHIFT
EMIF_SDRAM_TIMING_1_T_RRD_SHIFT                  * 3
EMIF_SDRAM_TIMING_1_T_RRD_MASK                   * 7:SHL:EMIF_SDRAM_TIMING_1_T_RRD_SHIFT
EMIF_SDRAM_TIMING_1_T_WTR_SHIFT                  * 0
EMIF_SDRAM_TIMING_1_T_WTR_MASK                   * 7:SHL:EMIF_SDRAM_TIMING_1_T_WTR_SHIFT
EMIF_SDRAM_TIMING_2                              # 4
EMIF_SDRAM_TIMING_2_SHADOW                       # 4
EMIF_SDRAM_TIMING_2_T_XP_SHIFT                   * 28
EMIF_SDRAM_TIMING_2_T_XP_MASK                    * 7:SHL:EMIF_SDRAM_TIMING_2_T_XP_SHIFT
EMIF_SDRAM_TIMING_2_T_ODT_SHIFT                  * 25
EMIF_SDRAM_TIMING_2_T_ODT_MASK                   * 7:SHL:EMIF_SDRAM_TIMING_2_T_ODT_SHIFT
EMIF_SDRAM_TIMING_2_T_XSNR_SHIFT                 * 16
EMIF_SDRAM_TIMING_2_T_XSNR_MASK                  * &1FF:SHL:EMIF_SDRAM_TIMING_2_T_XSNR_SHIFT
EMIF_SDRAM_TIMING_2_T_XSRD_SHIFT                 * 6
EMIF_SDRAM_TIMING_2_T_XSRD_MASK                  * &3FF:SHL:EMIF_SDRAM_TIMING_2_T_XSRD_SHIFT
EMIF_SDRAM_TIMING_2_T_RTP_SHIFT                  * 3
EMIF_SDRAM_TIMING_2_T_RTP_MASK                   * 7:SHL:EMIF_SDRAM_TIMING_2_T_RTP_SHIFT
EMIF_SDRAM_TIMING_2_T_CKE_SHIFT                  * 0
EMIF_SDRAM_TIMING_2_T_CKE_MASK                   * 7:SHL:EMIF_SDRAM_TIMING_2_T_CKE_SHIFT
EMIF_SDRAM_TIMING_3                              # 4
EMIF_SDRAM_TIMING_3_SHADOW                       # 4
EMIF_SDRAM_TIMING_3_T_PDLL_UL_SHIFT              * 28
EMIF_SDRAM_TIMING_3_T_PDLL_UL_MASK               * 15:SHL:EMIF_SDRAM_TIMING_3_T_PDLL_UL_SHIFT
EMIF_SDRAM_TIMING_3_T_CKESR_SHIFT                * 21
EMIF_SDRAM_TIMING_3_T_CKESR_MASK                 * 7:SHL:EMIF_SDRAM_TIMING_3_T_CKESR_SHIFT
EMIF_SDRAM_TIMING_3_ZQ_ZQCS_SHIFT                * 15
EMIF_SDRAM_TIMING_3_ZQ_ZQCS_MASK                 * 63:SHL:EMIF_SDRAM_TIMING_3_ZQ_ZQCS_SHIFT
EMIF_SDRAM_TIMING_3_T_RFC_SHIFT                  * 4
EMIF_SDRAM_TIMING_3_T_RFC_MASK                   * &1FF:SHL:EMIF_SDRAM_TIMING_3_T_RFC_SHIFT
EMIF_SDRAM_TIMING_3_T_RAS_MAX_SHIFT              * 0
EMIF_SDRAM_TIMING_3_T_RAS_MAX_MASK               * 15:SHL:EMIF_SDRAM_TIMING_3_T_RAS_MAX_SHIFT
                                                 # 2*4
EMIF_POWER_MANAGEMENT_CONTROL                    # 4    
EMIF_POWER_MANAGEMENT_CONTROL_SHADOW             # 4    
                                                 # 5*4
EMIF_OCP_CONFIG                                  # 4    
EMIF_OCP_CONFIG_VALUE_1                          # 4    
EMIF_OCP_CONFIG_VALUE_2                          # 4    
                                                 # 8*4
EMIF_PERFORMANCE_COUNTER_1                       # 4    
EMIF_PERFORMANCE_COUNTER_2                       # 4    
EMIF_PERFORMANCE_COUNTER_CONFIG                  # 4    
EMIF_PERFORMANCE_COUNTER_MASTER_REGION_SELECT    # 4    
EMIF_PERFORMANCE_COUNTER_TIME                    # 4    
EMIF_MISC_REG                                    # 4    
EMIF_DLL_CALIB_CTRL                              # 4    
EMIF_DLL_CALIB_CTRL_SHADOW                       # 4    
EMIF_DLL_CALIB_CTRL_ACK_WAIT_SHIFT               * 16
EMIF_DLL_CALIB_CTRL_ACK_WAIT_MASK                * 15:SHL:EMIF_DLL_CALIB_CTRL_ACK_WAIT_SHIFT
EMIF_DLL_CALIB_CTRL_DLL_CALIB_SHIFT              * 0
EMIF_DLL_CALIB_CTRL_DLL_CALIB_MASK               * &1FF:SHL:EMIF_DLL_CALIB_CTRL_DLL_CALIB_SHIFT
EMIF_DLL_CALIB_CTRL_DLL_CALIB_INTERVAL_OFF       * 0
EMIF_END_OF_INTERRUPT                            # 4
EMIF_SYSTEM_OCP_INTERRUPT_RAW_STATUS             # 4    
                                                 # 4
EMIF_SYSTEM_OCP_INTERRUPT_STATUS                 # 4    
                                                 # 4
EMIF_SYSTEM_OCP_INTERRUPT_ENABLE_SET             # 4    
                                                 # 4
EMIF_SYSTEM_OCP_INTERRUPT_ENABLE_CLEAR           # 4
                                                 # 2*4
EMIF_SDRAM_OUTPUT_IMPEDANCE_CAL_CONFIG           # 4
EMIF_SDRAM_OUTPUT_IMPEDANCE_CAL_CONFIG_ZQ_CS0EN             * 1:SHL:30
EMIF_SDRAM_OUTPUT_IMPEDANCE_CAL_CONFIG_ZQ_SFEXITEN          * 1:SHL:28
EMIF_SDRAM_OUTPUT_IMPEDANCE_CAL_CONFIG_ZQ_ZQCL_MULT_SHIFT   * 16
EMIF_SDRAM_OUTPUT_IMPEDANCE_CAL_CONFIG_ZQ_ZQCL_MULT_MASK    * 3:SHL:EMIF_SDRAM_OUTPUT_IMPEDANCE_CAL_CONFIG_ZQ_ZQCL_MULT_SHIFT
EMIF_SDRAM_OUTPUT_IMPEDANCE_CAL_CONFIG_ZQ_REFINTERVAL_SHIFT * 0
EMIF_SDRAM_OUTPUT_IMPEDANCE_CAL_CONFIG_ZQ_REFINTERVAL_MASK  * &FFFF:SHL:EMIF_SDRAM_OUTPUT_IMPEDANCE_CAL_CONFIG_ZQ_REFINTERVAL_SHIFT
                                                 # 4
EMIF_OCP_ERROR_LOG                               # 4    
EMIF_READ_WRITE_LEVELING_RAMP_WINDOW             # 4
EMIF_READ_WRITE_LEVELING_RAMP_CONTROL            # 4    
EMIF_READ_WRITE_LEVELING_RAMP_CONTROL_RDWRLVL_EN                 * 1:SHL:31
EMIF_READ_WRITE_LEVELING_RAMP_CONTROL_RDWRLVLINC_RMP_PRE_OFF     * 0:SHL:24
EMIF_READ_WRITE_LEVELING_RAMP_CONTROL_RDWRLVLINC_RMP_PRE_SHIFT   * 24
EMIF_READ_WRITE_LEVELING_RAMP_CONTROL_RDWRLVLINC_RMP_PRE_MASK    * &7F:SHL:EMIF_READ_WRITE_LEVELING_RAMP_CONTROL_RDWRLVLINC_RMP_PRE_SHIFT
EMIF_READ_WRITE_LEVELING_RAMP_CONTROL_RDLVLINC_RMP_INT_OFF       * 0:SHL:16
EMIF_READ_WRITE_LEVELING_RAMP_CONTROL_RDLVLINC_RMP_INT_SHIFT     * 16
EMIF_READ_WRITE_LEVELING_RAMP_CONTROL_RDLVLINC_RMP_INT_MASK      * &FF:SHL:EMIF_READ_WRITE_LEVELING_RAMP_CONTROL_RDLVLINC_RMP_INT_SHIFT
EMIF_READ_WRITE_LEVELING_RAMP_CONTROL_RDLVLGATEINC_RMP_INT_OFF   * 0:SHL:8
EMIF_READ_WRITE_LEVELING_RAMP_CONTROL_RDLVLGATEINC_RMP_INT_SHIFT * 8
EMIF_READ_WRITE_LEVELING_RAMP_CONTROL_RDLVLGATEINC_RMP_INT_MASK  * &FF:SHL:EMIF_READ_WRITE_LEVELING_RAMP_CONTROL_RDLVLGATEINC_RMP_INT_SHIFT
EMIF_READ_WRITE_LEVELING_RAMP_CONTROL_WRLVLINC_RMP_INT_OFF       * 0:SHL:0
EMIF_READ_WRITE_LEVELING_RAMP_CONTROL_WRLVLINC_RMP_INT_SHIFT     * 0
EMIF_READ_WRITE_LEVELING_RAMP_CONTROL_WRLVLINC_RMP_INT_MASK      * &FF:SHL:EMIF_READ_WRITE_LEVELING_RAMP_CONTROL_WRLVLINC_RMP_INT_SHIFT
EMIF_READ_WRITE_LEVELING_CONTROL                 # 4    
EMIF_READ_WRITE_LEVELING_CONTROL_RDWRLVLFULL_START               * 1:SHL:31
EMIF_READ_WRITE_LEVELING_CONTROL_RDWRLVLINC_PRE_OFF              * 0:SHL:24
EMIF_READ_WRITE_LEVELING_CONTROL_RDWRLVLINC_PRE_SHIFT            * 24
EMIF_READ_WRITE_LEVELING_CONTROL_RDWRLVLINC_PRE_MASK             * &7F:SHL:EMIF_READ_WRITE_LEVELING_CONTROL_RDWRLVLINC_PRE_SHIFT
EMIF_READ_WRITE_LEVELING_CONTROL_RDLVLINC_INT_OFF                * 0:SHL:16
EMIF_READ_WRITE_LEVELING_CONTROL_RDLVLINC_INT_SHIFT              * 16
EMIF_READ_WRITE_LEVELING_CONTROL_RDLVLINC_INT_MASK               * &FF:SHL:EMIF_READ_WRITE_LEVELING_CONTROL_RDLVLINC_INT_SHIFT
EMIF_READ_WRITE_LEVELING_CONTROL_RDLVLGATEINC_INT_OFF            * 0:SHL:8
EMIF_READ_WRITE_LEVELING_CONTROL_RDLVLGATEINC_INT_SHIFT          * 8
EMIF_READ_WRITE_LEVELING_CONTROL_RDLVLGATEINC_INT_MASK           * &FF:SHL:EMIF_READ_WRITE_LEVELING_CONTROL_RDLVLGATEINC_INT_SHIFT
EMIF_READ_WRITE_LEVELING_CONTROL_WRLVLINC_INT_OFF                * 0:SHL:0
EMIF_READ_WRITE_LEVELING_CONTROL_WRLVLINC_INT_SHIFT              * 0
EMIF_READ_WRITE_LEVELING_CONTROL_WRLVLINC_INT_MASK               * &FF:SHL:EMIF_READ_WRITE_LEVELING_CONTROL_WRLVLINC_INT_SHIFT
                                                 # 4
EMIF_DDR_PHY_CONTROL_1                           # 4    
EMIF_DDR_PHY_CONTROL_1_SHADOW                    # 4
EMIF_DDR_PHY_RDLVL_MASK                          * 1:SHL:27
EMIF_DDR_PHY_RDLVLGATE_MASK                      * 1:SHL:26
EMIF_DDR_PHY_WRLVL_MASK                          * 1:SHL:25
EMIF_DDR_PHY_PHY_HALF_DELAYS                     * 1:SHL:21
EMIF_DDR_PHY_PHY_CLK_STALL_LEVEL                 * 1:SHL:20
EMIF_DDR_PHY_PHY_DIS_CALIB_RST                   * 1:SHL:19
EMIF_DDR_PHY_PHY_INVERT_CLKOUT                   * 1:SHL:18
EMIF_DDR_PHY_PHY_DLL_LOCK_DIFF_SHIFT             * 10
EMIF_DDR_PHY_PHY_DLL_LOCK_DIFF_MASK              * &FF:SHL:EMIF_DDR_PHY_PHY_DLL_LOCK_DIFF_SHIFT
EMIF_DDR_PHY_PHY_FAST_DLL_LOCK                   * 1:SHL:9
EMIF_DDR_PHY_READ_LATENCY_SHIFT                  * 0
EMIF_DDR_PHY_READ_LATENCY_MASK                   * 31:SHL:EMIF_DDR_PHY_READ_LATENCY_SHIFT
                                                 # 5*4
EMIF_PRIORITY_TO_CLASS_OF_SERVICE_MAPPING        # 4    
EMIF_CONNECTION_ID_TO_CLASS_OF_SERVICE_1_MAPPING # 4    
EMIF_CONNECTION_ID_TO_CLASS_OF_SERVICE_2_MAPPING # 4    
                                                 # 4
EMIF_ECC_CTRL_REG                                # 4    
EMIF_ECC_ADDRESS_RANGE_1                         # 4    
EMIF_ECC_ADDRESS_RANGE_2                         # 4    
                                                 # 4
EMIF_READ_WRITE_EXECUTION_THRESHOLD              # 4    
EMIF_COS_CONFIG                                  # 4    
                                                 # 2*4
EMIF_1B_ECC_ERR_CNT                              # 4    
EMIF_1B_ECC_ERR_THRSH                            # 4    
EMIF_1B_ECC_ERR_DIST_1                           # 4    
EMIF_1B_ECC_ERR_ADDR_LOG                         # 4    
EMIF_2B_ECC_ERR_ADDR_LOG                         # 4    
EMIF_PHY_STATUS_1                                # 4    
EMIF_PHY_STATUS_2                                # 4    
EMIF_PHY_STATUS_3                                # 4    
EMIF_PHY_STATUS_4                                # 4    
EMIF_PHY_STATUS_5                                # 4    
EMIF_PHY_STATUS_6                                # 4    
EMIF_PHY_STATUS_7                                # 4    
EMIF_PHY_STATUS_8                                # 4    
EMIF_PHY_STATUS_9                                # 4    
EMIF_PHY_STATUS_10                               # 4    
EMIF_PHY_STATUS_11                               # 4    
EMIF_PHY_STATUS_12                               # 4    
EMIF_PHY_STATUS_13                               # 4    
EMIF_PHY_STATUS_14                               # 4    
EMIF_PHY_STATUS_15                               # 4    
EMIF_PHY_STATUS_16                               # 4    
EMIF_PHY_STATUS_17                               # 4    
EMIF_PHY_STATUS_18                               # 4    
EMIF_PHY_STATUS_19                               # 4    
EMIF_PHY_STATUS_20                               # 4    
EMIF_PHY_STATUS_21                               # 4    
EMIF_PHY_STATUS_22                               # 4    
EMIF_PHY_STATUS_23                               # 4    
EMIF_PHY_STATUS_24                               # 4    
EMIF_PHY_STATUS_25                               # 4    
EMIF_PHY_STATUS_26                               # 4    
EMIF_PHY_STATUS_27                               # 4    
EMIF_PHY_STATUS_28                               # 4    
                                                 # 19*4
EMIF_EXT_PHY_CONTROL_1                           # 4    
EMIF_EXT_PHY_CONTROL_1_SHADOW                    # 4    
EMIF_EXT_PHY_CONTROL_2                           # 4    
EMIF_EXT_PHY_CONTROL_2_SHADOW                    # 4    
EMIF_EXT_PHY_CONTROL_3                           # 4    
EMIF_EXT_PHY_CONTROL_3_SHADOW                    # 4    
EMIF_EXT_PHY_CONTROL_4                           # 4    
EMIF_EXT_PHY_CONTROL_4_SHADOW                    # 4    
EMIF_EXT_PHY_CONTROL_5                           # 4    
EMIF_EXT_PHY_CONTROL_5_SHADOW                    # 4    
EMIF_EXT_PHY_CONTROL_6                           # 4    
EMIF_EXT_PHY_CONTROL_6_SHADOW                    # 4    
EMIF_EXT_PHY_CONTROL_7                           # 4    
EMIF_EXT_PHY_CONTROL_7_SHADOW                    # 4    
EMIF_EXT_PHY_CONTROL_8                           # 4    
EMIF_EXT_PHY_CONTROL_8_SHADOW                    # 4    
EMIF_EXT_PHY_CONTROL_9                           # 4    
EMIF_EXT_PHY_CONTROL_9_SHADOW                    # 4    
EMIF_EXT_PHY_CONTROL_10                          # 4    
EMIF_EXT_PHY_CONTROL_10_SHADOW                   # 4    
EMIF_EXT_PHY_CONTROL_11                          # 4    
EMIF_EXT_PHY_CONTROL_11_SHADOW                   # 4    
EMIF_EXT_PHY_CONTROL_12                          # 4    
EMIF_EXT_PHY_CONTROL_12_SHADOW                   # 4    
EMIF_EXT_PHY_CONTROL_13                          # 4    
EMIF_EXT_PHY_CONTROL_13_SHADOW                   # 4    
EMIF_EXT_PHY_CONTROL_14                          # 4    
EMIF_EXT_PHY_CONTROL_14_SHADOW                   # 4    
EMIF_EXT_PHY_CONTROL_15                          # 4    
EMIF_EXT_PHY_CONTROL_15_SHADOW                   # 4    
EMIF_EXT_PHY_CONTROL_16                          # 4    
EMIF_EXT_PHY_CONTROL_16_SHADOW                   # 4    
EMIF_EXT_PHY_CONTROL_17                          # 4    
EMIF_EXT_PHY_CONTROL_17_SHADOW                   # 4    
EMIF_EXT_PHY_CONTROL_18                          # 4    
EMIF_EXT_PHY_CONTROL_18_SHADOW                   # 4    
EMIF_EXT_PHY_CONTROL_19                          # 4    
EMIF_EXT_PHY_CONTROL_19_SHADOW                   # 4    
EMIF_EXT_PHY_CONTROL_20                          # 4    
EMIF_EXT_PHY_CONTROL_20_SHADOW                   # 4    
EMIF_EXT_PHY_CONTROL_21                          # 4    
EMIF_EXT_PHY_CONTROL_21_SHADOW                   # 4    
EMIF_EXT_PHY_CONTROL_22                          # 4    
EMIF_EXT_PHY_CONTROL_22_SHADOW                   # 4    
EMIF_EXT_PHY_CONTROL_23                          # 4    
EMIF_EXT_PHY_CONTROL_23_SHADOW                   # 4    
EMIF_EXT_PHY_CONTROL_24                          # 4    
EMIF_EXT_PHY_CONTROL_24_SHADOW                   # 4    
EMIF_EXT_PHY_CONTROL_25                          # 4    
EMIF_EXT_PHY_CONTROL_25_SHADOW                   # 4    
EMIF_EXT_PHY_CONTROL_26                          # 4    
EMIF_EXT_PHY_CONTROL_26_SHADOW                   # 4    
EMIF_EXT_PHY_CONTROL_27                          # 4    
EMIF_EXT_PHY_CONTROL_27_SHADOW                   # 4    
EMIF_EXT_PHY_CONTROL_28                          # 4    
EMIF_EXT_PHY_CONTROL_28_SHADOW                   # 4    
EMIF_EXT_PHY_CONTROL_29                          # 4    
EMIF_EXT_PHY_CONTROL_29_SHADOW                   # 4    
EMIF_EXT_PHY_CONTROL_30                          # 4    
EMIF_EXT_PHY_CONTROL_30_SHADOW                   # 4    
EMIF_EXT_PHY_CONTROL_31                          # 4    
EMIF_EXT_PHY_CONTROL_31_SHADOW                   # 4    
EMIF_EXT_PHY_CONTROL_32                          # 4    
EMIF_EXT_PHY_CONTROL_32_SHADOW                   # 4    
EMIF_EXT_PHY_CONTROL_33                          # 4    
EMIF_EXT_PHY_CONTROL_33_SHADOW                   # 4    
EMIF_EXT_PHY_CONTROL_34                          # 4    
EMIF_EXT_PHY_CONTROL_34_SHADOW                   # 4    
EMIF_EXT_PHY_CONTROL_35                          # 4    
EMIF_EXT_PHY_CONTROL_35_SHADOW                   # 4
EMIF_EXT_PHY_CONTROL_36                          # 4    
EMIF_EXT_PHY_CONTROL_36_SHADOW                   # 4
        ASSERT @=&320

;
; QSPI controller
;
QSPI_PhysBase               * &4B300000
QSPIMem_PhysBase            * &5C000000
QSPIMem_PhysSize            * &4000000

                                    ^ 0
QSPI_PID                            # 4    
                                    # 3*4
QSPI_SYSCONFIG                      # 4
QSPI_SYSCONFIG_IDLEMODE_SMART_IDLE  * 2:SHL:3
QSPI_SYSCONFIG_IDLEMODE_NOIDLE      * 1:SHL:3
QSPI_SYSCONFIG_IDLEMODE_FORCE_IDLE  * 0:SHL:3
                                    # 3*4
QSPI_INTR_STATUS_RAW_SET            # 4    
QSPI_INTR_STATUS_ENABLED_CLEAR      # 4    
QSPI_INTR_ENABLE_SET                # 4
QSPI_INTR_ENABLE_CLEAR              # 4
QSPI_INTR_FRAME_IRQ                 * 1:SHL:0
QSPI_INTR_WORD_IRQ                  * 1:SHL:1
QSPI_INTC_EOI                       # 4
                                    # 3*4
QSPI_SPI_CLOCK_CNTRL                # 4
QSPI_SPI_CLOCK_CNTRL_CLKEN          * 1:SHL:31
QSPI_SPI_CLOCK_CNTRL_DCLK_DIV_SHIFT * 0
QSPI_SPI_CLOCK_CNTRL_DCLK_DIV_MASK  * &FFFF:SHL:QSPI_SPI_CLOCK_CNTRL_DCLK_DIV_SHIFT
QSPI_SPI_DC                         # 4
QSPI_SPI_DC_DD3_SHIFT               * 27
QSPI_SPI_DC_DD3_MASK                * 3:SHL:QSPI_SPI_DC_DD3_SHIFT
QSPI_SPI_DC_CKPH3                   * 1:SHL:26
QSPI_SPI_DC_CSP3_HI                 * 1:SHL:25
QSPI_SPI_DC_CSP3_LO                 * 0:SHL:25
QSPI_SPI_DC_CKP3                    * 1:SHL:24
QSPI_SPI_DC_DD2_SHIFT               * 19
QSPI_SPI_DC_DD2_MASK                * 3:SHL:QSPI_SPI_DC_DD2_SHIFT
QSPI_SPI_DC_CKPH2                   * 1:SHL:18
QSPI_SPI_DC_CSP2_HI                 * 1:SHL:17
QSPI_SPI_DC_CSP2_LO                 * 0:SHL:17
QSPI_SPI_DC_CKP2                    * 1:SHL:16
QSPI_SPI_DC_DD1_SHIFT               * 11
QSPI_SPI_DC_DD1_MASK                * 3:SHL:QSPI_SPI_DC_DD1_SHIFT
QSPI_SPI_DC_CKPH1                   * 1:SHL:10
QSPI_SPI_DC_CSP1_HI                 * 1:SHL:9
QSPI_SPI_DC_CSP1_LO                 * 0:SHL:9
QSPI_SPI_DC_CKP1                    * 1:SHL:8
QSPI_SPI_DC_DD0_SHIFT               * 3
QSPI_SPI_DC_DD0_MASK                * 3:SHL:QSPI_SPI_DC_DD0_SHIFT
QSPI_SPI_DC_CKPH0                   * 1:SHL:2
QSPI_SPI_DC_CSP0_HI                 * 1:SHL:1
QSPI_SPI_DC_CSP0_LO                 * 0:SHL:1
QSPI_SPI_DC_CKP0                    * 1:SHL:0
QSPI_SPI_CMD                        # 4
QSPI_SPI_CMD_CSNUM_0                * 0:SHL:28
QSPI_SPI_CMD_CSNUM_1                * 1:SHL:28
QSPI_SPI_CMD_CSNUM_2                * 2:SHL:28
QSPI_SPI_CMD_CSNUM_3                * 3:SHL:28
QSPI_SPI_CMD_WLEN_SHIFT             * 19
QSPI_SPI_CMD_WLEN_MASK              * &7F:SHL:QSPI_SPI_CMD_WLEN_SHIFT
QSPI_SPI_CMD_CMD_4PIN_1B_READ       * 1:SHL:16
QSPI_SPI_CMD_CMD_4PIN_1B_WRITE      * 2:SHL:16
QSPI_SPI_CMD_CMD_4PIN_2B_READ       * 3:SHL:16
QSPI_SPI_CMD_CMD_3PIN_1B_READ       * 5:SHL:16
QSPI_SPI_CMD_CMD_3PIN_1B_WRITE      * 6:SHL:16
QSPI_SPI_CMD_CMD_6PIN_4B_READ       * 7:SHL:16
QSPI_SPI_CMD_CMD_TERMINATE          * 4:SHL:16
QSPI_SPI_CMD_FRAME_IRQEN            * 1:SHL:15
QSPI_SPI_CMD_WORD_IRQEN             * 1:SHL:14
QSPI_SPI_CMD_FLEN_SHIFT             * 0
QSPI_SPI_CMD_FLEN_MASK              * &FFF:SHL:QSPI_SPI_CMD_FLEN_SHIFT
QSPI_SPI_STATUS                     # 4
QSPI_SPI_STATUS_WDCNT_SHIFT         * 16
QSPI_SPI_STATUS_WDCNT_MASK          * &FFF:SHL:QSPI_SPI_STATUS_WDCNT_SHIFT
QSPI_SPI_STATUS_FC                  * 1:SHL:2
QSPI_SPI_STATUS_WC                  * 1:SHL:1
QSPI_SPI_STATUS_BUSY                * 1:SHL:0
QSPI_SPI_DATA                       # 4
QSPI_SPI_SETUP0                     # 4    
QSPI_SPI_SETUP1                     # 4    
QSPI_SPI_SETUP2                     # 4    
QSPI_SPI_SETUP3                     # 4
QSPI_SPI_SETUP_NUM_D_BITS_SHIFT     * 24
QSPI_SPI_SETUP_NUM_D_BITS_MASK      * 31:SHL:QSPI_SPI_SETUP_NUM_D_BITS_SHIFT
QSPI_SPI_SETUP_WCMD_SHIFT           * 16
QSPI_SPI_SETUP_WCMD_MASK            * &FF:SHL:QSPI_SPI_SETUP_WCMD_SHIFT
QSPI_SPI_SETUP_READ_TYPE_SINGLE     * 0:SHL:12
QSPI_SPI_SETUP_READ_TYPE_DUAL       * 1:SHL:12
QSPI_SPI_SETUP_READ_TYPE_QUAD       * 3:SHL:12
QSPI_SPI_SETUP_NUM_D_BYTES_SHIFT    * 10
QSPI_SPI_SETUP_NUM_D_BYTES_MASK     * 3:SHL:QSPI_SPI_SETUP_NUM_D_BYTES_SHIFT
QSPI_SPI_SETUP_NUM_A_BYTES_1        * 0:SHL:8
QSPI_SPI_SETUP_NUM_A_BYTES_2        * 1:SHL:8
QSPI_SPI_SETUP_NUM_A_BYTES_3        * 2:SHL:8
QSPI_SPI_SETUP_NUM_A_BYTES_4        * 3:SHL:8
QSPI_SPI_SETUP_RCMD_SHIFT           * 0
QSPI_SPI_SETUP_RCMD_MASK            * &FF:SHL:QSPI_SPI_SETUP_RCMD_SHIFT
QSPI_SPI_SWITCH                     # 4          
QSPI_SPI_SWITCH_MM_INT_EN           * 1:SHL:1
QSPI_SPI_SWITCH_MMPT_S_CONFIG       * 0:SHL:0
QSPI_SPI_SWITCH_MMPT_S_SFI          * 1:SHL:0
QSPI_SPI_DATA_1                     # 4
QSPI_SPI_DATA_2                     # 4
QSPI_SPI_DATA_3                     # 4    
        ASSERT @=&74

;
; Watchdog timer 2
;
WDTimer2_PhysBase           * &4AE14000

                                     ^ 0
WDTIMER2_WIDR                        # 4
                                     # 3*4
WDTIMER2_WDSC                        # 4
WDTIMER2_WDSC_EMUFREE                * 1:SHL:5
WDTIMER2_WDSC_IDLEMODE_SMART_IDLE_WU * 3:SHL:3
WDTIMER2_WDSC_IDLEMODE_SMART_IDLE    * 2:SHL:3
WDTIMER2_WDSC_IDLEMODE_NOIDLE        * 1:SHL:3
WDTIMER2_WDSC_IDLEMODE_FORCE_IDLE    * 0:SHL:3
WDTIMER2_WDSC_SOFTRESET              * 1:SHL:1
WDTIMER2_WDST                        # 4
WDTIMER2_WDST_RESETDONE              * 1:SHL:1
WDTIMER2_WISR                        # 4
WDTIMER2_WISR_DLY_IT_FLAG            * 1:SHL:1
WDTIMER2_WISR_OVF_IT_FLAG            * 1:SHL:0
WDTIMER2_WIER                        # 4
WDTIMER2_WIER_DLY_IT_ENA             * 1:SHL:1
WDTIMER2_WIER_OVF_IT_ENA             * 1:SHL:0
WDTIMER2_WWER                        # 4
WDTIMER2_WWER_DLY_WK_ENA             * 1:SHL:1
WDTIMER2_WWER_OVF_WK_ENA             * 1:SHL:0
WDTIMER2_WCLR                        # 4
WDTIMER2_WCLR_PRE                    * 1:SHL:5
WDTIMER2_WCLR_PTV_SHIFT              * 2
WDTIMER2_WCLR_PTV_MASK               * 3:SHL:WDTIMER2_WCLR_PTV_SHIFT
WDTIMER2_WCRR                        # 4
WDTIMER2_WLDR                        # 4
WDTIMER2_WTGR                        # 4
WDTIMER2_WWPS                        # 4
WDTIMER2_WWPS_W_PEND_WDLY            * 1:SHL:5
WDTIMER2_WWPS_W_PEND_WSPR            * 1:SHL:4
WDTIMER2_WWPS_W_PEND_WTGR            * 1:SHL:3
WDTIMER2_WWPS_W_PEND_WLDR            * 1:SHL:2
WDTIMER2_WWPS_W_PEND_WCRR            * 1:SHL:1
WDTIMER2_WWPS_W_PEND_WCLR            * 1:SHL:0
                                     # 3*4
WDTIMER2_WDLY                        # 4
WDTIMER2_WSPR                        # 4
WDTIMER2_WSPR_DISABLE_STEP1          * &AAAA
WDTIMER2_WSPR_DISABLE_STEP2          * &5555
WDTIMER2_WSPR_ENABLE_STEP1           * &BBBB
WDTIMER2_WSPR_ENABLE_STEP2           * &4444
                                     # 4
WDTIMER2_WIRQEOI                     # 4
WDTIMER2_WIRQEOI_LINE_NUMBER         * 1:SHL:0
WDTIMER2_WIRQSTATRAW                 # 4
WDTIMER2_WIRQSTAT                    # 4
WDTIMER2_WIRQENSET                   # 4
WDTIMER2_WIRQENCLR                   # 4
WDTIMER2_WIRQWAKEEN                  # 4
WDTIMER2_WIRQ_ENABLE_DLY             * 1:SHL:1
WDTIMER2_WIRQ_ENABLE_OVF             * 1:SHL:0
        ASSERT @=&68

;
; Inter IC communications
;
IIC1_PhysBase               * &48070000
IIC2_PhysBase               * &48072000
IIC3_PhysBase               * &48060000
IIC4_PhysBase               * &4807A000
IIC5_PhysBase               * &4807C000 
IIC_PhysSize                * &100
        
                              ^ 0
I2C_REVNB_LO                  # 4   
I2C_REVNB_HI                  # 4   
                              # 2*4
I2C_SYSC                      # 4
I2C_SYSC_CLKACTIVITY_BOTH_OFF * 0:SHL:8
I2C_SYSC_CLKACTIVITY_OCP_ON   * 1:SHL:8
I2C_SYSC_CLKACTIVITY_SYS_ON   * 2:SHL:8
I2C_SYSC_CLKACTIVITY_BOTH_ON  * 3:SHL:8
I2C_SYSC_CLKACTIVITY_SHIFT    * 8
I2C_SYSC_CLKACTIVITY_MASK     * 3:SHL:I2C_SYSC_CLKACTIVITY_SHIFT
I2C_SYSC_IDLEMODE_NOIDLE      * 1:SHL:3
I2C_SYSC_IDLEMODE_FORCE_IDLE  * 0:SHL:3
I2C_SYSC_IDLEMODE_SHIFT       * 3
I2C_SYSC_IDLEMODE_MASK        * 3:SHL:I2C_SYSC_IDLEMODE_SHIFT
I2C_SYSC_ENAWAKEUP            * 1:SHL:2
I2C_SYSC_SRST                 * 1:SHL:1
I2C_SYSC_AUTOIDLE             * 1:SHL:0
                              # 3*4
I2C_EOI                       # 4   
I2C_EOI_LINE_NUMBER           * 1:SHL:0
I2C_IRQSTATUS_RAW             # 4
I2C_IRQSTATUS                 # 4   
I2C_IRQENABLE_SET             # 4   
I2C_IRQENABLE_CLR             # 4   
I2C_IRQ_XDR_IT_FLAG           * 1:SHL:14
I2C_IRQ_RDR_IT_FLAG           * 1:SHL:13
I2C_IRQ_BB_IT_FLAG            * 1:SHL:12
I2C_IRQ_ROVR_IT_FLAG          * 1:SHL:11
I2C_IRQ_XUDF_IT_FLAG          * 1:SHL:10
I2C_IRQ_AAS_IT_FLAG           * 1:SHL:9
I2C_IRQ_BF_IT_FLAG            * 1:SHL:8
I2C_IRQ_AERR_IT_FLAG          * 1:SHL:7
I2C_IRQ_STC_IT_FLAG           * 1:SHL:6
I2C_IRQ_GC_IT_FLAG            * 1:SHL:5
I2C_IRQ_XRDY_IT_FLAG          * 1:SHL:4
I2C_IRQ_RRDY_IT_FLAG          * 1:SHL:3
I2C_IRQ_ARDY_IT_FLAG          * 1:SHL:2
I2C_IRQ_NACK_IT_FLAG          * 1:SHL:1
I2C_IRQ_AL_IT_FLAG            * 1:SHL:0
I2C_WE                        # 4
I2C_WE_XDR                    * 1:SHL:14
I2C_WE_RDR                    * 1:SHL:13
I2C_WE_ROVR                   * 1:SHL:11
I2C_WE_XUDF                   * 1:SHL:10
I2C_WE_AAS                    * 1:SHL:9
I2C_WE_BF                     * 1:SHL:8
I2C_WE_STC                    * 1:SHL:6
I2C_WE_GC                     * 1:SHL:5
I2C_WE_DRDY                   * 1:SHL:3
I2C_WE_ARDY                   * 1:SHL:2
I2C_WE_NACK                   * 1:SHL:1
I2C_WE_AL                     * 1:SHL:0
I2C_DMARXENABLE_SET           # 4
I2C_DMATXENABLE_SET           # 4   
I2C_DMARXENABLE_CLR           # 4
I2C_DMATXENABLE_CLR           # 4   
I2C_DMARXWAKE_EN              # 4
I2C_DMATXWAKE_EN              # 4   
                              # 16*4
I2C_SYSS                      # 4
I2C_SYSS_RDONE                * 1:SHL:0
I2C_BUF                       # 4
I2C_BUF_RDMA_EN               * 1:SHL:15
I2C_BUF_RXFIFO_CLR            * 1:SHL:14
I2C_BUF_RXTRSH_SHIFT          * 8
I2C_BUF_RXTRSH_MASK           * &3F:SHL:I2C_BUF_RXTRSH_SHIFT
I2C_BUF_XDMA_EN               * 1:SHL:7
I2C_BUF_TXFIFO_CLR            * 1:SHL:6
I2C_BUF_TXTRSH_SHIFT          * 0
I2C_BUF_TXTRSH_MASK           * &3F:SHL:I2C_BUF_TXTRSH_SHIFT
I2C_CNT                       # 4
I2C_DATA                      # 4   
                              # 4
I2C_CON                       # 4
I2C_CON_I2C_EN                * 1:SHL:15
I2C_CON_OPMODE_STANDARD       * 0:SHL:12
I2C_CON_OPMODE_HISPEED        * 1:SHL:12
I2C_CON_STB                   * 1:SHL:11
I2C_CON_MST                   * 1:SHL:10
I2C_CON_TRX                   * 1:SHL:9
I2C_CON_XSA                   * 1:SHL:8
I2C_CON_XOA0                  * 1:SHL:7
I2C_CON_XOA1                  * 1:SHL:6
I2C_CON_XOA2                  * 1:SHL:5
I2C_CON_XOA3                  * 1:SHL:4
I2C_CON_STP                   * 1:SHL:1
I2C_CON_STT                   * 1:SHL:0
I2C_OA                        # 4
I2C_OA_MCODE_SHIFT            * 13
I2C_OA_MCODE_MASK             * 7:SHL:I2C_OA_MCODE_SHIFT
I2C_OA_OA_SHIFT               * 0
I2C_OA_OA_MASK                * &3FF:SHL:I2C_OA_OA_SHIFT
I2C_SA                        # 4
I2C_PSC                       # 4   
I2C_SCLL                      # 4
I2C_SCLL_HSSCLL_SHIFT         * 8
I2C_SCLL_HSSCLL_MASK          * &FF:SHL:I2C_SCLL_HSSCLL_SHIFT
I2C_SCLL_SCLL_SHIFT           * 0
I2C_SCLL_SCLL_MASK            * &FF:SHL:I2C_SCLL_SCLL_SHIFT
I2C_SCLH                      # 4   
I2C_SCLH_HSSCLL_SHIFT         * 8
I2C_SCLH_HSSCLL_MASK          * &FF:SHL:I2C_SCLH_HSSCLL_SHIFT
I2C_SCLH_SCLL_SHIFT           * 0
I2C_SCLH_SCLL_MASK            * &FF:SHL:I2C_SCLH_SCLL_SHIFT
I2C_SYSTEST                   # 4
I2C_SYSTEST_ST_EN             * 1:SHL:15
I2C_SYSTEST_FREE              * 1:SHL:14
I2C_SYSTEST_TMODE_FUNCTIONAL  * 0:SHL:12
I2C_SYSTEST_TMODE_LOOPBACK    * 3:SHL:12
I2C_SYSTEST_TMODE_COUNTERS    * 2:SHL:12
I2C_SYSTEST_TMODE_SHIFT       * 12
I2C_SYSTEST_TMODE_MASK        * 3:SHL:I2C_SYSTEST_TMODE_SHIFT
I2C_SYSTEST_SSB               * 1:SHL:11
I2C_SYSTEST_SCL_I_FUNC        * 1:SHL:8
I2C_SYSTEST_SCL_O_FUNC        * 1:SHL:7
I2C_SYSTEST_SDA_I_FUNC        * 1:SHL:6
I2C_SYSTEST_SDA_O_FUNC        * 1:SHL:5
I2C_SYSTEST_SCL_I             * 1:SHL:3
I2C_SYSTEST_SCL_O             * 1:SHL:2
I2C_SYSTEST_SDA_I             * 1:SHL:1
I2C_SYSTEST_SDA_O             * 1:SHL:0
I2C_BUFSTAT                   # 4
I2C_BUFSTAT_FIFODEPTH_SHIFT   * 14
I2C_BUFSTAT_FIFODEPTH_MASK    * 3:SHL:I2C_BUFSTAT_FIFODEPTH_SHIFT
I2C_BUFSTAT_RXSTAT_SHIFT      * 8
I2C_BUFSTAT_RXSTAT_MASK       * &3F:SHL:I2C_BUFSTAT_RXSTAT_SHIFT
I2C_BUFSTAT_TXSTAT_SHIFT      * 0
I2C_BUFSTAT_TXSTAT_MASK       * &3F:SHL:I2C_BUFSTAT_TXSTAT_SHIFT
I2C_OA1                       # 4   
I2C_OA2                       # 4   
I2C_OA3                       # 4   
I2C_ACTOA                     # 4
I2C_ACTOA_OA3_ACT             * 1:SHL:3
I2C_ACTOA_OA2_ACT             * 1:SHL:2
I2C_ACTOA_OA1_ACT             * 1:SHL:1
I2C_ACTOA_OA0_ACT             * 1:SHL:0
I2C_SBLOCK                    # 4
I2C_SBLOCK_OA3_EN             * 1:SHL:3
I2C_SBLOCK_OA2_EN             * 1:SHL:2
I2C_SBLOCK_OA1_EN             * 1:SHL:1
I2C_SBLOCK_OA0_EN             * 1:SHL:0
        ASSERT @=&D8

;
; SDMA
;
SDMA_PhysBase               * &4A056000
SDMA_PhysSize               * &1000

                                           ^ 0
DMA4_REVISION                              # 4
                                           # 4
DMA4_IRQSTATUS_L0                          # 4
DMA4_IRQSTATUS_L1                          # 4
DMA4_IRQSTATUS_L2                          # 4
DMA4_IRQSTATUS_L3                          # 4
DMA4_IRQENABLE_L0                          # 4
DMA4_IRQENABLE_L1                          # 4
DMA4_IRQENABLE_L2                          # 4
DMA4_IRQENABLE_L3                          # 4
DMA4_SYSSTATUS                             # 4
DMA4_SYSSTATUS_RESETDONE                   * 1:SHL:0
DMA4_OCP_SYSCONFIG                         # 4
DMA4_OCP_SYSCONFIG_AUTOIDLE                * 1:SHL:0
DMA4_OCP_SYSCONFIG_SIDLEMODE_SHIFT         * 3
DMA4_OCP_SYSCONFIG_SIDLEMODE_MASK          * 3:SHL:DMA4_OCP_SYSCONFIG_SIDLEMODE_SHIFT
DMA4_OCP_SYSCONFIG_SIDLEMODE_FORCE_IDLE    * 0:SHL:DMA4_OCP_SYSCONFIG_SIDLEMODE_SHIFT
DMA4_OCP_SYSCONFIG_SIDLEMODE_SMART_IDLE    * 2:SHL:DMA4_OCP_SYSCONFIG_SIDLEMODE_SHIFT
DMA4_OCP_SYSCONFIG_SIDLEMODE_NOIDLE        * 1:SHL:DMA4_OCP_SYSCONFIG_SIDLEMODE_SHIFT
DMA4_OCP_SYSCONFIG_EMUFREE                 * 1:SHL:5
DMA4_OCP_SYSCONFIG_CLOCKACTIVITY_ICLK      * 1:SHL:8
DMA4_OCP_SYSCONFIG_CLOCKACTIVITY_FCLK      * 1:SHL:9
DMA4_OCP_SYSCONFIG_MIDLEMODE_SHIFT         * 12
DMA4_OCP_SYSCONFIG_MIDLEMODE_MASK          * 3:SHL:DMA4_OCP_SYSCONFIG_MIDLEMODE_SHIFT
DMA4_OCP_SYSCONFIG_MIDLEMODE_FORCE_STANDBY * 0:SHL:DMA4_OCP_SYSCONFIG_MIDLEMODE_SHIFT
DMA4_OCP_SYSCONFIG_MIDLEMODE_SMART_STANDBY * 2:SHL:DMA4_OCP_SYSCONFIG_MIDLEMODE_SHIFT
DMA4_OCP_SYSCONFIG_MIDLEMODE_NOSTANDBY     * 1:SHL:DMA4_OCP_SYSCONFIG_MIDLEMODE_SHIFT
                                           # 13*4
DMA4_CAPS_0                                # 4
                                           # 4
DMA4_CAPS_2                                # 4
DMA4_CAPS_3                                # 4
DMA4_CAPS_4                                # 4
DMA4_GCR                                   # 4
DMA4_GCR_CHANNEL_ID_GATE                   * 1:SHL:24
DMA4_GCR_ARBITRATION_RATE_SHIFT            * 16
DMA4_GCR_ARBITRATION_RATE_MASK             * &FF:SHL:DMA4_GCR_ARBITRATION_RATE_SHIFT
DMA4_GCR_HI_LO_FIFO_BUDGET_SHIFT           * 14
DMA4_GCR_HI_LO_FIFO_BUDGET_MASK            * 3:SHL:DMA4_GCR_HI_LO_FIFO_BUDGET_SHIFT
DMA4_GCR_HI_LO_FIFO_BUDGET_LIMITLESS       * 0:SHL:DMA4_GCR_HI_LO_FIFO_BUDGET_SHIFT
DMA4_GCR_HI_LO_FIFO_BUDGET_75PCT           * 1:SHL:DMA4_GCR_HI_LO_FIFO_BUDGET_SHIFT
DMA4_GCR_HI_LO_FIFO_BUDGET_25PCT           * 2:SHL:DMA4_GCR_HI_LO_FIFO_BUDGET_SHIFT
DMA4_GCR_HI_LO_FIFO_BUDGET_50PCT           * 3:SHL:DMA4_GCR_HI_LO_FIFO_BUDGET_SHIFT
DMA4_GCR_HI_THREAD_RESERVED_SHIFT          * 12
DMA4_GCR_HI_THREAD_RESERVED_MASK           * 3:SHL:DMA4_GCR_HI_THREAD_RESERVED_SHIFT
DMA4_GCR_HI_THREAD_RESERVED_RNONEWNONE     * 0:SHL:DMA4_GCR_HI_THREAD_RESERVED_SHIFT
DMA4_GCR_HI_THREAD_RESERVED_R0W0           * 1:SHL:DMA4_GCR_HI_THREAD_RESERVED_SHIFT
DMA4_GCR_HI_THREAD_RESERVED_R01W0          * 2:SHL:DMA4_GCR_HI_THREAD_RESERVED_SHIFT
DMA4_GCR_HI_THREAD_RESERVED_R012W0         * 3:SHL:DMA4_GCR_HI_THREAD_RESERVED_SHIFT
DMA4_GCR_MAX_CHANNEL_FIFO_DEPTH_SHIFT      * 0
DMA4_GCR_MAX_CHANNEL_FIFO_DEPTH_MASK       * &FF:SHL:DMA4_GCR_MAX_CHANNEL_FIFO_DEPTH_SHIFT
                                           # 4
        ASSERT @=&80
DMA4_CBASE                                 # 0  ; Then 32 repeats of
DMA4_CSIZE                                 * &60
                                           ^ 0
DMA4_CCRi                                  # 4
DMA4_CCRi_WRITE_PRIORITY                   * 1:SHL:26
DMA4_CCRi_BUFFERING_DISABLE                * 1:SHL:25
DMA4_CCRi_SEL_SRC_DST_SYNC                 * 1:SHL:24
DMA4_CCRi_PREFETCH                         * 1:SHL:23
DMA4_CCRi_SUPERVISOR                       * 1:SHL:22
DMA4_CCRi_SYNCHRO_CONTROL_UPPER_SHIFT      * 10
DMA4_CCRi_SYNCHRO_CONTROL_UPPER_BITS       * 2
DMA4_CCRi_SYNCHRO_CONTROL_UPPER_MASK       * 3:SHL:DMA4_CCRi_SYNCHRO_CONTROL_UPPER_SHIFT
DMA4_CCRi_BS                               * 1:SHL:18
DMA4_CCRi_TRANSPARENT_COPY_ENABLE          * 1:SHL:17
DMA4_CCRi_COPY_FILL_ENABLE                 * 1:SHL:16
DMA4_CCRi_DST_AMODE_SHIFT                  * 14
DMA4_CCRi_DST_AMODE_MASK                   * 3:SHL:DMA4_CCRi_DST_AMODE_SHIFT
DMA4_CCRi_DST_AMODE_CONSTANT               * 0:SHL:DMA4_CCRi_DST_AMODE_SHIFT
DMA4_CCRi_DST_AMODE_POSTINC                * 1:SHL:DMA4_CCRi_DST_AMODE_SHIFT
DMA4_CCRi_DST_AMODE_SINGLE                 * 2:SHL:DMA4_CCRi_DST_AMODE_SHIFT
DMA4_CCRi_DST_AMODE_DUAL                   * 3:SHL:DMA4_CCRi_DST_AMODE_SHIFT
DMA4_CCRi_SRC_AMODE_SHIFT                  * 12
DMA4_CCRi_SRC_AMODE_MASK                   * 3:SHL:DMA4_CCRi_SRC_AMODE_SHIFT
DMA4_CCRi_SRC_AMODE_CONSTANT               * 0:SHL:DMA4_CCRi_SRC_AMODE_SHIFT
DMA4_CCRi_SRC_AMODE_POSTINC                * 1:SHL:DMA4_CCRi_SRC_AMODE_SHIFT
DMA4_CCRi_SRC_AMODE_SINGLE                 * 2:SHL:DMA4_CCRi_SRC_AMODE_SHIFT
DMA4_CCRi_SRC_AMODE_DUAL                   * 3:SHL:DMA4_CCRi_SRC_AMODE_SHIFT
DMA4_CCRi_WR_ACTIVE                        * 1:SHL:10
DMA4_CCRi_RD_ACTIVE                        * 1:SHL:9
DMA4_CCRi_SUSPEND_SENSITIVE                * 1:SHL:8
DMA4_CCRi_ENABLE                           * 1:SHL:7
DMA4_CCRi_READ_PRIORITY                    * 1:SHL:6
DMA4_CCRi_FS                               * 1:SHL:5
DMA4_CCRi_SYNCHRO_CONTROL_SHIFT            * 0
DMA4_CCRi_SYNCHRO_CONTROL_BITS             * 5
DMA4_CCRi_SYNCHRO_CONTROL_MASK             * &1F:SHL:DMA4_CCRi_SYNCHRO_CONTROL_SHIFT
DMA4_CLNK_CTRLi                            # 4
DMA4_CLNK_CTRLi_ENABLE_LINK                * 1:SHL:15
DMA4_CLNK_CTRLi_NEXTLCH_ID_SHIFT           * 0
DMA4_CLNK_CTRLi_NEXTLCH_ID_MASK            * &1F:SHL:DMA4_CLNK_CTRLi_NEXTLCH_ID_SHIFT
DMA4_CICRi                                 # 4
DMA4_CSRi                                  # 4
DMA4_SUPER_BLOCK_IT_FLAG                   * 1:SHL:14
DMA4_DRAIN_IT_FLAG                         * 1:SHL:12
DMA4_MISALIGNED_ERR_IT_FLAG                * 1:SHL:11
DMA4_SUPERVISOR_ERR_IT_FLAG                * 1:SHL:10
DMA4_TRANS_ERR_IT_FLAG                     * 1:SHL:8
DMA4_PKT_IT_FLAG                           * 1:SHL:7
DMA4_BLOCK_IT_FLAG                         * 1:SHL:5
DMA4_LAST_IT_FLAG                          * 1:SHL:4
DMA4_FRAME_IT_FLAG                         * 1:SHL:3
DMA4_HALF_IT_FLAG                          * 1:SHL:2
DMA4_DROP_IT_FLAG                          * 1:SHL:1
DMA4_CSDPi                                 # 4
DMA4_CSDPi_SRC_ENDIAN                      * 1:SHL:21
DMA4_CSDPi_SRC_ENDIAN_LOCK                 * 1:SHL:20
DMA4_CSDPi_DST_ENDIAN                      * 1:SHL:19
DMA4_CSDPi_DST_ENDIAN_LOCK                 * 1:SHL:18
DMA4_CSDPi_WRITE_MODE_SHIFT                * 16
DMA4_CSDPi_WRITE_MODE_MASK                 * 3:SHL:DMA4_CSDPi_WRITE_MODE_SHIFT
DMA4_CSDPi_WRITE_MODE_WRNP                 * 0:SHL:DMA4_CSDPi_WRITE_MODE_SHIFT
DMA4_CSDPi_WRITE_MODE_WRP                  * 1:SHL:DMA4_CSDPi_WRITE_MODE_SHIFT
DMA4_CSDPi_WRITE_MODE_WRP_EXCEPT_LAST      * 2:SHL:DMA4_CSDPi_WRITE_MODE_SHIFT
DMA4_CSDPi_DST_BURST_EN_SHIFT              * 14
DMA4_CSDPi_DST_BURST_EN_MASK               * 3:SHL:DMA4_CSDPi_DST_BURST_EN_SHIFT
DMA4_CSDPi_DST_BURST_EN_SINGLE             * 0:SHL:DMA4_CSDPi_DST_BURST_EN_SHIFT
DMA4_CSDPi_DST_BURST_EN_16B                * 1:SHL:DMA4_CSDPi_DST_BURST_EN_SHIFT
DMA4_CSDPi_DST_BURST_EN_32B                * 2:SHL:DMA4_CSDPi_DST_BURST_EN_SHIFT
DMA4_CSDPi_DST_BURST_EN_64B                * 3:SHL:DMA4_CSDPi_DST_BURST_EN_SHIFT
DMA4_CSDPi_DST_PACKED                      * 1:SHL:13
DMA4_CSDPi_SRC_BURST_EN_SHIFT              * 7
DMA4_CSDPi_SRC_BURST_EN_MASK               * 3:SHL:DMA4_CSDPi_SRC_BURST_EN_SHIFT
DMA4_CSDPi_SRC_BURST_EN_SINGLE             * 0:SHL:DMA4_CSDPi_SRC_BURST_EN_SHIFT
DMA4_CSDPi_SRC_BURST_EN_16B                * 1:SHL:DMA4_CSDPi_SRC_BURST_EN_SHIFT
DMA4_CSDPi_SRC_BURST_EN_32B                * 2:SHL:DMA4_CSDPi_SRC_BURST_EN_SHIFT
DMA4_CSDPi_SRC_BURST_EN_64B                * 3:SHL:DMA4_CSDPi_SRC_BURST_EN_SHIFT
DMA4_CSDPi_SRC_PACKED                      * 1:SHL:6
DMA4_CSDPi_DATA_TYPE_SHIFT                 * 0
DMA4_CSDPi_DATA_TYPE_MASK                  * 3:SHL:DMA4_CSDPi_DATA_TYPE_SHIFT
DMA4_CSDPi_DATA_TYPE_1B                    * 0:SHL:DMA4_CSDPi_DATA_TYPE_SHIFT
DMA4_CSDPi_DATA_TYPE_2B                    * 1:SHL:DMA4_CSDPi_DATA_TYPE_SHIFT
DMA4_CSDPi_DATA_TYPE_4B                    * 2:SHL:DMA4_CSDPi_DATA_TYPE_SHIFT
DMA4_CENi                                  # 4
DMA4_CFNi                                  # 4
DMA4_CSSAi                                 # 4
DMA4_CDSAi                                 # 4
DMA4_CSEIi                                 # 4
DMA4_CSFIi                                 # 4
DMA4_CDEIi                                 # 4
DMA4_CDFIi                                 # 4
DMA4_CSACi                                 # 4
DMA4_CDACi                                 # 4
DMA4_CCENi                                 # 4
DMA4_CCFNi                                 # 4
DMA4_COLORi                                # 4
                                           # 2*4
DMA4_CDPi                                  # 4
DMA4_CNDPi                                 # 4
DMA4_CCDNi                                 # 4
                                           # 4
        ASSERT @=DMA4_CSIZE

;
; USB
;
USB_WRAPPER1_PhysBase       * &48880000
USB_DWC1_PhysBase           * &48890000
USB_WRAPPER2_PhysBase       * &488C0000
USB_DWC2_PhysBase           * &488D0000
USB_WRAPPER3_PhysBase       * &48900000
USB_DWC3_PhysBase           * &48910000
USB_WRAPPER4_PhysBase       * &48940000
USB_DWC4_PhysBase           * &48950000
USB_WRAPPER_PhysSize        * &10000
USB_DWC_PhysSize            * &30000
USB2PHY1_PhysBase           * &4A084000
USB2PHY2_PhysBase           * &4A085000
USB2PHY_PhysSize            * &400

                                        ^ 0
USB_REVISION                            # 4
                                        # 3*4
USB_SYSCONFIG                           # 4
USB_SYSCONFIG_IDLEMODE_SMART_IDLE_WU    * 3:SHL:2
USB_SYSCONFIG_IDLEMODE_SMART_IDLE       * 2:SHL:2   
USB_SYSCONFIG_IDLEMODE_NOIDLE           * 1:SHL:2   
USB_SYSCONFIG_IDLEMODE_FORCE_IDLE       * 0:SHL:2
USB_SYSCONFIG_STANDBYMODE_FORCE_STANDBY * 0:SHL:4
USB_SYSCONFIG_STANDBYMODE_NOSTANDBY     * 1:SHL:4
USB_SYSCONFIG_STANDBYMODE_SMART_NO_WKUP * 2:SHL:4
USB_SYSCONFIG_STANDBYMODE_SMART_WKUP    * 3:SHL:4
USB_SYSCONFIG_DMADISABLE                * 1:SHL:16
USB_SYSCONFIG_WRAPRESET                 * 1:SHL:17
                                        # 3*4
USB_IRQ_EOI                             # 4
USB_IRQ_EOI_LINE_NUMBER_SHIFT           * 0
USB_IRQ_EOI_LINE_NUMBER_MASK            * &1F:SHL:USB_IRQ_EOI_LINE_NUMBER_SHIFT
USB_IRQSTATUS_RAW_0                     # 4
USB_IRQSTATUS_0                         # 4
USB_IRQENABLE_SET_0                     # 4
USB_IRQENABLE_CLR_0                     # 4
USB_IRQ_COREIRQ_IT_FLAG                 * 1:SHL:0
USB_IRQSTATUS_RAW_1                     # 4
USB_IRQSTATUS_1                         # 4
USB_IRQENABLE_SET_1                     # 4
USB_IRQENABLE_CLR_1                     # 4
USB_IRQ_IDPULLUP_FALL_IT_FLAG           * 1:SHL:0
USB_IRQ_DISCHRGVBUS_FALL_IT_FLAG        * 1:SHL:3
USB_IRQ_CHRGVBUS_FALL_IT_FLAG           * 1:SHL:4
USB_IRQ_DRVVBUS_FALL_IT_FLAG            * 1:SHL:5
USB_IRQ_IDPULLUP_RISE_IT_FLAG           * 1:SHL:8
USB_IRQ_DISCHRGVBUS_RISE_IT_FLAG        * 1:SHL:11
USB_IRQ_CHRGVBUS_RISE_IT_FLAG           * 1:SHL:12
USB_IRQ_DRVVBUS_RISE_IT_FLAG            * 1:SHL:13
USB_IRQ_OEVT_IT_FLAG                    * 1:SHL:16
USB_IRQ_DMADISABLECLR_IT_FLAG           * 1:SHL:17
                                        # 15*4
USB_UTMI_OTG_CTRL                       # 4
USB_UTMI_OTG_CTRL_IDPULLUP              * 1:SHL:0
USB_UTMI_OTG_CTRL_DISCHRGVBUS           * 1:SHL:3
USB_UTMI_OTG_CTRL_CHRGVBUS              * 1:SHL:4
USB_UTMI_OTG_CTRL_DRVVBUS               * 1:SHL:5
USB_UTMI_OTG_STATUS                     # 4
USB_UTMI_OTG_STATUS_SW_MODE             * 1:SHL:31
USB_UTMI_OTG_STATUS_PORT_OVERCURRENT    * 1:SHL:10
USB_UTMI_OTG_STATUS_POWERPRESENT        * 1:SHL:9
USB_UTMI_OTG_STATUS_TXBITSTUFFENABLE    * 1:SHL:8
USB_UTMI_OTG_STATUS_IDDIG               * 1:SHL:4
USB_UTMI_OTG_STATUS_SESSEND             * 1:SHL:3
USB_UTMI_OTG_STATUS_SESSVALID           * 1:SHL:2
USB_UTMI_OTG_STATUS_VBUSVALID           * 1:SHL:1
                                        # 30*4
USB_MMRAM_OFFSET                        # 4
USB_MMRAM_OFFSET_OFFSET_MSB_SHIFT       * 15
USB_MMRAM_OFFSET_OFFSET_MSB_MASK        * &1F:SHL:USB_MMRAM_OFFSET_OFFSET_MSB_SHIFT
USB_MMRAM_OFFSET_OFFSET_LSB_SHIFT       * 0
USB_MMRAM_OFFSET_OFFSET_LSB_MASK        * &7FFF:SHL:USB_MMRAM_OFFSET_OFFSET_LSB_SHIFT
USB_FLADJ                               # 4
USB_FLADJ_CORE_SW_RESET                 * 1:SHL:31
USB_FLADJ_XHCI_REVISION                 * 1:SHL:29
USB_FLADJ_HOST_U3_PORT_DISABLE          * 1:SHL:28
USB_FLADJ_HOST_U2_PORT_DISABLE          * 1:SHL:27
USB_FLADJ_FLADJ_30MHZ_SHIFT             * 21
USB_FLADJ_FLADJ_30MHZ_MASK              * &3F:SHL:USB_FLADJ_FLADJ_30MHZ_SHIFT
USB_DEBUG_CFG                           # 4
USB_DEBUG_CFG_SEL_SHIFT                 * 0
USB_DEBUG_CFG_SEL_MASK                  * 7:SHL:USB_DEBUG_CFG_SEL_SHIFT
USB_DEBUG_DATA                          # 4
USB_DEV_EBC_EN                          # 4
USB_DEV_EBC_EN_OUTEP15                  * 1:SHL:31
USB_DEV_EBC_EN_INEP15                   * 1:SHL:15
        ASSERT @=&114
                                        ^ &10024
USB_USBSTS                              # 4
USB_USBSTS_HCE                          * 1:SHL:12
USB_USBSTS_CNR                          * 1:SHL:11
USB_USBSTS_SRE                          * 1:SHL:10
USB_USBSTS_RSS                          * 1:SHL:9
USB_USBSTS_SSS                          * 1:SHL:8
USB_USBSTS_PCD                          * 1:SHL:4
USB_USBSTS_EINT                         * 1:SHL:3
USB_USBSTS_HSE                          * 1:SHL:2
USB_USBSTS_HCH                          * 1:SHL:0
        ASSERT @=&10028
                                        ^ &1C100
USB_GSBUSCFG0                           # 4
USB_GSBUSCFG1                           # 4
USB_GTXTHRCFG                           # 4
USB_GRXTHRCFG                           # 4
USB_GCTL                                # 4
USB_GCTL_PWRDNSCALE_SHIFT               * 19
USB_GCTL_PWRDNSCALE_MASK                * &1FFF:SHL:USB_GCTL_PWRDNSCALE_SHIFT
USB_GCTL_MASTERFILTBYPASS               * 1:SHL:18
USB_GCTL_BYPSSETADDR                    * 1:SHL:17
USB_GCTL_U2RSTECN                       * 1:SHL:16
USB_GCTL_FRMSCLDWN_SHIFT                * 14
USB_GCTL_FRMSCLDWN_MASK                 * 3:SHL:USB_GCTL_FRMSCLDWN_SHIFT
USB_GCTL_FRMSCLDWN_STD_DIV1             * 0:SHL:USB_GCTL_FRMSCLDWN_SHIFT
USB_GCTL_FRMSCLDWN_STD_DIV2             * 1:SHL:USB_GCTL_FRMSCLDWN_SHIFT
USB_GCTL_FRMSCLDWN_STD_DIV4             * 2:SHL:USB_GCTL_FRMSCLDWN_SHIFT
USB_GCTL_FRMSCLDWN_STD_DIV8             * 3:SHL:USB_GCTL_FRMSCLDWN_SHIFT
USB_GCTL_PRTCAPDIR_SHIFT                * 12
USB_GCTL_PRTCAPDIR_MASK                 * 3:SHL:USB_GCTL_PRTCAPDIR_SHIFT
USB_GCTL_PRTCAPDIR_DRD_HOST             * 1:SHL:USB_GCTL_PRTCAPDIR_SHIFT
USB_GCTL_PRTCAPDIR_OTG                  * 3:SHL:USB_GCTL_PRTCAPDIR_SHIFT
USB_GCTL_PRTCAPDIR_DRD_DEVICE           * 2:SHL:USB_GCTL_PRTCAPDIR_SHIFT
USB_GCTL_CORESOFTRESET                  * 1:SHL:11
USB_GCTL_DEBUGATTACH                    * 1:SHL:8
USB_GCTL_RAMCLKSEL_SHIFT                * 6
USB_GCTL_RAMCLKSEL_MASK                 * 3:SHL:USB_GCTL_RAMCLKSEL_SHIFT
USB_GCTL_RAMCLKSEL_AXI                  * 0:SHL:USB_GCTL_RAMCLKSEL_SHIFT
USB_GCTL_RAMCLKSEL_PIPE                 * 1:SHL:USB_GCTL_RAMCLKSEL_SHIFT
USB_GCTL_RAMCLKSEL_MAC                  * 3:SHL:USB_GCTL_RAMCLKSEL_SHIFT
USB_GCTL_RAMCLKSEL_PIPE_DIV2            * 2:SHL:USB_GCTL_RAMCLKSEL_SHIFT
USB_GCTL_SCALEDOWN_SHIFT                * 4
USB_GCTL_SCALEDOWN_MASK                 * 3:SHL:USB_GCTL_SCALEDOWN_SHIFT
USB_GCTL_DISSCRAMBLE                    * 1:SHL:3
USB_GCTL_DSBLCLKGTNG                    * 1:SHL:0
                                        # 4
USB_GSTS                                # 4
                                        # 4
USB_GSNPSID                             # 4
USB_GGPIO                               # 4
USB_GUID                                # 4
USB_GUCTL                               # 4
USB_GBUSERRADDRLO                       # 4
USB_GBUSERRADDRHI                       # 4
USB_GPRTBIMAPLO                         # 4
USB_GPRTBIMAPHI                         # 4
USB_GHWPARAMS0                          # 4
USB_GHWPARAMS1                          # 4
USB_GHWPARAMS2                          # 4
USB_GHWPARAMS3                          # 4
USB_GHWPARAMS4                          # 4
USB_GHWPARAMS5                          # 4
USB_GHWPARAMS6                          # 4
USB_GHWPARAMS7                          # 4
USB_GDBGFIFOSPACE                       # 4
USB_GDBGLTSSM                           # 4
                                        # 2*4
USB_GDBGLSPMUX                          # 4
USB_GDBGLSP                             # 4
USB_GDBGEPINFO0                         # 4
USB_GDBGEPINFO1                         # 4
USB_GPRTBIMAP_HSLO                      # 4
USB_GPRTBIMAP_HSHI                      # 4
USB_GPRTBIMAP_FSLO                      # 4
USB_GPRTBIMAP_FSHI                      # 4
                                        # 28*4
USB_GUSB2PHYCFG                         # 4
USB_GUSB2PHYCFG_PHYSOFTRST              * 1:SHL:31
USB_GUSB2PHYCFG_ULPIEXTVBUSINDICATOR    * 1:SHL:18
USB_GUSB2PHYCFG_ULPIEXTVBUSDRV          * 1:SHL:17
USB_GUSB2PHYCFG_ULPICLKSUSM             * 1:SHL:16
USB_GUSB2PHYCFG_ULPIAUTORES             * 1:SHL:15
USB_GUSB2PHYCFG_USBTRDTIM_SHIFT         * 10
USB_GUSB2PHYCFG_USBTRDTIM_MASK          * 15:SHL:USB_GUSB2PHYCFG_USBTRDTIM_SHIFT
USB_GUSB2PHYCFG_ENBLSLPM                * 1:SHL:8
USB_GUSB2PHYCFG_PHYSEL                  * 1:SHL:7
USB_GUSB2PHYCFG_SUSPHY                  * 1:SHL:6
USB_GUSB2PHYCFG_FSINTF                  * 1:SHL:5
USB_GUSB2PHYCFG_ULPI_UTMI_SEL           * 1:SHL:4
USB_GUSB2PHYCFG_PHYIF                   * 1:SHL:3
USB_GUSB2PHYCFG_TOUTCAL_SHIFT           * 0
USB_GUSB2PHYCFG_TOUTCAL_MASK            * 7:SHL:USB_GUSB2PHYCFG_TOUTCAL_SHIFT
                                        # 31*4
USB_GUSB2PHYACC                         # 4
                                        # 15*4
USB_GUSB3PIPECTL                        # 4
                                        # 15*4
USB_GTXFIFOSIZ0                         # 4
USB_GTXFIFOSIZ1                         # 4
USB_GTXFIFOSIZ2                         # 4
USB_GTXFIFOSIZ3                         # 4
USB_GTXFIFOSIZ4                         # 4
USB_GTXFIFOSIZ5                         # 4
USB_GTXFIFOSIZ6                         # 4
USB_GTXFIFOSIZ7                         # 4
USB_GTXFIFOSIZ8                         # 4
USB_GTXFIFOSIZ9                         # 4
USB_GTXFIFOSIZ10                        # 4
USB_GTXFIFOSIZ11                        # 4
USB_GTXFIFOSIZ12                        # 4
USB_GTXFIFOSIZ13                        # 4
USB_GTXFIFOSIZ14                        # 4
USB_GTXFIFOSIZ15                        # 4
                                        # 16*4
USB_GRXFIFOSIZ0                         # 4
USB_GRXFIFOSIZ1                         # 4
USB_GRXFIFOSIZ2                         # 4
                                        # 29*4
USB_GEVNTADRLO                          # 4
USB_GEVNTADRHI                          # 4
USB_GEVNTSIZ                            # 4
USB_GEVNTCOUNT                          # 4
                                        # 124*4
USB_GHWPARAMS8                          # 4
USB_GHWPARAMS9                          # 4
                                        # 62*4
USB_DCFG                                # 4
USB_DCTL                                # 4
USB_DEVTEN                              # 4
USB_DSTS                                # 4
USB_DGCMDPAR                            # 4
USB_DGCMD                               # 4
                                        # 2*4
USB_DALEPENA                            # 4
                                        # 55*4
USB_DEPCMDPAR2_i                        # 4
USB_DEPCMDPAR1_i                        # 4
USB_DEPCMDPAR0_i                        # 4
USB_DEPCMD_i                            # 4
                                        # 252*4
USB_OCFG                                # 4
USB_OCTL                                # 4
USB_OEVT                                # 4
USB_OEVTEN                              # 4
USB_OSTS                                # 4
        ASSERT @=&1CC14

;
; USB3PHY
;
USB3PHY_PhysBase            * &4A084400
USB3PHY_PhysSize            * &900      ; Covers both RX and TX and DPLL

                                                    ^ &800
                                                    # 4
USB3PHY_PLL_STATUS                                  # 4
USB3PHY_PLL_STATUS_PLL_TICOPWDN                     * 1:SHL:16
USB3PHY_PLL_STATUS_PLL_LDOPWDN                      * 1:SHL:15
USB3PHY_PLL_STATUS_SSC_EN_ACK                       * 1:SHL:12
USB3PHY_PLL_STATUS_PLL_HIGHJITTER                   * 1:SHL:5
USB3PHY_PLL_STATUS_PLL_LOSSRES                      * 1:SHL:3
USB3PHY_PLL_STATUS_PLL_RECAL                        * 1:SHL:2
USB3PHY_PLL_STATUS_PLL_LOCK                         * 1:SHL:1
USB3PHY_PLL_STATUS_PLLCTRL_RESET_DONE               * 1:SHL:0
USB3PHY_PLL_GO                                      # 4
USB3PHY_PLL_GO_PLL_GO                               * 1:SHL:0
USB3PHY_PLL_CONFIGURATION1                          # 4
USB3PHY_PLL_CONFIGURATION1_PLL_REGN_SHIFT           * 1
USB3PHY_PLL_CONFIGURATION1_PLL_REGN_MASK            * &FF:SHL:USB3PHY_PLL_CONFIGURATION1_PLL_REGN_SHIFT
USB3PHY_PLL_CONFIGURATION1_PLL_REGM_SHIFT           * 9
USB3PHY_PLL_CONFIGURATION1_PLL_REGM_MASK            * &FFF:SHL:USB3PHY_PLL_CONFIGURATION1_PLL_REGM_SHIFT
USB3PHY_PLL_CONFIGURATION2                          # 4
USB3PHY_PLL_CONFIGURATION2_PLL_IDLE                 * 1:SHL:0
USB3PHY_PLL_CONFIGURATION2_PLL_SELFREQDCO_SHIFT     * 1
USB3PHY_PLL_CONFIGURATION2_PLL_SELFREQDCO_MASK      * 7:SHL:USB3PHY_PLL_CONFIGURATION2_PLL_SELFREQDCO_SHIFT
USB3PHY_PLL_CONFIGURATION2_PLL_SELFREQDCO_500_1000  * 2:SHL:USB3PHY_PLL_CONFIGURATION2_PLL_SELFREQDCO_SHIFT
USB3PHY_PLL_CONFIGURATION2_PLL_SELFREQDCO_1000_2000 * 4:SHL:USB3PHY_PLL_CONFIGURATION2_PLL_SELFREQDCO_SHIFT
USB3PHY_PLL_CONFIGURATION2_PLL_LOCKSEL_SHIFT        * 9
USB3PHY_PLL_CONFIGURATION2_PLL_LOCKSEL_MASK         * 3:SHL:USB3PHY_PLL_CONFIGURATION2_PLL_LOCKSEL_SHIFT
USB3PHY_PLL_CONFIGURATION2_PLL_LOCKSEL_PHASE        * 0:SHL:USB3PHY_PLL_CONFIGURATION2_PLL_LOCKSEL_SHIFT
USB3PHY_PLL_CONFIGURATION2_PLL_LOCKSEL_FREQ         * 1:SHL:USB3PHY_PLL_CONFIGURATION2_PLL_LOCKSEL_SHIFT
USB3PHY_PLL_CONFIGURATION3                          # 4
USB3PHY_PLL_CONFIGURATION3_PLL_SD_SHIFT             * 10
USB3PHY_PLL_CONFIGURATION3_PLL_SD_MASK              * &FF:SHL:USB3PHY_PLL_CONFIGURATION3_PLL_SD_SHIFT
USB3PHY_PLL_SSC_CONFIGURATION1                      # 4
USB3PHY_PLL_SSC_CONFIGURATION1_EN_SSC               * 1:SHL:0
USB3PHY_PLL_SSC_CONFIGURATION1_DOWNSPREAD           * 1:SHL:2
USB3PHY_PLL_SSC_CONFIGURATION2                      # 4
USB3PHY_PLL_SSC_CONFIGURATION2_DELTAM_SHIFT         * 0
USB3PHY_PLL_SSC_CONFIGURATION2_DELTAM_MASK          * &FFFFF:SHL:USB3PHY_PLL_SSC_CONFIGURATION2_DELTAM_SHIFT
USB3PHY_PLL_SSC_CONFIGURATION2_MODFREQDIVIDER_SHIFT * 20
USB3PHY_PLL_SSC_CONFIGURATION2_MODFREQDIVIDER_MASK  * &3FF:SHL:USB3PHY_PLL_SSC_CONFIGURATION2_MODFREQDIVIDER_SHIFT
USB3PHY_PLL_SSC_CONFIGURATION2_DELTAM2              * 1:SHL:30
USB3PHY_PLL_CONFIGURATION4                          # 4
USB3PHY_PLL_CONFIGURATION4_PLL_REGM_F_SHIFT         * 0
USB3PHY_PLL_CONFIGURATION4_PLL_REGM_F_MASK          * &3FFFF:SHL:USB3PHY_PLL_CONFIGURATION4_PLL_REGM_F_SHIFT
        ASSERT @=&824

;
; DSS (DSS + DISPC + DPLL's + HDMI)
;
DSS_PhysBase                * &58000000
DSS_PhysSize                * &80000

;
; BB2D
;
BB2D_PhysBase               * &59000000
BB2D_PhysSize               * &800

;
; MMC
;
MMC1_PhysBase               * &4809C000
MMC2_PhysBase               * &480B4000
MMC3_PhysBase               * &480AD000
MMC4_PhysBase               * &480D1000
MMC_PhysSize                * &400

                                        ^ 0
MMC_HL_REV                              # 4
MMC_HL_HWINFO                           # 4
                                        # 2*4
MMC_HL_SYSCONFIG                        # 4
                                        # 63*4
MMC_SYSCONFIG                           # 4
MMC_SYSCONFIG_AUTOIDLE                  * 1:SHL:0
MMC_SYSCONFIG_SOFTRESET                 * 1:SHL:1
MMC_SYSCONFIG_ENAWAKEUP                 * 1:SHL:2
MMC_SYSCONFIG_SIDLEMODE_SHIFT           * 3
MMC_SYSCONFIG_SIDLEMODE_GOINACTIVE      * 0:SHL:MMC_SYSCONFIG_SIDLEMODE_SHIFT
MMC_SYSCONFIG_SIDLEMODE_IGNORE          * 1:SHL:MMC_SYSCONFIG_SIDLEMODE_SHIFT
MMC_SYSCONFIG_SIDLEMODE_SMART           * 2:SHL:MMC_SYSCONFIG_SIDLEMODE_SHIFT
MMC_SYSCONFIG_SIDLEMODE_SMARTWAKEUP     * 3:SHL:MMC_SYSCONFIG_SIDLEMODE_SHIFT
MMC_SYSCONFIG_SIDLEMODE_MASK            * 3:SHL:MMC_SYSCONFIG_SIDLEMODE_SHIFT
MMC_SYSCONFIG_CLOCKACTIVITY_SHIFT       * 8
MMC_SYSCONFIG_CLOCKACTIVITY_MASK        * 3:SHL:MMC_SYSCONFIG_CLOCKACTIVITY_SHIFT
MMC_SYSCONFIG_CLOCKACTIVITY_BOTH_OFF    * 0:SHL:MMC_SYSCONFIG_CLOCKACTIVITY_SHIFT
MMC_SYSCONFIG_CLOCKACTIVITY_INTERFACE   * 1:SHL:MMC_SYSCONFIG_CLOCKACTIVITY_SHIFT
MMC_SYSCONFIG_CLOCKACTIVITY_FUNCTIONAL  * 2:SHL:MMC_SYSCONFIG_CLOCKACTIVITY_SHIFT
MMC_SYSCONFIG_CLOCKACTIVITY_BOTH_ON     * 3:SHL:MMC_SYSCONFIG_CLOCKACTIVITY_SHIFT
MMC_SYSCONFIG_STANDBYMODE_SHIFT         * 12
MMC_SYSCONFIG_STANDBYMODE_MASK          * 3:SHL:MMC_SYSCONFIG_STANDBYMODE_SHIFT
MMC_SYSCONFIG_STANDBYMODE_FORCE_STANDBY * 0:SHL:MMC_SYSCONFIG_STANDBYMODE_SHIFT
MMC_SYSCONFIG_STANDBYMODE_NOSTANDBY     * 1:SHL:MMC_SYSCONFIG_STANDBYMODE_SHIFT
MMC_SYSCONFIG_STANDBYMODE_SMART_STANDBY * 2:SHL:MMC_SYSCONFIG_STANDBYMODE_SHIFT
MMC_SYSSTATUS                           # 4
MMC_SYSSTATUS_RESETDONE                 * 1:SHL:0
                                        # 3*4
MMC_CSRE                                # 4
MMC_SYSTEST                             # 4
MMC_CON                                 # 4
MMC_CON_OD                              * 1:SHL:0
MMC_CON_INIT                            * 1:SHL:1
MMC_CON_HR                              * 1:SHL:2
MMC_CON_STR                             * 1:SHL:3
MMC_CON_MODE                            * 1:SHL:4
MMC_CON_DW8                             * 1:SHL:5
MMC_CON_MIT                             * 1:SHL:6
MMC_CON_CDP                             * 1:SHL:7
MMC_CON_WPP                             * 1:SHL:8
MMC_CON_DVAL_SHIFT                      * 9
MMC_CON_DVAL_MASK                       * 3:SHL:MMC_CON_DVAL_SHIFT
MMC_CON_CTPL                            * 1:SHL:11
MMC_CON_CEATA                           * 1:SHL:12
MMC_CON_OBIP                            * 1:SHL:13
MMC_CON_OBIE                            * 1:SHL:14
MMC_CON_PADEN                           * 1:SHL:15
MMC_CON_CLKEXTFREE                      * 1:SHL:16
MMC_CON_BOOT_ACK                        * 1:SHL:17
MMC_CON_BOOT_CF0                        * 1:SHL:18
MMC_CON_DDR                             * 1:SHL:19
MMC_CON_DMA_MNS                         * 1:SHL:20
MMC_CON_SDMA_LNE                        * 1:SHL:21
MMC_PWCNT                               # 4
MMC_DLL                                 # 4
                                        # 50*4
MMC_SDMASA                              # 4
MMC_BLK                                 # 4
MMC_ARG                                 # 4
MMC_CMD                                 # 4
MMC_RSP10                               # 4
MMC_RSP32                               # 4
MMC_RSP54                               # 4
MMC_RSP76                               # 4
MMC_DATA                                # 4
MMC_PSTATE                              # 4
MMC_HCTL                                # 4
MMC_HCTL_CBWE                           * 1:SHL:27
MMC_HCTL_REM                            * 1:SHL:26
MMC_HCTL_INS                            * 1:SHL:25
MMC_HCTL_IWE                            * 1:SHL:24
MMC_HCTL_IBG                            * 1:SHL:19
MMC_HCTL_RWC                            * 1:SHL:18
MMC_HCTL_CR                             * 1:SHL:17
MMC_HCTL_SBGR                           * 1:SHL:16
MMC_HCTL_SDVS_SHIFT                     * 9
MMC_HCTL_SDVS_MASK                      * 7:SHL:MMC_HCTL_SDVS_SHIFT
MMC_HCTL_SDVS_1V8                       * 5:SHL:MMC_HCTL_SDVS_SHIFT
MMC_HCTL_SDVS_3V0                       * 6:SHL:MMC_HCTL_SDVS_SHIFT
MMC_HCTL_SDVS_3V3                       * 7:SHL:MMC_HCTL_SDVS_SHIFT
MMC_HCTL_SDBP                           * 1:SHL:8
MMC_HCTL_CDSS                           * 1:SHL:7
MMC_HCTL_CDTL                           * 1:SHL:6
MMC_HCTL_DMAS_SHIFT                     * 3
MMC_HCTL_DMAS_MASK                      * 3:SHL:MMC_HCTL_DMAS_SHIFT
MMC_HCTL_HSPE                           * 1:SHL:2
MMC_HCTL_DTW                            * 1:SHL:1
MMC_HCTL_LED                            * 1:SHL:0
MMC_SYSCTL                              # 4
MMC_SYSCTL_SRD                          * 1:SHL:26
MMC_SYSCTL_SRC                          * 1:SHL:25
MMC_SYSCTL_SRA                          * 1:SHL:24
MMC_SYSCTL_DTO_SHIFT                    * 16
MMC_SYSCTL_DTO_MASK                     * &F:SHL:MMC_SYSCTL_DTO_SHIFT
MMC_SYSCTL_CLKD_SHIFT                   * 6
MMC_SYSCTL_CLKD_MASK                    * &3FF:SHL:MMC_SYSCTL_CLKD_SHIFT
MMC_SYSCTL_CLKD_BITS                    * 10
MMC_SYSCTL_CGS                          * 1:SHL:5
MMC_SYSCTL_CEN                          * 1:SHL:2
MMC_SYSCTL_ICS                          * 1:SHL:1
MMC_SYSCTL_ICE                          * 1:SHL:0
MMC_STAT                                # 4
MMC_STAT_BADA                           * 1:SHL:29
MMC_STAT_CERR                           * 1:SHL:28
MMC_STAT_TE                             * 1:SHL:26
MMC_STAT_ADMAE                          * 1:SHL:25
MMC_STAT_ACE                            * 1:SHL:24
MMC_STAT_DEB                            * 1:SHL:22
MMC_STAT_BCRC                           * 1:SHL:21
MMC_STAT_DTO                            * 1:SHL:20
MMC_STAT_CIE                            * 1:SHL:19
MMC_STAT_CEB                            * 1:SHL:18
MMC_STAT_CCRC                           * 1:SHL:17
MMC_STAT_CTO                            * 1:SHL:16
MMC_STAT_ERRI                           * 1:SHL:15
MMC_STAT_BSR                            * 1:SHL:10
MMC_STAT_OBI                            * 1:SHL:9
MMC_STAT_CIRQ                           * 1:SHL:8
MMC_STAT_CREM                           * 1:SHL:7
MMC_STAT_CINS                           * 1:SHL:6
MMC_STAT_BRR                            * 1:SHL:5
MMC_STAT_BWR                            * 1:SHL:4
MMC_STAT_DMA                            * 1:SHL:3
MMC_STAT_BGE                            * 1:SHL:2
MMC_STAT_TC                             * 1:SHL:1
MMC_STAT_CC                             * 1:SHL:0
MMC_IE                                  # 4
MMC_ISE                                 # 4
MMC_AC12                                # 4
MMC_AC12_PV_ENABLE                      * 1:SHL:31
MMC_AC12_AI_ENABLE                      * 1:SHL:30
MMC_AC12_SCLK_SEL                       * 1:SHL:23
MMC_AC12_ET                             * 1:SHL:22
MMC_AC12_DS_SEL_SHIFT                   * 20
MMC_AC12_DS_SEL_MASK                    * 3:SHL:MMC_AC12_DS_SEL_SHIFT
MMC_AC12_V1V8_SIGEN                     * 1:SHL:19
MMC_AC12_UHSMS_SHIFT                    * 16
MMC_AC12_UHSMS_MASK                     * 7:SHL:MMC_AC12_UHSMS_SHIFT
MMC_AC12_CNI                            * 1:SHL:7
MMC_AC12_ACIE                           * 1:SHL:4
MMC_AC12_ACEB                           * 1:SHL:3
MMC_AC12_ACCE                           * 1:SHL:2
MMC_AC12_ACTO                           * 1:SHL:1
MMC_AC12_ACNE                           * 1:SHL:0
MMC_CAPA                                # 4
MMC_CAPA_AIS                            * 1:SHL:29
MMC_CAPA_BIT64                          * 1:SHL:28
MMC_CAPA_VS18                           * 1:SHL:26
MMC_CAPA_VS30                           * 1:SHL:25
MMC_CAPA_VS33                           * 1:SHL:24
MMC_CAPA_SRS                            * 1:SHL:23
MMC_CAPA_DS                             * 1:SHL:22
MMC_CAPA_HSS                            * 1:SHL:21
MMC_CAPA_AD28                           * 1:SHL:19
MMC_CAPA_MBL_SHIFT                      * 16
MMC_CAPA_MBL_MASK                       * 3:SHL:MMC_CAPA_MBL_SHIFT
MMC_CAPA_MBL_512B                       * 0:SHL:MMC_CAPA_MBL_SHIFT
MMC_CAPA_MBL_1024B                      * 1:SHL:MMC_CAPA_MBL_SHIFT
MMC_CAPA_MBL_2048B                      * 2:SHL:MMC_CAPA_MBL_SHIFT
MMC_CAPA_BCF_SHIFT                      * 8
MMC_CAPA_BCF_MASK                       * &FF:SHL:MMC_CAPA_BCF_SHIFT
MMC_CAPA_BCF_UNKNOWN                    * 0:SHL:MMC_CAPA_BCF_SHIFT
MMC_CAPA_TCU                            * 1:SHL:7
MMC_CAPA_TCF_SHIFT                      * 0
MMC_CAPA_TCF_MASK                       * &3F:SHL:MMC_CAPA_TCF_SHIFT
MMC_CAPA2                               # 4
MMC_CUR_CAPA                            # 4
MMC_CUR_CAPA_CUR_3V3_SHIFT              * 0
MMC_CUR_CAPA_CUR_3V3_MASK               * &FF:SHL:MMC_CUR_CAPA_CUR_3V3_SHIFT
MMC_CUR_CAPA_CUR_3V0_SHIFT              * 8
MMC_CUR_CAPA_CUR_3V0_MASK               * &FF:SHL:MMC_CUR_CAPA_CUR_3V0_SHIFT
MMC_CUR_CAPA_CUR_1V8_SHIFT              * 16
MMC_CUR_CAPA_CUR_1V8_MASK               * &FF:SHL:MMC_CUR_CAPA_CUR_1V8_SHIFT
                                        # 4
MMC_FE                                  # 4
MMC_ADMAES                              # 4
MMC_ADMASAL                             # 4
                                        # 4
MMC_PVINITSD                            # 4
MMC_PVHSSDR12                           # 4
MMC_PVSDR25SDR50                        # 4
MMC_PVSDR104DDR50                       # 4
                                        # 35*4
MMC_REV                                 # 4
        ASSERT @=&300

;
; SATA
;
SATA_PhysBase               * &4A140000
SATA_PhysSize               * &200
SATAMAC_WRAPPER_PhysBase    * &4A141100
SATAMAC_WRAPPER_PhysSize    * &100
SATAPHY_PhysBase            * &4A096000
SATAPHY_PhysSize            * &900      ; Covers both RX and TX and DPLL

                                                    ^ 0
SATA_CAP                                            # 4
SATA_CAP_S64A                                       * 1:SHL:31
SATA_CAP_SNCQ                                       * 1:SHL:30
SATA_CAP_SSNTF                                      * 1:SHL:29
SATA_CAP_SMPS                                       * 1:SHL:28
SATA_CAP_SSS                                        * 1:SHL:27
SATA_CAP_SALP                                       * 1:SHL:26
SATA_CAP_SAL                                        * 1:SHL:25
SATA_CAP_SCLO                                       * 1:SHL:24
SATA_CAP_ISS_SHIFT                                  * 20
SATA_CAP_ISS_MASK                                   * &F:SHL:SATA_CAP_ISS_SHIFT
SATA_CAP_SNZO                                       * 1:SHL:19
SATA_CAP_SAM                                        * 1:SHL:18
SATA_CAP_SPM                                        * 1:SHL:17
SATA_CAP_FBSS                                       * 1:SHL:16
SATA_CAP_PMD                                        * 1:SHL:15
SATA_CAP_SSC                                        * 1:SHL:14
SATA_CAP_PSC                                        * 1:SHL:13
SATA_CAP_NCS_SHIFT                                  * 8
SATA_CAP_NCS_MASK                                   * &1F:SHL:SATA_CAP_NCS_SHIFT
SATA_CAP_CCCS                                       * 1:SHL:7
SATA_CAP_EMS                                        * 1:SHL:6
SATA_CAP_SXS                                        * 1:SHL:5
SATA_CAP_NP_SHIFT                                   * 0
SATA_CAP_NP_MASK                                    * &1F:SHL:SATA_CAP_NP_SHIFT
SATA_GHC                                            # 4
SATA_GHC_AE                                         * 1:SHL:31
SATA_GHC_IE                                         * 1:SHL:1
SATA_GHC_HR                                         * 1:SHL:0
SATA_IS                                             # 4
SATA_PI                                             # 4
SATA_VS                                             # 4
SATA_VS_MJR_SHIFT                                   * 16
SATA_VS_MJR_MASK                                    * &FFFF:SHL:SATA_VS_MJR_SHIFT
SATA_VS_MNR_SHIFT                                   * 0
SATA_VS_MNR_MASK                                    * &FFFF:SHL:SATA_VS_MNR_SHIFT
SATA_CCC_CTRL                                       # 4
SATA_CCC_CTRL_TV_SHIFT                              * 16
SATA_CCC_CTRL_TV_MASK                               * &FFFF:SHL:SATA_CCC_CTRL_TV_SHIFT
SATA_CCC_CTRL_CC_SHIFT                              * 8
SATA_CCC_CTRL_CC_MASK                               * &FF:SHL:SATA_CCC_CTRL_CC_SHIFT
SATA_CCC_CTRL_INT_SHIFT                             * 3
SATA_CCC_CTRL_INT_MASK                              * &1F:SHL:SATA_CCC_CTRL_INT_SHIFT
SATA_CCC_CTRL_EN                                    * 1:SHL:0
SATA_CCC_PORTS                                      # 4
                                                    # 2*4
SATA_CAP2                                           # 4
SATA_CAP2_APST                                      * 1:SHL:2
SATA_CAP2_NVMP                                      * 1:SHL:1
SATA_CAP2_BOH                                       * 1:SHL:0
                                                    # 30*4
SATA_BISTAFR                                        # 4
SATA_BISTCR                                         # 4
SATA_BISTFCTR                                       # 4
SATA_BISTSR                                         # 4
SATA_BISTDECR                                       # 4
                                                    # 2*4
SATA_OOBR                                           # 4
SATA_OOBR_WE                                        * 1:SHL:31
SATA_OOBR_CWMIN_SHIFT                               * 24
SATA_OOBR_CWMIN_MASK                                * &7F:SHL:SATA_OOBR_CWMIN_SHIFT
SATA_OOBR_CWMAX_SHIFT                               * 16
SATA_OOBR_CWMAX_MASK                                * &FF:SHL:SATA_OOBR_CWMAX_SHIFT
SATA_OOBR_CIMIN_SHIFT                               * 8
SATA_OOBR_CIMIN_MASK                                * &FF:SHL:SATA_OOBR_CIMIN_SHIFT
SATA_OOBR_CIMAX_SHIFT                               * 0
SATA_OOBR_CIMAX_MASK                                * &FF:SHL:SATA_OOBR_CIMAX_SHIFT
                                                    # 8*4
SATA_TIMER1MS                                       # 4
SATA_TIMER1MS_TIMV_SHIFT                            * 0
SATA_TIMER1MS_TIMV_MASK                             * &FFFFF:SHL:SATA_TIMER1MS_TIMV_SHIFT
                                                    # 4
SATA_GPARAM1R                                       # 4
SATA_GPARAM2R                                       # 4
SATA_PPARAMR                                        # 4
SATA_TESTR                                          # 4
SATA_VERSIONR                                       # 4
SATA_IDR                                            # 4
SATA_P0CLB                                          # 4 ; Only port 0 on this HBA
SATA_P0CLBU                                         # 4
SATA_P0FB                                           # 4
SATA_P0FBU                                          # 4
SATA_P0IS                                           # 4
SATA_P0IE                                           # 4
SATA_P0CMD                                          # 4
SATA_P0CMD_ICC_SHIFT                                * 28
SATA_P0CMD_ICC_MASK                                 * &F:SHL:SATA_P0CMD_ICC_SHIFT
SATA_P0CMD_ASP                                      * 1:SHL:27
SATA_P0CMD_ALPE                                     * 1:SHL:26
SATA_P0CMD_DLAE                                     * 1:SHL:25
SATA_P0CMD_ATAPI                                    * 1:SHL:24
SATA_P0CMD_APSTE                                    * 1:SHL:23
SATA_P0CMD_FBSCP                                    * 1:SHL:22
SATA_P0CMD_ESP                                      * 1:SHL:21
SATA_P0CMD_CPD                                      * 1:SHL:20
SATA_P0CMD_MPSP                                     * 1:SHL:19
SATA_P0CMD_HPCP                                     * 1:SHL:18
SATA_P0CMD_PMA                                      * 1:SHL:17
SATA_P0CMD_CPS                                      * 1:SHL:16
SATA_P0CMD_CR                                       * 1:SHL:15
SATA_P0CMD_FR                                       * 1:SHL:14
SATA_P0CMD_MPSS                                     * 1:SHL:13
SATA_P0CMD_CCS_SHIFT                                * 8
SATA_P0CMD_CCS_MASK                                 * &1F:SHL:SATA_P0CMD_CCS_SHIFT
SATA_P0CMD_FRE                                      * 1:SHL:4
SATA_P0CMD_CLP                                      * 1:SHL:3
SATA_P0CMD_POD                                      * 1:SHL:2
SATA_P0CMD_SUD                                      * 1:SHL:1
SATA_P0CMD_ST                                       * 1:SHL:0
                                                    # 4
SATA_P0TFD                                          # 4
SATA_P0SIG                                          # 4
SATA_P0SSTS                                         # 4
SATA_P0SCTL                                         # 4
SATA_P0SERR                                         # 4
SATA_P0SACT                                         # 4
SATA_P0CI                                           # 4
SATA_P0SNTF                                         # 4
                                                    # 12*4
SATA_P0DMACR                                        # 4
        ASSERT @=&174
                                                    ^ 0
SATAMAC_SYSCONFIG                                   # 4
SATAMAC_SYSCONFIG_IDLEMODE_SMART_IDLE_WU            * 3:SHL:2
SATAMAC_SYSCONFIG_IDLEMODE_SMART_IDLE               * 2:SHL:2   
SATAMAC_SYSCONFIG_IDLEMODE_NOIDLE                   * 1:SHL:2   
SATAMAC_SYSCONFIG_IDLEMODE_FORCE_IDLE               * 0:SHL:2
SATAMAC_SYSCONFIG_STANDBYMODE_FORCE_STANDBY         * 0:SHL:4
SATAMAC_SYSCONFIG_STANDBYMODE_NOSTANDBY             * 1:SHL:4
SATAMAC_SYSCONFIG_STANDBYMODE_SMART_NO_WKUP         * 2:SHL:4
SATAMAC_SYSCONFIG_STANDBYMODE_SMART_WKUP            * 3:SHL:4
SATAMAC_SYSCONFIG_OVERRIDE0                         * 1:SHL:16
SATAMAC_CDRLOCK                                     # 4
        ASSERT @=&8
                                                    ^ &0
                                                    # 3*4
SATAPHYRX_ANA_PROGRAMMABILITY_REG1                  # 4
                                                    # 3*4
SATAPHYRX_TRIM_REG4                                 # 4
                                                    # 4
SATAPHYRX_DLL_REG1                                  # 4
SATAPHYRX_DIGITAL_MODES_REG1                        # 4
                                                    # 3*4
SATAPHYRX_EQUALIZER_REG1                            # 4
                                                    # 2*4
SATAPHYRX_IO_AND_A2D_OVERRIDES_REG1                 # 4
        ASSERT @=&48
                                                    ^ &400
                                                    # 3*4
SATAPHYRX_FUNC_CONFIG_REG                           # 4
                                                    # 7*4
SATAPHYRX_TEST_CONFIG_REG                           # 4
SATAPHYRX_PATTGEN_PRELOAD                           # 4                        
        ASSERT @=&434
                                                    ^ &800
                                                    # 4
SATAPHY_PLL_STATUS                                  # 4
SATAPHY_PLL_STATUS_PLL_TICOPWDN                     * 1:SHL:16
SATAPHY_PLL_STATUS_PLL_LDOPWDN                      * 1:SHL:15
SATAPHY_PLL_STATUS_SSC_EN_ACK                       * 1:SHL:12
SATAPHY_PLL_STATUS_PLL_HIGHJITTER                   * 1:SHL:5
SATAPHY_PLL_STATUS_PLL_LOSSRES                      * 1:SHL:3
SATAPHY_PLL_STATUS_PLL_RECAL                        * 1:SHL:2
SATAPHY_PLL_STATUS_PLL_LOCK                         * 1:SHL:1
SATAPHY_PLL_STATUS_PLLCTRL_RESET_DONE               * 1:SHL:0
SATAPHY_PLL_GO                                      # 4
SATAPHY_PLL_GO_PLL_GO                               * 1:SHL:0
SATAPHY_PLL_CONFIGURATION1                          # 4
SATAPHY_PLL_CONFIGURATION1_PLL_REGN_SHIFT           * 1
SATAPHY_PLL_CONFIGURATION1_PLL_REGN_MASK            * &FF:SHL:SATAPHY_PLL_CONFIGURATION1_PLL_REGN_SHIFT
SATAPHY_PLL_CONFIGURATION1_PLL_REGM_SHIFT           * 9
SATAPHY_PLL_CONFIGURATION1_PLL_REGM_MASK            * &FFF:SHL:SATAPHY_PLL_CONFIGURATION1_PLL_REGM_SHIFT
SATAPHY_PLL_CONFIGURATION2                          # 4
SATAPHY_PLL_CONFIGURATION2_PLL_IDLE                 * 1:SHL:0
SATAPHY_PLL_CONFIGURATION2_PLL_SELFREQDCO_SHIFT     * 1
SATAPHY_PLL_CONFIGURATION2_PLL_SELFREQDCO_MASK      * 7:SHL:SATAPHY_PLL_CONFIGURATION2_PLL_SELFREQDCO_SHIFT
SATAPHY_PLL_CONFIGURATION2_PLL_SELFREQDCO_500_1000  * 2:SHL:SATAPHY_PLL_CONFIGURATION2_PLL_SELFREQDCO_SHIFT
SATAPHY_PLL_CONFIGURATION2_PLL_SELFREQDCO_1000_2000 * 4:SHL:SATAPHY_PLL_CONFIGURATION2_PLL_SELFREQDCO_SHIFT
SATAPHY_PLL_CONFIGURATION2_PLL_LOCKSEL_SHIFT        * 9
SATAPHY_PLL_CONFIGURATION2_PLL_LOCKSEL_MASK         * 3:SHL:SATAPHY_PLL_CONFIGURATION2_PLL_LOCKSEL_SHIFT
SATAPHY_PLL_CONFIGURATION2_PLL_LOCKSEL_PHASE        * 0:SHL:SATAPHY_PLL_CONFIGURATION2_PLL_LOCKSEL_SHIFT
SATAPHY_PLL_CONFIGURATION2_PLL_LOCKSEL_FREQ         * 1:SHL:SATAPHY_PLL_CONFIGURATION2_PLL_LOCKSEL_SHIFT
SATAPHY_PLL_CONFIGURATION3                          # 4
SATAPHY_PLL_CONFIGURATION3_PLL_SD_SHIFT             * 10
SATAPHY_PLL_CONFIGURATION3_PLL_SD_MASK              * &FF:SHL:SATAPHY_PLL_CONFIGURATION3_PLL_SD_SHIFT
SATAPHY_PLL_SSC_CONFIGURATION1                      # 4
SATAPHY_PLL_SSC_CONFIGURATION1_EN_SSC               * 1:SHL:0
SATAPHY_PLL_SSC_CONFIGURATION1_DOWNSPREAD           * 1:SHL:2
SATAPHY_PLL_SSC_CONFIGURATION2                      # 4
SATAPHY_PLL_SSC_CONFIGURATION2_DELTAM_SHIFT         * 0
SATAPHY_PLL_SSC_CONFIGURATION2_DELTAM_MASK          * &FFFFF:SHL:SATAPHY_PLL_SSC_CONFIGURATION2_DELTAM_SHIFT
SATAPHY_PLL_SSC_CONFIGURATION2_MODFREQDIVIDER_SHIFT * 20
SATAPHY_PLL_SSC_CONFIGURATION2_MODFREQDIVIDER_MASK  * &3FF:SHL:SATAPHY_PLL_SSC_CONFIGURATION2_MODFREQDIVIDER_SHIFT
SATAPHY_PLL_SSC_CONFIGURATION2_DELTAM2              * 1:SHL:30
SATAPHY_PLL_CONFIGURATION4                          # 4
SATAPHY_PLL_CONFIGURATION4_PLL_REGM_F_SHIFT         * 0
SATAPHY_PLL_CONFIGURATION4_PLL_REGM_F_MASK          * &3FFFF:SHL:SATAPHY_PLL_CONFIGURATION4_PLL_REGM_F_SHIFT 
        ASSERT @=&824

;
; GMAC switch
;
GMAC_PhysBase               * &48484000
GMAC_SRAM_PhysBase          * &48486000
GMAC_PhysSize               * &4000

;
; PCIe windows
;
PCIeL3Window1_PhysBase      * &20000000
PCIeL3Window2_PhysBase      * &30000000
PCIeL3Window_PhysSize       * &10000000

;
; PCIe controllers
;
PCIe_SS1_PhysBase           * &51000000
PCIe_SS2_PhysBase           * &51800000
PCIe_SS_Size                * &2200
                                                  ^ &700
PCIECTRL_PL_LAT_REL_TIM                           # 4
PCIECTRL_PL_VENDOR_SPECIFIC_DLLP                  # 4
PCIECTRL_PL_PT_LNK_R                              # 4
PCIECTRL_PL_ACK_FREQ_ASPM                         # 4
PCIECTRL_PL_PT_LNK_CTRL_R                         # 4
PCIECTRL_PL_LN_SKW_R                              # 4
PCIECTRL_PL_SYMB_N_R                              # 4
PCIECTRL_PL_SYMB_T_R                              # 4
PCIECTRL_PL_FL_MSK_R2                             # 4
PCIECTRL_PL_OBNP_SUBREQ_CTRL                      # 4
                                                  # 2*4
PCIECTRL_PL_TR_P_STS_R                            # 4
PCIECTRL_PL_TR_NP_STS_R                           # 4
PCIECTRL_PL_TR_C_STS_R                            # 4
PCIECTRL_PL_Q_STS_R                               # 4
PCIECTRL_PL_VC_TR_A_R1                            # 4
PCIECTRL_PL_VC_TR_A_R2                            # 4
PCIECTRL_PL_VC0_PR_Q_C                            # 4
PCIECTRL_PL_VC0_NPR_Q_C                           # 4
PCIECTRL_PL_VC0_CR_Q_C                            # 4
                                                  # 46*4
PCIECTRL_PL_WIDTH_SPEED_CTL                       # 4
PCIECTRL_PL_PHY_STS_R                             # 4
PCIECTRL_PL_PHY_CTRL_R                            # 4
                                                  # 2*4
PCIECTRL_PL_MSI_CTRL_ADDRESS                      # 4
PCIECTRL_PL_MSI_CTRL_UPPER_ADDRESS                # 4
PCIECTRL_PL_MSI_CTRL_INT_ENABLE_N                 # 4
PCIECTRL_PL_MSI_CTRL_INT_MASK_N                   # 4
PCIECTRL_PL_MSI_CTRL_INT_STATUS_N                 # 4
                                                  # 7*12
PCIECTRL_PL_MSI_CTRL_GPIO                         # 4
                                                  # 11*4
PCIECTRL_PL_PIPE_LOOPBACK                         # 4
PCIECTRL_PL_DBI_RO_WR_EN                          # 4
PCIECTRL_PL_DBI_RO_WR_EN_CX_DBI_RO_WR_EN          * 1:SHL:0
                                                  # 4*4
PCIECTRL_PL_AXIS_SLV_ERR_RESP                     # 4
PCIECTRL_PL_AXIS_SLV_TIMEOUT                      # 4
                                                  # 10*4
PCIECTRL_PL_IATU_INDEX                            # 4
PCIECTRL_PL_IATU_INDEX_REGION_INDEX_SHIFT         * 0
PCIECTRL_PL_IATU_INDEX_REGION_INDEX_MASK          * &F:SHL:PCIECTRL_PL_IATU_INDEX_REGION_INDEX_SHIFT
PCIECTRL_PL_IATU_INDEX_REGION_DIRECTION_OB        * 0:SHL:31
PCIECTRL_PL_IATU_INDEX_REGION_DIRECTION_IB        * 1:SHL:31
PCIECTRL_PL_IATU_REG_CTRL_1                       # 4
PCIECTRL_PL_IATU_REG_CTRL_1_FUNCTION_NUMBER_SHIFT * 20
PCIECTRL_PL_IATU_REG_CTRL_1_FUNCTION_NUMBER_MASK  * &1F:SHL:PCIECTRL_PL_IATU_REG_CTRL_1_FUNCTION_NUMBER_SHIFT
PCIECTRL_PL_IATU_REG_CTRL_1_AT_SHIFT              * 16
PCIECTRL_PL_IATU_REG_CTRL_1_AT_MASK               * 3:SHL:PCIECTRL_PL_IATU_REG_CTRL_1_AT_SHIFT
PCIECTRL_PL_IATU_REG_CTRL_1_ATTR_SHIFT            * 9
PCIECTRL_PL_IATU_REG_CTRL_1_ATTR_MASK             * 3:SHL:PCIECTRL_PL_IATU_REG_CTRL_1_ATTR_SHIFT
PCIECTRL_PL_IATU_REG_CTRL_1_TD                    * 1:SHL:8
PCIECTRL_PL_IATU_REG_CTRL_1_TC_SHIFT              * 5
PCIECTRL_PL_IATU_REG_CTRL_1_TC_MASK               * 7:SHL:PCIECTRL_PL_IATU_REG_CTRL_1_TC_SHIFT
PCIECTRL_PL_IATU_REG_CTRL_1_TYPE_SHIFT            * 0
PCIECTRL_PL_IATU_REG_CTRL_1_TYPE_MASK             * &1F:SHL:PCIECTRL_PL_IATU_REG_CTRL_1_TYPE_SHIFT
PCIECTRL_PL_IATU_REG_CTRL_2                       # 4
PCIECTRL_PL_IATU_REG_CTRL_2_MESSAGECODE_SHIFT     * 0
PCIECTRL_PL_IATU_REG_CTRL_2_MESSAGECODE_MASK      * &FF:SHL:PCIECTRL_PL_IATU_REG_CTRL_2_MESSAGECODE_SHIFT
PCIECTRL_PL_IATU_REG_CTRL_2_BAR_NUMBER_SHIFT      * 8
PCIECTRL_PL_IATU_REG_CTRL_2_BAR_NUMBER_MASK       * 7:SHL:PCIECTRL_PL_IATU_REG_CTRL_2_BAR_NUMBER_SHIFT
PCIECTRL_PL_IATU_REG_CTRL_2_TC_MATCH_ENABLE       * 1:SHL:14
PCIECTRL_PL_IATU_REG_CTRL_2_TD_MATCH_ENABLE       * 1:SHL:15
PCIECTRL_PL_IATU_REG_CTRL_2_ATTR_MATCH_ENABLE     * 1:SHL:16
PCIECTRL_PL_IATU_REG_CTRL_2_AT_MATCH_ENABLE       * 1:SHL:18
PCIECTRL_PL_IATU_REG_CTRL_2_FUNCTION_NUMBER_MATCH_ENABLE         * 1:SHL:19
PCIECTRL_PL_IATU_REG_CTRL_2_VIRTUAL_FUNCTION_NUMBER_MATCH_ENABLE * 1:SHL:20
PCIECTRL_PL_IATU_REG_CTRL_2_MESSAGE_CODE_MATCH_ENABLE            * 1:SHL:21
PCIECTRL_PL_IATU_REG_CTRL_2_RESPONSE_CODE_SHIFT                  * 24
PCIECTRL_PL_IATU_REG_CTRL_2_RESPONSE_CODE_MASK                   * 3:SHL:PCIECTRL_PL_IATU_REG_CTRL_2_RESPONSE_CODE_SHIFT
PCIECTRL_PL_IATU_REG_CTRL_2_RESPONSE_CODE_NO_OVERRIDE            * 0:SHL:PCIECTRL_PL_IATU_REG_CTRL_2_RESPONSE_CODE_SHIFT
PCIECTRL_PL_IATU_REG_CTRL_2_RESPONSE_CODE_UNSUPPORTED            * 1:SHL:PCIECTRL_PL_IATU_REG_CTRL_2_RESPONSE_CODE_SHIFT
PCIECTRL_PL_IATU_REG_CTRL_2_RESPONSE_CODE_ABORT                  * 2:SHL:PCIECTRL_PL_IATU_REG_CTRL_2_RESPONSE_CODE_SHIFT
PCIECTRL_PL_IATU_REG_CTRL_2_FUZZY_TYPE_MATCH_MODE * 1:SHL:27
PCIECTRL_PL_IATU_REG_CTRL_2_CFG_SHIFT_MODE        * 1:SHL:28
PCIECTRL_PL_IATU_REG_CTRL_2_INVERT_MODE           * 1:SHL:29
PCIECTRL_PL_IATU_REG_CTRL_2_MATCH_MODE            * 1:SHL:30
PCIECTRL_PL_IATU_REG_CTRL_2_REGION_ENABLE         * 1:SHL:31
PCIECTRL_PL_IATU_REG_LOWER_BASE                   # 4
PCIECTRL_PL_IATU_REG_LOWER_BASE_IB_MASK           * &FFFFFFFF
PCIECTRL_PL_IATU_REG_LOWER_BASE_OB_MASK           * &0FFFFFFF
PCIECTRL_PL_IATU_REG_UPPER_BASE                   # 4
PCIECTRL_PL_IATU_REG_LIMIT                        # 4
PCIECTRL_PL_IATU_REG_LOWER_TARGET                 # 4
PCIECTRL_PL_IATU_REG_LOWER_TARGET_BUS_SHIFT       * 24
PCIECTRL_PL_IATU_REG_LOWER_TARGET_DEV_SHIFT       * 19
PCIECTRL_PL_IATU_REG_LOWER_TARGET_FN_SHIFT        * 16
PCIECTRL_PL_IATU_REG_UPPER_TARGET                 # 4
PCIECTRL_PL_IATU_REG_CTRL_3                       # 4
        ASSERT @=&924
                                              ^ &2000
PCIECTRL_TI_CONF_REVISION                     # 4
                                              # 3*4
PCIECTRL_TI_CONF_SYSCONFIG                    # 4
                                              # 4
PCIECTRL_TI_CONF_IRQ_EOI                      # 4
                                              # 4
PCIECTRL_TI_CONF_IRQSTATUS_RAW_MAIN           # 4
PCIECTRL_TI_CONF_IRQSTATUS_MAIN               # 4 
PCIECTRL_TI_CONF_IRQENABLE_SET_MAIN           # 4 
PCIECTRL_TI_CONF_IRQENABLE_CLR_MAIN           # 4 
PCIECTRL_TI_CONF_IRQ_MAIN_CFG_MSE_EVT         * 1:SHL:14
PCIECTRL_TI_CONF_IRQ_MAIN_BME_EVT             * 1:SHL:13
PCIECTRL_TI_CONF_IRQ_MAIN_LINK_UP_EVT         * 1:SHL:12
PCIECTRL_TI_CONF_IRQ_MAIN_LINK_REQ_RST        * 1:SHL:11
PCIECTRL_TI_CONF_IRQ_MAIN_PM_PME              * 1:SHL:10
PCIECTRL_TI_CONF_IRQ_MAIN_PME_TO_ACK          * 1:SHL:9
PCIECTRL_TI_CONF_IRQ_MAIN_PME_TURN_OFF        * 1:SHL:8
PCIECTRL_TI_CONF_IRQ_MAIN_ERR_ECRC            * 1:SHL:5
PCIECTRL_TI_CONF_IRQ_MAIN_ERR_AXI             * 1:SHL:4
PCIECTRL_TI_CONF_IRQ_MAIN_ERR_COR             * 1:SHL:3
PCIECTRL_TI_CONF_IRQ_MAIN_ERR_NONFATAL        * 1:SHL:2
PCIECTRL_TI_CONF_IRQ_MAIN_ERR_FATAL           * 1:SHL:1
PCIECTRL_TI_CONF_IRQ_MAIN_ERR_SYS             * 1:SHL:0
PCIECTRL_TI_CONF_IRQSTATUS_RAW_MSI            # 4 
PCIECTRL_TI_CONF_IRQSTATUS_MSI                # 4 
PCIECTRL_TI_CONF_IRQENABLE_SET_MSI            # 4
PCIECTRL_TI_CONF_IRQENABLE_CLR_MSI            # 4
PCIECTRL_TI_CONF_IRQ_MSI_MSI                  * 1:SHL:4
PCIECTRL_TI_CONF_IRQ_MSI_INTD                 * 1:SHL:3
PCIECTRL_TI_CONF_IRQ_MSI_INTC                 * 1:SHL:2
PCIECTRL_TI_CONF_IRQ_MSI_INTB                 * 1:SHL:1
PCIECTRL_TI_CONF_IRQ_MSI_INTA                 * 1:SHL:0
PCIECTRL_TI_CONF_IRQ_MSI_INTABCD_SHIFT        * 0
PCIECTRL_TI_CONF_IRQ_MSI_INTABCD_MASK         * &F:SHL:PCIECTRL_TI_CONF_IRQ_MSI_INTABCD_SHIFT
                                              # 48*4
PCIECTRL_TI_CONF_DEVICE_TYPE                  # 4
PCIECTRL_TI_CONF_DEVICE_TYPE_SHIFT            * 0
PCIECTRL_TI_CONF_DEVICE_TYPE_MASK             * 15:SHL:PCIECTRL_TI_CONF_DEVICE_TYPE_SHIFT
PCIECTRL_TI_CONF_DEVICE_TYPE_EP               * 0:SHL:PCIECTRL_TI_CONF_DEVICE_TYPE_SHIFT
PCIECTRL_TI_CONF_DEVICE_TYPE_LEG_EP           * 1:SHL:PCIECTRL_TI_CONF_DEVICE_TYPE_SHIFT
PCIECTRL_TI_CONF_DEVICE_TYPE_RC               * 4:SHL:PCIECTRL_TI_CONF_DEVICE_TYPE_SHIFT
PCIECTRL_TI_CONF_DEVICE_CMD                   # 4
PCIECTRL_TI_CONF_DEVICE_CMD_BUS_NUM_SHIFT     * 21
PCIECTRL_TI_CONF_DEVICE_CMD_BUS_NUM_MASK      * &FF:SHL:PCIECTRL_TI_CONF_DEVICE_CMD_BUS_NUM_SHIFT
PCIECTRL_TI_CONF_DEVICE_CMD_DEV_NUM_SHIFT     * 16
PCIECTRL_TI_CONF_DEVICE_CMD_DEV_NUM_MASK      * &1F:SHL:PCIECTRL_TI_CONF_DEVICE_CMD_DEV_NUM_SHIFT
PCIECTRL_TI_CONF_DEVICE_CMD_LTSSM_STATE_SHIFT * 2
PCIECTRL_TI_CONF_DEVICE_CMD_LTSSM_STATE_MASK  * &3F:SHL:PCIECTRL_TI_CONF_DEVICE_CMD_LTSSM_STATE_SHIFT
PCIECTRL_TI_CONF_DEVICE_CMD_APP_REQ_RETRY_EN  * 1:SHL:1
PCIECTRL_TI_CONF_DEVICE_CMD_LTSSM_EN          * 1:SHL:0
PCIECTRL_TI_CONF_PM_CTRL                      # 4 
PCIECTRL_TI_CONF_PHY_CS                       # 4
PCIECTRL_TI_CONF_PHY_CS_REVERSE_LANES         * 1:SHL:0
PCIECTRL_TI_CONF_PHY_CS_LINK_UP               * 1:SHL:16
                                              # 5*4
PCIECTRL_TI_CONF_INTX_ASSERT                  # 4
PCIECTRL_TI_CONF_INTX_ASSERT_ASSERT_F0        * 1:SHL:0
PCIECTRL_TI_CONF_INTX_DEASSERT                # 4
PCIECTRL_TI_CONF_INTX_ASSERT_DEASSERT_F0      * 1:SHL:0
PCIECTRL_TI_CONF_MSI_XMT                      # 4
PCIECTRL_TI_CONF_MSI_XMT_MSI_REQ_GRANT        * 1:SHL:0
PCIECTRL_TI_CONF_MSI_XMT_MSI_FUNC_NUM_SHIFT   * 1
PCIECTRL_TI_CONF_MSI_XMT_MSI_FUNC_NUM_MASK    * 7:SHL:PCIECTRL_TI_CONF_MSI_XMT_MSI_FUNC_NUM_SHIFT
PCIECTRL_TI_CONF_MSI_XMT_MSI_TC_SHIFT         * 4
PCIECTRL_TI_CONF_MSI_XMT_MSI_TC_MASK          * 7:SHL:PCIECTRL_TI_CONF_MSI_XMT_MSI_TC_SHIFT
PCIECTRL_TI_CONF_MSI_XMT_MSI_VECTOR_SHIFT     * 7
PCIECTRL_TI_CONF_MSI_XMT_MSI_VECTOR_MASK      * &1F:SHL:PCIECTRL_TI_CONF_MSI_XMT_MSI_VECTOR_SHIFT
                                              # 4*4
PCIECTRL_TI_CONF_DEBUG_CFG                    # 4 
PCIECTRL_TI_CONF_DEBUG_DATA                   # 4 
PCIECTRL_TI_CONF_DIAG_CTRL                    # 4
        ASSERT @=&214C

;
; PCIe PHY
;
PCIePHY_PhysBase            * &4A094000
PCIePHY_PhysSize            * &800      ; Covers both RX and TX
                                   ^ 0
                                   # 3*4
PCIEPHYRX_ANA_PROGRAMMABILITY_REG1 # 4
                                   # 3*4
PCIEPHYRX_TRIM_REG4                # 4
                                   # 4
PCIEPHYRX_DLL_REG1                 # 4
PCIEPHYRX_DIGITAL_MODES_REG1       # 4
                                   # 3*4
PCIEPHYRX_EQUALIZER_REG1           # 4
        ASSERT @=&3C
                                   ^ &400
                                   # 3*4
PCIEPHYTX_FUNC_CONFIG_REG          # 4
PCIEPHYTX_DRIVER_DATA_CONFIG1      # 4
                                   # 6*4
PCIEPHYTX_TEST_CONFIG_REG          # 4
PCIEPHYTX_PATTGEN_PRELOAD          # 4
        ASSERT @=&434

;
; Open core protocol translation 1 = USB_PHY1 + USB SS PHY + USB OTG PLL + USB_PHY2
;                                2 = VIDEO1 DPLL + VIDEO2 DPLL + HDMI DPLL
;                                3 = PCIe PHY's + PCIe DPLL + SATA PHY + SATA DPLL
;
OCP2SCP1_PhysBase           * &4A080000
OCP2SCP2_PhysBase           * &4A0A0000
OCP2SCP3_PhysBase           * &4A090000
OCP2SCP_PhysSize            * &400
                                         ^ 0
OCP2SCP_REVISION                         # 4
                                         # 3*4
OCP2SCP_SYSCONFIG                        # 4
OCP2SCP_SYSCONFIG_AUTOIDLE               * 1:SHL:0
OCP2SCP_SYSCONFIG_SOFTRESET              * 1:SHL:1
OCP2SCP_SYSCONFIG_IDLEMODE_SHIFT         * 3
OCP2SCP_SYSCONFIG_IDLEMODE_MASK          * 3:SHL:OCP2SCP_SYSCONFIG_IDLEMODE_SHIFT
OCP2SCP_SYSCONFIG_IDLEMODE_SMART_IDLE_WU * 3:SHL:2
OCP2SCP_SYSCONFIG_IDLEMODE_SMART_IDLE    * 2:SHL:2
OCP2SCP_SYSCONFIG_IDLEMODE_NOIDLE        * 1:SHL:2
OCP2SCP_SYSCONFIG_IDLEMODE_FORCE_IDLE    * 0:SHL:2
OCP2SCP_SYSSTATUS                        # 4
OCP2SCP_SYSSTATUS_RESETDONE              * 1:SHL:0
OCP2SCP_TIMING                           # 4
OCP2SCP_TIMING_SYNC2_SHIFT               * 0
OCP2SCP_TIMING_SYNC2_MASK                * 15:SHL:OCP2SCP_TIMING_SYNC2_SHIFT
OCP2SCP_TIMING_SYNC1_SHIFT               * 4
OCP2SCP_TIMING_SYNC1_MASK                * 7:SHL:OCP2SCP_TIMING_SYNC1_SHIFT
OCP2SCP_TIMING_DIVISIONRATIO_SHIFT       * 7
OCP2SCP_TIMING_DIVISIONRATIO_MASK        * 7:SHL:OCP2SCP_TIMING_DIVISIONRATIO_SHIFT
        ASSERT @=&1C

;
; GPIO
;
GPIO1_PhysBase              * &4AE10000
GPIO2_PhysBase              * &48055000
GPIO3_PhysBase              * &48057000
GPIO4_PhysBase              * &48059000
GPIO5_PhysBase              * &4805B000
GPIO6_PhysBase              * &4805D000
GPIO7_PhysBase              * &48051000
GPIO8_PhysBase              * &48053000
GPIO_PhysSize               * &200

                            ^ 0
GPIO_REVISION               # 4
                            # 3*4
GPIO_SYSCONFIG              # 4
                            # 3*4
GPIO_EOI                    # 4
GPIO_IRQSTATUS_RAW_0        # 4
GPIO_IRQSTATUS_RAW_1        # 4
GPIO_IRQSTATUS_0            # 4
GPIO_IRQSTATUS_1            # 4
GPIO_IRQSTATUS_SET_0        # 4
GPIO_IRQSTATUS_SET_1        # 4
GPIO_IRQSTATUS_CLR_0        # 4
GPIO_IRQSTATUS_CLR_1        # 4
GPIO_IRQWAKEN_0             # 4
GPIO_IRQWAKEN_1             # 4
                            # 50*4
GPIO_SYSSTATUS              # 4
                            # 6*4
GPIO_CTRL                   # 4
GPIO_OE                     # 4
GPIO_DATAIN                 # 4
GPIO_DATAOUT                # 4
GPIO_LEVELDETECT0           # 4
GPIO_LEVELDETECT1           # 4
GPIO_RISINGDETECT           # 4
GPIO_FALLINGDETECT          # 4
GPIO_DEBOUNCEENABLE         # 4
GPIO_DEBOUNCINGTIME         # 4
                            # 14*4
GPIO_CLEARDATAOUT           # 4
GPIO_SETDATAOUT             # 4
        ASSERT @=&198

;
; Multichannel audio serial port
;
MCASP1_PhysBase             * &48460000
MCASP2_PhysBase             * &48464000
MCASP3_PhysBase             * &48468000
MCASP4_PhysBase             * &4846C000
MCASP5_PhysBase             * &48470000
MCASP6_PhysBase             * &48474000
MCASP7_PhysBase             * &48478000
MCASP8_PhysBase             * &4847C000
MCASP_PhysSize              * &300

                                     ^ 0
MCASP_PID                            # 4
MCASP_SYSCONFIG                      # 4
MCASP_SYSCONFIG_IDLE_MODE_SMART_IDLE * 2:SHL:0   
MCASP_SYSCONFIG_IDLE_MODE_NOIDLE     * 1:SHL:0   
MCASP_SYSCONFIG_IDLE_MODE_FORCE_IDLE * 0:SHL:0
                                     # 2*4
MCASP_PFUNC                          # 4
MCASP_PDIR                           # 4
MCASP_PDOUT                          # 4
MCASP_PDIN                           # 0
MCASP_PDSET                          # 4
MCASP_PDCLR                          # 4
MCASP_PD_AFSR                        * 1:SHL:31
MCASP_PD_ACLKR                       * 1:SHL:29
MCASP_PD_AFSX                        * 1:SHL:28
MCASP_PD_AHCLKX                      * 1:SHL:27
MCASP_PD_ACLKX                       * 1:SHL:26
MCASP_PD_AXR15                       * 1:SHL:15
MCASP_PD_AXR14                       * 1:SHL:14
MCASP_PD_AXR13                       * 1:SHL:13
MCASP_PD_AXR12                       * 1:SHL:12
MCASP_PD_AXR11                       * 1:SHL:11
MCASP_PD_AXR10                       * 1:SHL:10
MCASP_PD_AXR9                        * 1:SHL:9
MCASP_PD_AXR8                        * 1:SHL:8
MCASP_PD_AXR7                        * 1:SHL:7
MCASP_PD_AXR6                        * 1:SHL:6
MCASP_PD_AXR5                        * 1:SHL:5
MCASP_PD_AXR4                        * 1:SHL:4
MCASP_PD_AXR3                        * 1:SHL:3
MCASP_PD_AXR2                        * 1:SHL:2
MCASP_PD_AXR1                        * 1:SHL:1
MCASP_PD_AXR0                        * 1:SHL:0
                                     # 8*4
MCASP_GBLCTL                         # 4
MCASP_GBLCTL_XFRST                   * 1:SHL:12
MCASP_GBLCTL_XSMRST                  * 1:SHL:11
MCASP_GBLCTL_XSRCLR                  * 1:SHL:10
MCASP_GBLCTL_XHCLKRST                * 1:SHL:9
MCASP_GBLCTL_XCLKRST                 * 1:SHL:8
MCASP_GBLCTL_RFRST                   * 1:SHL:4
MCASP_GBLCTL_RSMRST                  * 1:SHL:3
MCASP_GBLCTL_RSRCLR                  * 1:SHL:2
MCASP_GBLCTL_RHCLKRST                * 1:SHL:1
MCASP_GBLCTL_RCLKRST                 * 1:SHL:0
MCASP_AMUTE                          # 4
MCASP_LBCTL                          # 4
MCASP_LBCTL_IOLBEN                   * 1:SHL:4
MCASP_LBCTL_MODE_SHIFT               * 2
MCASP_LBCTL_MODE_MASK                * 3:SHL:MCASP_LBCTL_MODE_SHIFT
MCASP_LBCTL_MODE_NORMAL              * 1:SHL:MCASP_LBCTL_MODE_SHIFT
MCASP_LBCTL_ORD                      * 1:SHL:1
MCASP_LBCTL_DLBEN                    * 1:SHL:0
MCASP_TXDITCTL                       # 4
MCASP_TXDITCTL_VA                    * 1:SHL:2
MCASP_TXDITCTL_VB                    * 1:SHL:3
MCASP_TXDITCTL_DITEN                 * 1:SHL:0
                                     # 3*4
MCASP_GBLCTLR                        # 4
MCASP_GBLCTLR_XFRST                  * 1:SHL:12
MCASP_GBLCTLR_XSMRST                 * 1:SHL:11
MCASP_GBLCTLR_XSRCLR                 * 1:SHL:10
MCASP_GBLCTLR_XHCLKRST               * 1:SHL:9
MCASP_GBLCTLR_XCLKRST                * 1:SHL:8
MCASP_GBLCTLR_RFRST                  * 1:SHL:4
MCASP_GBLCTLR_RSMRST                 * 1:SHL:3
MCASP_GBLCTLR_RSRCLR                 * 1:SHL:2
MCASP_GBLCTLR_RHCLKRST               * 1:SHL:1
MCASP_GBLCTLR_RCLKRST                * 1:SHL:0
MCASP_RXMASK                         # 4
MCASP_RXFMT                          # 4
MCASP_RXFMT_RDATDLY_SHIFT            * 16
MCASP_RXFMT_RDATDLY_MASK             * 3:SHL:MCASP_RXFMT_RDATDLY_SHIFT
MCASP_RXFMT_RRVRS                    * 1:SHL:15
MCASP_RXFMT_RPAD_SHIFT               * 13
MCASP_RXFMT_RPAD_MASK                * 3:SHL:MCASP_RXFMT_RPAD_SHIFT
MCASP_RXFMT_RPBIT_SHIFT              * 8
MCASP_RXFMT_RPBIT_MASK               * &1F:SHL:MCASP_RXFMT_RPBIT_SHIFT
MCASP_RXFMT_RSSZ_SHIFT               * 4
MCASP_RXFMT_RSSZ_MASK                * &F:SHL:MCASP_RXFMT_RSSZ_SHIFT
MCASP_RXFMT_RSSZ_8B                  * &3:SHL:MCASP_RXFMT_RSSZ_SHIFT
MCASP_RXFMT_RSSZ_12B                 * &5:SHL:MCASP_RXFMT_RSSZ_SHIFT
MCASP_RXFMT_RSSZ_16B                 * &7:SHL:MCASP_RXFMT_RSSZ_SHIFT
MCASP_RXFMT_RSSZ_20B                 * &9:SHL:MCASP_RXFMT_RSSZ_SHIFT
MCASP_RXFMT_RSSZ_24B                 * &B:SHL:MCASP_RXFMT_RSSZ_SHIFT
MCASP_RXFMT_RSSZ_28B                 * &D:SHL:MCASP_RXFMT_RSSZ_SHIFT
MCASP_RXFMT_RSSZ_32B                 * &F:SHL:MCASP_RXFMT_RSSZ_SHIFT
MCASP_RXFMT_RBUSEL                   * 1:SHL:3
MCASP_RXFMT_RROT_SHIFT               * 0
MCASP_RXFMT_RROT_MASK                * 7:SHL:MCASP_RXFMT_RROT_SHIFT
MCASP_RXFMT_RROT_0B                  * 0:SHL:MCASP_RXFMT_RROT_SHIFT
MCASP_RXFMT_RROT_4B                  * 1:SHL:MCASP_RXFMT_RROT_SHIFT
MCASP_RXFMT_RROT_8B                  * 2:SHL:MCASP_RXFMT_RROT_SHIFT
MCASP_RXFMT_RROT_12B                 * 3:SHL:MCASP_RXFMT_RROT_SHIFT
MCASP_RXFMT_RROT_16B                 * 4:SHL:MCASP_RXFMT_RROT_SHIFT
MCASP_RXFMT_RROT_20B                 * 5:SHL:MCASP_RXFMT_RROT_SHIFT
MCASP_RXFMT_RROT_24B                 * 6:SHL:MCASP_RXFMT_RROT_SHIFT
MCASP_RXFMT_RROT_28B                 * 7:SHL:MCASP_RXFMT_RROT_SHIFT
MCASP_RXFMCTL                        # 4
MCASP_RXFMCTL_FSRP                   * 1:SHL:0
MCASP_RXFMCTL_FSRM                   * 1:SHL:1
MCASP_RXFMCTL_FRWID                  * 1:SHL:4
MCASP_RXFMCTL_RMOD_SHIFT             * 7
MCASP_RXFMCTL_RMOD_MASK              * &1FF:SHL:MCASP_RXFMCTL_RMOD_SHIFT
MCASP_ACLKRCTL                       # 4
MCASP_ACLKRCTL_BUSY                  * 1:SHL:20
MCASP_ACLKRCTL_DIVBUSY               * 1:SHL:19
MCASP_ACLKRCTL_ADJBUSY               * 1:SHL:18
MCASP_ACLKRCTL_CLKRADJ_SHIFT         * 16
MCASP_ACLKRCTL_CLKRADJ_MASK          * 3:SHL:MCASP_ACLKRCTL_CLKRADJ_SHIFT
MCASP_ACLKRCTL_CLKRP                 * 1:SHL:7
MCASP_ACLKRCTL_CLKRM                 * 1:SHL:5
MCASP_ACLKRCTL_CLKRDIV_SHIFT         * 0
MCASP_ACLKRCTL_CLKRDIV_MASK          * &1F:SHL:MCASP_ACLKRCTL_CLKRDIV_SHIFT
MCASP_AHCLKRCTL                      # 4
MCASP_AHCLKRCTL_BUSY                 * 1:SHL:20
MCASP_AHCLKRCTL_DIVBUSY              * 1:SHL:19
MCASP_AHCLKRCTL_ADJBUSY              * 1:SHL:18
MCASP_AHCLKRCTL_HCLKRADJ_SHIFT       * 16
MCASP_AHCLKRCTL_HCLKRADJ_MASK        * 3:SHL:MCASP_AHCLKRCTL_HCLKRADJ_SHIFT
MCASP_AHCLKRCTL_HCLKRP               * 1:SHL:14
MCASP_AHCLKRCTL_HCLKRM               * 1:SHL:15
MCASP_AHCLKRCTL_HCLKRDIV_SHIFT       * 0
MCASP_AHCLKRCTL_HCLKRDIV_MASK        * &FFF:SHL:MCASP_AHCLKRCTL_HCLKRDIV_SHIFT
MCASP_RXTDM                          # 4
MCASP_EVTCTLR                        # 4
MCASP_EVTCTLR_ROVRN                  * 1:SHL:0
MCASP_EVTCTLR_RSYNCERR               * 1:SHL:1
MCASP_EVTCTLR_RCKFAIL                * 1:SHL:2
MCASP_EVTCTLR_RDMAERR                * 1:SHL:3
MCASP_EVTCTLR_RLAST                  * 1:SHL:4
MCASP_EVTCTLR_RDATA                  * 1:SHL:5
MCASP_EVTCTLR_RSTAFRM                * 1:SHL:7
MCASP_RXSTAT                         # 4
MCASP_RXSTAT_ROVRN                   * 1:SHL:0
MCASP_RXSTAT_RSYNCERR                * 1:SHL:1
MCASP_RXSTAT_RCKFAIL                 * 1:SHL:2
MCASP_RXSTAT_RTDMSLOT                * 1:SHL:3
MCASP_RXSTAT_RLAST                   * 1:SHL:4
MCASP_RXSTAT_RDATA                   * 1:SHL:5
MCASP_RXSTAT_RSTAFRM                 * 1:SHL:6
MCASP_RXSTAT_RDMAERR                 * 1:SHL:7
MCASP_RXSTAT_RERR                    * 1:SHL:8
MCASP_RXTDMSLOT                      # 4
MCASP_RXTDMSLOT_RSLOTCNT_SHIFT       * 0
MCASP_RXTDMSLOT_RSLOTCNT_MASK        * &1FF:SHL:MCASP_RXTDMSLOT_RSLOTCNT_SHIFT
MCASP_RXCLKCHK                       # 4
MCASP_RXCLKCHK_RCNT_SHIFT            * 24
MCASP_RXCLKCHK_RCNT_MASK             * &FF:SHL:MCASP_RXCLKCHK_RCNT_SHIFT
MCASP_RXCLKCHK_RMAX_SHIFT            * 16
MCASP_RXCLKCHK_RMAX_MASK             * &FF:SHL:MCASP_RXCLKCHK_RMAX_SHIFT
MCASP_RXCLKCHK_RMIN_SHIFT            * 8
MCASP_RXCLKCHK_RMIN_MASK             * &FF:SHL:MCASP_RXCLKCHK_RMIN_SHIFT
MCASP_RXCLKCHK_RPS_SHIFT             * 0
MCASP_RXCLKCHK_RPS_MASK              * &F:SHL:MCASP_RXCLKCHK_RPS_SHIFT
MCASP_REVTCTL                        # 4
MCASP_REVTCTL_RDATDMA                * 1:SHL:0
                                     # 4*4
MCASP_GBLCTLX                        # 4
MCASP_GBLCTLX_XFRST                  * 1:SHL:12
MCASP_GBLCTLX_XSMRST                 * 1:SHL:11
MCASP_GBLCTLX_XSRCLR                 * 1:SHL:10
MCASP_GBLCTLX_XHCLKRST               * 1:SHL:9
MCASP_GBLCTLX_XCLKRST                * 1:SHL:8
MCASP_GBLCTLX_RFRST                  * 1:SHL:4
MCASP_GBLCTLX_RSMRST                 * 1:SHL:3
MCASP_GBLCTLX_RSRCLR                 * 1:SHL:2
MCASP_GBLCTLX_RHCLKRST               * 1:SHL:1
MCASP_GBLCTLX_RCLKRST                * 1:SHL:0
MCASP_TXMASK                         # 4
MCASP_TXFMT                          # 4
MCASP_TXFMT_XDATDLY_SHIFT            * 16
MCASP_TXFMT_XDATDLY_MASK             * 3:SHL:MCASP_RXFMT_RDATDLY_SHIFT
MCASP_TXFMT_XRVRS                    * 1:SHL:15
MCASP_TXFMT_XPAD_SHIFT               * 13
MCASP_TXFMT_XPAD_MASK                * 3:SHL:MCASP_RXFMT_RPAD_SHIFT
MCASP_TXFMT_XPBIT_SHIFT              * 8
MCASP_TXFMT_XPBIT_MASK               * &1F:SHL:MCASP_RXFMT_RPBIT_SHIFT
MCASP_TXFMT_XSSZ_SHIFT               * 4
MCASP_TXFMT_XSSZ_MASK                * &F:SHL:MCASP_RXFMT_RSSZ_SHIFT
MCASP_TXFMT_XSSZ_8B                  * &3:SHL:MCASP_RXFMT_RSSZ_SHIFT
MCASP_TXFMT_XSSZ_12B                 * &5:SHL:MCASP_RXFMT_RSSZ_SHIFT
MCASP_TXFMT_XSSZ_16B                 * &7:SHL:MCASP_RXFMT_RSSZ_SHIFT
MCASP_TXFMT_XSSZ_20B                 * &9:SHL:MCASP_RXFMT_RSSZ_SHIFT
MCASP_TXFMT_XSSZ_24B                 * &B:SHL:MCASP_RXFMT_RSSZ_SHIFT
MCASP_TXFMT_XSSZ_28B                 * &D:SHL:MCASP_RXFMT_RSSZ_SHIFT
MCASP_TXFMT_XSSZ_32B                 * &F:SHL:MCASP_RXFMT_RSSZ_SHIFT
MCASP_TXFMT_XBUSEL                   * 1:SHL:3
MCASP_TXFMT_XROT_SHIFT               * 0
MCASP_TXFMT_XROT_MASK                * 7:SHL:MCASP_RXFMT_RROT_SHIFT
MCASP_TXFMT_XROT_0B                  * 0:SHL:MCASP_RXFMT_RROT_SHIFT
MCASP_TXFMT_XROT_4B                  * 1:SHL:MCASP_RXFMT_RROT_SHIFT
MCASP_TXFMT_XROT_8B                  * 2:SHL:MCASP_RXFMT_RROT_SHIFT
MCASP_TXFMT_XROT_12B                 * 3:SHL:MCASP_RXFMT_RROT_SHIFT
MCASP_TXFMT_XROT_16B                 * 4:SHL:MCASP_RXFMT_RROT_SHIFT
MCASP_TXFMT_XROT_20B                 * 5:SHL:MCASP_RXFMT_RROT_SHIFT
MCASP_TXFMT_XROT_24B                 * 6:SHL:MCASP_RXFMT_RROT_SHIFT
MCASP_TXFMT_XROT_28B                 * 7:SHL:MCASP_RXFMT_RROT_SHIFT
MCASP_TXFMCTL                        # 4
MCASP_TXFMCTL_FSXP                   * 1:SHL:0
MCASP_TXFMCTL_FSXM                   * 1:SHL:1
MCASP_TXFMCTL_FXWID                  * 1:SHL:4
MCASP_TXFMCTL_XMOD_SHIFT             * 7
MCASP_TXFMCTL_XMOD_MASK              * &1FF:SHL:MCASP_TXFMCTL_XMOD_SHIFT
MCASP_ACLKXCTL                       # 4
MCASP_ACLKXCTL_BUSY                  * 1:SHL:20
MCASP_ACLKXCTL_DIVBUSY               * 1:SHL:19
MCASP_ACLKXCTL_ADJBUSY               * 1:SHL:18
MCASP_ACLKXCTL_CLKXADJ_SHIFT         * 16
MCASP_ACLKXCTL_CLKXADJ_MASK          * 3:SHL:MCASP_ACLKXCTL_CLKXADJ_SHIFT
MCASP_ACLKXCTL_CLKXP                 * 1:SHL:7
MCASP_ACLKXCTL_ASYNC                 * 1:SHL:6
MCASP_ACLKXCTL_CLKXM                 * 1:SHL:5
MCASP_ACLKXCTL_CLKXDIV_SHIFT         * 0
MCASP_ACLKXCTL_CLKXDIV_MASK          * &1F:SHL:MCASP_ACLKXCTL_CLKXDIV_SHIFT
MCASP_AHCLKXCTL                      # 4
MCASP_AHCLKXCTL_BUSY                 * 1:SHL:20
MCASP_AHCLKXCTL_DIVBUSY              * 1:SHL:19
MCASP_AHCLKXCTL_ADJBUSY              * 1:SHL:18
MCASP_AHCLKXCTL_HCLKXADJ_SHIFT       * 16
MCASP_AHCLKXCTL_HCLKXADJ_MASK        * 3:SHL:MCASP_AHCLKXCTL_HCLKXADJ_SHIFT
MCASP_AHCLKXCTL_HCLKXP               * 1:SHL:14
MCASP_AHCLKXCTL_HCLKXM               * 1:SHL:15
MCASP_AHCLKXCTL_HCLKXDIV_SHIFT       * 0
MCASP_AHCLKXCTL_HCLKXDIV_MASK        * &FFF:SHL:MCASP_AHCLKXCTL_HCLKXDIV_SHIFT
MCASP_TXTDM                          # 4
MCASP_EVTCTLX                        # 4
MCASP_EVTCTLX_XUNDRN                 * 1:SHL:0
MCASP_EVTCTLX_XSYNCERR               * 1:SHL:1
MCASP_EVTCTLX_XCKFAIL                * 1:SHL:2
MCASP_EVTCTLX_XDMAERR                * 1:SHL:3
MCASP_EVTCTLX_XLAST                  * 1:SHL:4
MCASP_EVTCTLX_XDATA                  * 1:SHL:5
MCASP_EVTCTLX_XSTAFRM                * 1:SHL:7
MCASP_TXSTAT                         # 4
MCASP_TXSTAT_XUNDRN                  * 1:SHL:0
MCASP_TXSTAT_XSYNCERR                * 1:SHL:1
MCASP_TXSTAT_XCKFAIL                 * 1:SHL:2
MCASP_TXSTAT_XTDMSLOT                * 1:SHL:3
MCASP_TXSTAT_XLAST                   * 1:SHL:4
MCASP_TXSTAT_XDATA                   * 1:SHL:5
MCASP_TXSTAT_XSTAFRM                 * 1:SHL:6
MCASP_TXSTAT_XDMAERR                 * 1:SHL:7
MCASP_TXSTAT_XERR                    * 1:SHL:8
MCASP_TXTDMSLOT                      # 4
MCASP_TXTDMSLOT_XSLOTCNT_SHIFT       * 0
MCASP_TXTDMSLOT_XSLOTCNT_MASK        * &1FF:SHL:MCASP_TXTDMSLOT_XSLOTCNT_SHIFT
MCASP_TXCLKCHK                       # 4
MCASP_TXCLKCHK_XCNT_SHIFT            * 24
MCASP_TXCLKCHK_XCNT_MASK             * &FF:SHL:MCASP_TXCLKCHK_XCNT_SHIFT
MCASP_TXCLKCHK_XMAX_SHIFT            * 16
MCASP_TXCLKCHK_XMAX_MASK             * &FF:SHL:MCASP_TXCLKCHK_XMAX_SHIFT
MCASP_TXCLKCHK_XMIN_SHIFT            * 8
MCASP_TXCLKCHK_XMIN_MASK             * &FF:SHL:MCASP_TXCLKCHK_XMIN_SHIFT
MCASP_TXCLKCHK_XPS_SHIFT             * 0
MCASP_TXCLKCHK_XPS_MASK              * &F:SHL:MCASP_TXCLKCHK_XPS_SHIFT
MCASP_XEVTCTL                        # 4
MCASP_XEVTCTL_XDATDMA                * 1:SHL:0
MCASP_CLKADJEN                       # 4
MCASP_CLKADJEN_ENABLE                * 1:SHL:0
                                     # 11*4
MCASP_DITCSRA                        # 6*4
MCASP_DITCSRB                        # 6*4
MCASP_DITUDRA                        # 6*4
MCASP_DITUDRB                        # 6*4
                                     # 8*4
MCASP_XRSRCTL                        # 16*4
MCASP_XRSRCTL_RRDY                   * 1:SHL:5
MCASP_XRSRCTL_XRDY                   * 1:SHL:4
MCASP_XRSRCTL_DISMOD_SHIFT           * 2
MCASP_XRSRCTL_DISMOD_MASK            * 3:SHL:MCASP_XRSRCTL_DISMOD_SHIFT
MCASP_XRSRCTL_DISMOD_TRISTATE        * 0:SHL:MCASP_XRSRCTL_DISMOD_SHIFT
MCASP_XRSRCTL_DISMOD_LOW             * 2:SHL:MCASP_XRSRCTL_DISMOD_SHIFT
MCASP_XRSRCTL_DISMOD_HIGH            * 3:SHL:MCASP_XRSRCTL_DISMOD_SHIFT
MCASP_XRSRCTL_SRMOD_SHIFT            * 0
MCASP_XRSRCTL_SRMOD_MASK             * 3:SHL:MCASP_XRSRCTL_SRMOD_SHIFT
MCASP_XRSRCTL_SRMOD_INACTIVE         * 0:SHL:MCASP_XRSRCTL_SRMOD_SHIFT
MCASP_XRSRCTL_SRMOD_TRANSMIT         * 1:SHL:MCASP_XRSRCTL_SRMOD_SHIFT
MCASP_XRSRCTL_SRMOD_RECEIVE          * 2:SHL:MCASP_XRSRCTL_SRMOD_SHIFT
                                     # 16*4
MCASP_TXBUF                          # 16*4
                                     # 16*4
MCASP_RXBUF                          # 16*4
        ASSERT @=&2C0
                                     ^ &1000
MCASP_WFIFOCTRL                      # 4
MCASP_WFIFOCTRL_WNUMDMA_SHIFT        * 0
MCASP_WFIFOCTRL_WNUMDMA_MASK         * &FF:SHL:MCASP_WFIFOCTRL_WNUMDMA_SHIFT
MCASP_WFIFOCTRL_WNUMEVT_SHIFT        * 8
MCASP_WFIFOCTRL_WNUMEVT_MASK         * &FF:SHL:MCASP_WFIFOCTRL_WNUMEVT_SHIFT
MCASP_WFIFOCTRL_WENA                 * 1:SHL:16
MCASP_WFIFOSTS                       # 4
MCASP_WFIFOSTS_WLVL_SHIFT            * 0
MCASP_WFIFOSTS_WLVL_MASK             * &FF:SHL:MCASP_WFIFOSTS_WLVL_SHIFT
MCASP_RFIFOCTRL                      # 4
MCASP_RFIFOCTRL_RNUMDMA_SHIFT        * 0
MCASP_RFIFOCTRL_RNUMDMA_MASK         * &FF:SHL:MCASP_RFIFOCTRL_RNUMDMA_SHIFT
MCASP_RFIFOCTRL_RNUMEVT_SHIFT        * 8
MCASP_RFIFOCTRL_RNUMEVT_MASK         * &FF:SHL:MCASP_RFIFOCTRL_RNUMEVT_SHIFT
MCASP_RFIFOCTRL_RENA                 * 1:SHL:16
MCASP_RFIFOSTS                       # 4
MCASP_RFIFOSTS_RLVL_SHIFT            * 0
MCASP_RFIFOSTS_RLVL_MASK             * &FF:SHL:MCASP_RFIFOSTS_RLVL_SHIFT
        ASSERT @=&1010

        END
