#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu May 27 09:04:57 2021
# Process ID: 3028
# Current directory: C:/AGH/JOS/Projekt/Woltomierz_XADC/VoltmeterXADC/xadc_wiz_0_ex
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2472 C:\AGH\JOS\Projekt\Woltomierz_XADC\VoltmeterXADC\xadc_wiz_0_ex\xadc_wiz_0_ex.xpr
# Log file: C:/AGH/JOS/Projekt/Woltomierz_XADC/VoltmeterXADC/xadc_wiz_0_ex/vivado.log
# Journal file: C:/AGH/JOS/Projekt/Woltomierz_XADC/VoltmeterXADC/xadc_wiz_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/AGH/JOS/Projekt/Woltomierz_XADC/VoltmeterXADC/xadc_wiz_0_ex/xadc_wiz_0_ex.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/AGH/JOS/Projekt/Woltomierz_XADC/VoltmeterXADC/xadc_wiz_0_ex/xadc_wiz_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/AGH/JOS/Projekt/Woltomierz_XADC/VoltmeterXADC/xadc_wiz_0_ex/xadc_wiz_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'xadc_wiz_0_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/AGH/JOS/Projekt/Woltomierz_XADC/VoltmeterXADC/xadc_wiz_0_ex/xadc_wiz_0_ex.sim/sim_1/behav/xsim/design.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/AGH/JOS/Projekt/Woltomierz_XADC/VoltmeterXADC/xadc_wiz_0_ex/xadc_wiz_0_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj xadc_wiz_0_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/AGH/JOS/Projekt/Woltomierz_XADC/VoltmeterXADC/xadc_wiz_0_ex/xadc_wiz_0_ex.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xadc_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/AGH/JOS/Projekt/Woltomierz_XADC/VoltmeterXADC/xadc_wiz_0_ex/imports/xadc_wiz_0_exdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xadc_wiz_0_exdes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/AGH/JOS/Projekt/Woltomierz_XADC/VoltmeterXADC/xadc_wiz_0_ex/imports/xadc_wiz_0_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xadc_wiz_0_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/AGH/JOS/Projekt/Woltomierz_XADC/VoltmeterXADC/xadc_wiz_0_ex/xadc_wiz_0_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj xadc_wiz_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/AGH/JOS/Projekt/Woltomierz_XADC/VoltmeterXADC/xadc_wiz_0_ex/xadc_wiz_0_ex.gen/sources_1/ip/xadc_wiz_0/proc_common_v3_30_a/hdl/src/vhdl/xadc_wiz_0_conv_funs_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/AGH/JOS/Projekt/Woltomierz_XADC/VoltmeterXADC/xadc_wiz_0_ex/xadc_wiz_0_ex.gen/sources_1/ip/xadc_wiz_0/proc_common_v3_30_a/hdl/src/vhdl/xadc_wiz_0_proc_common_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/AGH/JOS/Projekt/Woltomierz_XADC/VoltmeterXADC/xadc_wiz_0_ex/xadc_wiz_0_ex.gen/sources_1/ip/xadc_wiz_0/proc_common_v3_30_a/hdl/src/vhdl/xadc_wiz_0_ipif_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/AGH/JOS/Projekt/Woltomierz_XADC/VoltmeterXADC/xadc_wiz_0_ex/xadc_wiz_0_ex.gen/sources_1/ip/xadc_wiz_0/proc_common_v3_30_a/hdl/src/vhdl/xadc_wiz_0_family_support.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/AGH/JOS/Projekt/Woltomierz_XADC/VoltmeterXADC/xadc_wiz_0_ex/xadc_wiz_0_ex.gen/sources_1/ip/xadc_wiz_0/proc_common_v3_30_a/hdl/src/vhdl/xadc_wiz_0_family.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/AGH/JOS/Projekt/Woltomierz_XADC/VoltmeterXADC/xadc_wiz_0_ex/xadc_wiz_0_ex.gen/sources_1/ip/xadc_wiz_0/proc_common_v3_30_a/hdl/src/vhdl/xadc_wiz_0_soft_reset.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xadc_wiz_0_soft_reset'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/AGH/JOS/Projekt/Woltomierz_XADC/VoltmeterXADC/xadc_wiz_0_ex/xadc_wiz_0_ex.gen/sources_1/ip/xadc_wiz_0/proc_common_v3_30_a/hdl/src/vhdl/xadc_wiz_0_pselect_f.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xadc_wiz_0_pselect_f'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/AGH/JOS/Projekt/Woltomierz_XADC/VoltmeterXADC/xadc_wiz_0_ex/xadc_wiz_0_ex.gen/sources_1/ip/xadc_wiz_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/xadc_wiz_0_address_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xadc_wiz_0_address_decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/AGH/JOS/Projekt/Woltomierz_XADC/VoltmeterXADC/xadc_wiz_0_ex/xadc_wiz_0_ex.gen/sources_1/ip/xadc_wiz_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/xadc_wiz_0_slave_attachment.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xadc_wiz_0_slave_attachment'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/AGH/JOS/Projekt/Woltomierz_XADC/VoltmeterXADC/xadc_wiz_0_ex/xadc_wiz_0_ex.gen/sources_1/ip/xadc_wiz_0/interrupt_control_v2_01_a/hdl/src/vhdl/xadc_wiz_0_interrupt_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xadc_wiz_0_interrupt_control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/AGH/JOS/Projekt/Woltomierz_XADC/VoltmeterXADC/xadc_wiz_0_ex/xadc_wiz_0_ex.gen/sources_1/ip/xadc_wiz_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/xadc_wiz_0_axi_lite_ipif.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xadc_wiz_0_axi_lite_ipif'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/AGH/JOS/Projekt/Woltomierz_XADC/VoltmeterXADC/xadc_wiz_0_ex/xadc_wiz_0_ex.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0_xadc_core_drp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xadc_wiz_0_xadc_core_drp'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/AGH/JOS/Projekt/Woltomierz_XADC/VoltmeterXADC/xadc_wiz_0_ex/xadc_wiz_0_ex.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0_axi_xadc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xadc_wiz_0_axi_xadc'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/AGH/JOS/Projekt/Woltomierz_XADC/VoltmeterXADC/xadc_wiz_0_ex/xadc_wiz_0_ex.sim/sim_1/behav/xsim'
"xelab -wto 4e0131b65db34b70a4b88ed05fe4aec7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot xadc_wiz_0_tb_behav xil_defaultlib.xadc_wiz_0_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4e0131b65db34b70a4b88ed05fe4aec7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot xadc_wiz_0_tb_behav xil_defaultlib.xadc_wiz_0_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.xadc_wiz_0_ipif_pkg
Compiling package xil_defaultlib.xadc_wiz_0_proc_common_pkg
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.xadc_wiz_0_family_support
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture implementation of entity xil_defaultlib.xadc_wiz_0_interrupt_control [\xadc_wiz_0_interrupt_control(c_...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_pselect_f [\xadc_wiz_0_pselect_f(c_ab=5,c_a...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_pselect_f [\xadc_wiz_0_pselect_f(c_ab=3,c_a...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_pselect_f [\xadc_wiz_0_pselect_f(c_ab=3,c_a...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_pselect_f [\xadc_wiz_0_pselect_f(c_ab=3,c_a...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_pselect_f [\xadc_wiz_0_pselect_f(c_ab=3,c_a...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_pselect_f [\xadc_wiz_0_pselect_f(c_ab=3,c_a...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_pselect_f [\xadc_wiz_0_pselect_f(c_ab=3,c_a...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_pselect_f [\xadc_wiz_0_pselect_f(c_ab=3,c_a...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_pselect_f [\xadc_wiz_0_pselect_f(c_ab=3,c_a...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_pselect_f [\xadc_wiz_0_pselect_f(c_ab=4,c_a...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_pselect_f [\xadc_wiz_0_pselect_f(c_ab=4,c_a...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_pselect_f [\xadc_wiz_0_pselect_f(c_ab=4,c_a...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_pselect_f [\xadc_wiz_0_pselect_f(c_ab=4,c_a...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_pselect_f [\xadc_wiz_0_pselect_f(c_ab=4,c_a...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_pselect_f [\xadc_wiz_0_pselect_f(c_ab=4,c_a...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_pselect_f [\xadc_wiz_0_pselect_f(c_ab=4,c_a...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_pselect_f [\xadc_wiz_0_pselect_f(c_ab=4,c_a...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_pselect_f [\xadc_wiz_0_pselect_f(c_ab=4,c_a...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_pselect_f [\xadc_wiz_0_pselect_f(c_ab=4,c_a...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_pselect_f [\xadc_wiz_0_pselect_f(c_ab=4,c_a...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_pselect_f [\xadc_wiz_0_pselect_f(c_ab=4,c_a...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_pselect_f [\xadc_wiz_0_pselect_f(c_ab=4,c_a...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_pselect_f [\xadc_wiz_0_pselect_f(c_ab=4,c_a...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_pselect_f [\xadc_wiz_0_pselect_f(c_ab=4,c_a...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_pselect_f [\xadc_wiz_0_pselect_f(c_ab=4,c_a...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_pselect_f [\xadc_wiz_0_pselect_f(c_ab=4,c_a...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_pselect_f [\xadc_wiz_0_pselect_f(c_ab=1,c_a...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_address_decoder [\xadc_wiz_0_address_decoder(c_bu...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_slave_attachment [\xadc_wiz_0_slave_attachment(c_a...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_axi_lite_ipif [\xadc_wiz_0_axi_lite_ipif(c_s_ax...]
Compiling architecture xadc_v of entity unisim.XADC [\XADC(init_40="0000000000000011"...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_xadc_core_drp [\xadc_wiz_0_xadc_core_drp(c_s_ax...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity xil_defaultlib.xadc_wiz_0_soft_reset [\xadc_wiz_0_soft_reset(c_reset_w...]
Compiling architecture imp of entity xil_defaultlib.xadc_wiz_0_axi_xadc [\xadc_wiz_0_axi_xadc(1,19)(1,7)(...]
Compiling module xil_defaultlib.xadc_wiz_0
Compiling module xil_defaultlib.xadc_wiz_0_exdes
Compiling module xil_defaultlib.xadc_wiz_0_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot xadc_wiz_0_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/AGH/JOS/Projekt/Woltomierz_XADC/VoltmeterXADC/xadc_wiz_0_ex/xadc_wiz_0_ex.sim/sim_1/behav/xsim/xsim.dir/xadc_wiz_0_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/AGH/JOS/Projekt/Woltomierz_XADC/VoltmeterXADC/xadc_wiz_0_ex/xadc_wiz_0_ex.sim/sim_1/behav/xsim/xsim.dir/xadc_wiz_0_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 27 09:15:41 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 27 09:15:41 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1014.746 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/AGH/JOS/Projekt/Woltomierz_XADC/VoltmeterXADC/xadc_wiz_0_ex/xadc_wiz_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "xadc_wiz_0_tb_behav -key {Behavioral:sim_1:Functional:xadc_wiz_0_tb} -tclbatch {xadc_wiz_0_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source xadc_wiz_0_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Timing checks are not valid
Timing checks are valid
INFO: [USF-XSim-96] XSim completed. Design snapshot 'xadc_wiz_0_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1014.746 ; gain = 0.000
run all
This TB supports CONSTANT Waveform comaprision. User should compare the analog input and digital output for SIN, TRAINGLE, SQUARE waves !!
Waiting for Analog Waveform to complete !!
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/AGH/JOS/Projekt/Woltomierz_XADC/VoltmeterXADC/xadc_wiz_0_ex/xadc_wiz_0_ex.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is already up-to-date
[Thu May 27 10:05:22 2021] Launched synth_1...
Run output will be captured here: C:/AGH/JOS/Projekt/Woltomierz_XADC/VoltmeterXADC/xadc_wiz_0_ex/xadc_wiz_0_ex.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1053.812 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 27 11:07:39 2021...
