{C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab1/FULLADDARLAB1/RTLCODE/FULLADDAR_RTL.v} {1 {vlog -work work -stats=none {C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab1/FULLADDARLAB1/RTLCODE/FULLADDAR_RTL.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module HALFADDAR_RTL
-- Compiling module FULLADDAR_RTL

Top level modules:
	FULLADDAR_RTL

} {} {}} {C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab1/FULLADDARLAB1/Testbench/FULLADDAR_RTL_tb.v} {1 {vlog -work work -stats=none {C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab1/FULLADDARLAB1/Testbench/FULLADDAR_RTL_tb.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module FULLADDAR_RTL_tb

Top level modules:
	FULLADDAR_RTL_tb

} {} {}}
