0.6
2019.1
May 24 2019
15:06:07
D:/1111/DCCDL/final project/vivado/at_lab/at_lab.sim/sim_1/synth/timing/xsim/stage1_tb_time_synth.v,1672804616,verilog,,D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/new/stage1_tb.v,,Complex_multiplier_64pt;butterfly_radix4;fft_top;glbl;multiplier_15bits;multiplier_15bits_0;multiplier_15bits_1;multiplier_15bits_2;stage_1,,,,,,,,
D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/new/stage1_tb.v,1672728654,verilog,,,,stage1_tb,,,,,,,,
