// Seed: 2100755474
module module_0 #(
    parameter id_31 = 32'd96
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  output wire id_26;
  input wire id_25;
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input logic [7:0] id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  assign module_1.id_3 = 0;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input logic [7:0] id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wand [1 : -1] id_27;
  wire id_28;
  wire id_29;
  always @(id_27 + -1, posedge id_16 != id_1);
  assign id_27 = id_13 + id_29;
  wire id_30, _id_31;
  localparam id_32 = -1, id_33 = id_13[-1], id_34 = ~id_5[""], id_35 = -1 == -1, id_36 = id_19;
  logic [id_31 : -1] id_37;
endmodule
module module_1 #(
    parameter id_3 = 32'd70
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  inout wire id_4;
  inout wire _id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_1,
      id_4,
      id_2,
      id_1,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_2,
      id_4,
      id_4,
      id_4,
      id_1,
      id_4,
      id_4,
      id_1,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_1
  );
  always @(posedge "", posedge -1) id_2[id_3] <= -1;
endmodule
