Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 92bc0ed7d5d44a319b03f9c73dfea614 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tally_tb_behav xil_defaultlib.tally_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.tally [tally_default]
Compiling architecture tb of entity xil_defaultlib.tally_tb
Built simulation snapshot tally_tb_behav
