// Seed: 1442769529
module module_0;
  wire  id_1  ,  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ;
  always while (1) assert (id_34);
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    output uwire id_2,
    input tri id_3,
    input uwire id_4,
    input tri0 id_5,
    output supply0 id_6,
    input wand id_7,
    input supply1 id_8,
    output wand id_9,
    output uwire id_10,
    output tri id_11,
    input tri1 id_12,
    output wand id_13,
    input supply1 id_14,
    output tri0 id_15,
    input tri1 id_16,
    input wor id_17,
    input tri0 id_18,
    output wire id_19,
    output supply0 id_20,
    input uwire id_21,
    input wire id_22,
    input wor id_23
);
  module_0 modCall_1 ();
endmodule
