======Commit: a6cece0b======
======Short Message======
Release v1.4.22 (#540)
======Full Message======
Release v1.4.22 (#540)

* Updated README.md and FAQ.md: (#702)

* Added descriptions on kernel clocks and frequency scaling.

* Virtual Ethernet upgrade (#694)

* Update dpdk to v20.02 for virtual eth instance and dpdk to v20.08 and pktgen to v20.09 for pktgen instance

* update to include a dpdk patch for generating igb

* update the script to also generate igb_uio.ko for x86_64-native-linuxapp-gcc

* updated dpdk patches for 20.02

* updates to spp_ethdev.c

* remove spp_ethdev.c as its updated in 0001 patch

* update the patch to enable igb_uio compilation

* updates to virtual_ethernet_install.py for upgrade to 20.02

* Update Virtual_Ethernet_Application_Guide.md

* Updated the end of life announcement table (#703)

Co-authored-by: czfpga <74041791+czfpga@users.noreply.github.com>
Co-authored-by: kyyalama2 <82236989+kyyalama2@users.noreply.github.com>


======Commit: ea4baeee======
======Short Message======
Doc updates and test fixes (#538)
======Full Message======
Doc updates and test fixes (#538)

* Update DCV.md (#697)

* Update and fix test failures (#698)
    * Fixed the non root test 
    * Fixed documentation link failures by adding an updated ssl context

* Update afi power doc (#699)
    * specify afi-power warning/violation triggers
    * Describe when afi-power-warning and afi-power-violation conditions trigger.
    * fix indentation of sh_cl_pwr_state

Co-authored-by: kyyalama2 <82236989+kyyalama2@users.noreply.github.com>
Co-authored-by: AWScsaralay <31708355+AWScsaralay@users.noreply.github.com>


======Commit: a234375c======
======Short Message======
Fix IPI build script and Pythonpath bugs (#535)
======Full Message======
Fix IPI build script and Pythonpath bugs (#535)

- update opt_design_pre.tcl as recommended by Xilinx
- fixes an issue which incorrectly calculated timing paths
  using different point of origin for Source and Destination clock.
  For example a timing path using clk_main_a0 was computed using:
      Source Clock origin = WRAPPER_INST/CL/clk_main_a0
      Destination Clock origin = static_sh/pcie_inst/…*/TXOUTCLK
  This resulted in Hold Time Violations in certain customer designs.
- per Xilinx, this was happening because of adding SH_CL_BB_routed.dcp
  without closing post synthesis DCP.
- Update PYTHONPATH in the common env settings to fix vrs bug


======Commit: b56533a8======
======Short Message======
Release v1.4.20 (#524)
======Full Message======
Release v1.4.20 (#524)

* Bug Fix release to fix XDMA to fix Issue #516
* Miscallaneous documentation updates


======Commit: 4323e78a======
======Short Message======
Updates for new shells and misc fixes (#518)
======Full Message======
Updates for new shells and misc fixes (#518)

* Update AWS Shells list to include small shell
* Added detailed step by step lab simulating switches and leds
* Fix inconsistencies between new_cl_template and cl_examples build scripts
* Update aws_build_dcp_from_cl.sh
* fix script to parse commented out ID in cl_id_defines


Co-authored-by: Deep Patel <deeppat@amazon.com>
Co-authored-by: AntoineY <45065667+AntoineY@users.noreply.github.com>
Co-authored-by: kyyalama2 <82236989+kyyalama2@users.noreply.github.com>



======Commit: f063204f======
======Short Message======
Release v1.4.19 (#515)
======Full Message======
Release v1.4.19 (#515)

* Bug Fix release to fix CDC path in flop_ccf.sv
* Updated Errata with details


======Commit: 4750aacb======
======Short Message======
Release v1.4.18 (#514)
======Full Message======
Release v1.4.18 (#514)

* Fixed the broken links pointing to the AXI interface specifications

* Enable Xilinx 2020.2 tools

* Updated FAQ on how to request an AFI limit increase


======Commit: bc6ff26c======
======Short Message======
Fixed failing cl_hello_world_vhdl example (#510)
======Full Message======
Fixed failing cl_hello_world_vhdl example (#510)

Co-authored-by: Joost Hoozemans <j.j.hoozemans@tudelft.nl>


======Commit: ef053068======
======Short Message======
Release v1.4.17 (#505)
======Full Message======
Release v1.4.17 (#505)

* Updated XDMA Driver to allow builds on newer kernels
* Updated documentation on Alveo U200 to F1 platform porting
* Added Vitis 2019.2 Patching for AR#73068


======Commit: 7a6093a5======
======Short Message======
Upgrade DDR IP and regenerate outputs to fix AR73068 issue (#500)
======Full Message======
Upgrade DDR IP and regenerate outputs to fix AR73068 issue (#500)

* Add upgrade ip changes to the init.tcl file

* Updated the cl_dram_dma public AFI


======Commit: 1023466e======
======Short Message======
Release v1.4.15 (#496)
======Full Message======
Release v1.4.15 (#496)

* Add Vitis Debug document (#601)

    * Create Debug_OpenCL_Kernel.md
    * Update and rename Debug_OpenCL_Kernel.md to Debug_Vitis_Kernel.md

* Updated the shell interface spec to reflect current shell (#603)

    * Updated the shell interface spec to reflect current shell and pointed to the DDR Data Retention doc
    * Update hdk/docs/AWS_Shell_Interface_Specification.md

* Enhance DDR Model Build qualifiers in hdk_setup.sh script. (#604)

    * Enhance DDR Model Build qualifiers in hdk_setup.sh script.
    * Enhance the DDR model build's lock file creation+check to not rely on external tools.

* Update Virtual_JTAG_XVC.md (#606)

* AR73068 patching (#608)

    * Added patching mechanism for Vivado AR73068
    * Updated supported versions

* Added dma range error to interrupt status register metrics (#591)

    * added dma range error to interrupt status register metrics
    * updated tests to match change to output

* Fixing test_fpga_tools to accomodate dma range error addition.  (#609)
    * Fixed the lines where we expect ` clock group c `


======Commit: 8762e6f7======
======Short Message======
Update README.md (#495)
======Full Message======
Update README.md (#495)

Fix table error in Overview of Development Tools


======Commit: a22e34a9======
======Short Message======
Fixing Link To Vitis Examples (#494)
======Full Message======
Fixing Link To Vitis Examples (#494)

The old link to the Vitis examples in the README.md lead to https://github.com/aws/aws-fpga/blob/master/Vitis/examples/xilinx_2019.2, which is a 404 error. The new link is the result of going to https://github.com/aws/aws-fpga/blob/master/Vitis/examples and then entering the xilinx_2019.2 folder.


======Commit: c61dbf59======
======Short Message======
Release v1.4.14 (#489)
======Full Message======
Release v1.4.14 (#489)

* Added a new platform file to fix DDR bandwidth issue
* Add Vitis Debug document
* Updated broken link in the Testing doc


======Commit: b2201246======
======Short Message======
Fixes to create_vitis_sfi script (#598) (#487)
======Full Message======
Fixes to create_vitis_sfi script (#598) (#487)

* Fixes to create_vitis_sfi script

* Fixed based on feedback


======Commit: 4f7d97d4======
======Short Message======
 Fixes to scripts based on customer feedback (#484)
======Full Message======
 Fixes to scripts based on customer feedback (#484)

* Fixes for prepare_new_cl.sh

* Update to FAQ

* Early exit if running sdaccel_setup on a vitis instance

* Changes per feedback from CSA


======Commit: c9dcecbb======
======Short Message======
Fixed missing extern C declaration (#467) (#473)
======Full Message======
Fixed missing extern C declaration (#467) (#473)




======Commit: 7318b852======
======Short Message======
Update path (#470)
======Full Message======
Update path (#470)

* Update path

Attempting to change directories into this path (i.e., `/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2017.4/getting_started/host/helloworld_ocl`) draws an error because the `xilinx_2017.4` directory is empty, now, and `xilinx` is a symbolic link that points to the latest release (i.e., `/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2019.1`).  Additionally: `helloworld_ocl` is no longer a sub-directory of `host`; it's now a sub-directory of `hello_world`: so this part of the path should be updated as well.

* Fix unset flags

The alphanumeric part of these flags (i.e., `f`) are preceded by en dashes, when they should be hyphens; as using the former instead of the later results in errors (`-bash: unset: ``–f': not a valid identifier`).

* Update path to workspace directory

This change is consistent with 48c3048, and the basename of the image, but has a different filename extension because of the transparency.



======Commit: 099d4898======
======Short Message======
RC 1.4.11 (#464)
======Full Message======
RC 1.4.11 (#464)

Release 1.4.11

* FPGA developer kit now supports Xilinx SDx/Vivado 2019.1
    * To upgrade, use Developer AMI v1.7.0 on the AWS Marketplace. The Developer Kit scripts (hdk_setup.sh or sdaccel_setup.sh) will detect the tool version and update the environment based on requirements needed for Xilinx 2019.1 tools.
* New functionality:
    * Added a developer resources section that provides guides on how to setup your own GUI Desktop and compute cluster environment.
    * Developers can now ask for AFI limit increases via the AWS Support Center Console
        * Create a case to increase your `EC2 FPGA` service limit from the console.
    * HLx IPI flow updates
        * HLx support for AXI Fast Memory mode.
        * HLx support for 3rd party simulations.
        * HLx support for changes in shell and AWS IP updates(e.g. sh_ddr).
* Bug Fixes:
    * Documentation fixes in the Shell Interface Specification
* Fixes for forum questions
        * Unable to compile aws_v1_0_vl_rfs.sv in Synopsys VCS
        * Use fpga_mgmt init in HLx runtime
    * New XRT versions added to the XRT Installation Instructions to fix segmentation faults when using xclbin instead of awsxclbin files.
* Deprecations:
    * Removed GUI Setup scripts from AMI v1.7.0 onwards.



======Commit: 2fa6b067======
======Short Message======
Rc v1 4 10 (#463)
======Full Message======
Rc v1 4 10 (#463)

Release V1.4.10

* New functionality:
    * SDK now sorts the slots in DBDF order. Any scripts or integration maintainers should note that the slot order will be different from previous versions and should make any updates accordingly.

* Bug Fixes:
    * Fixes a bug in the [Automatic Traffic Generator (ATG)](./hdk/cl/examples/cl_dram_dma/design/cl_tst.sv). In SYNC mode, the ATG did not wait for write response transaction before issuing read transactions.
    * Released [Xilinx runtime(XRT) version 2018.3.3.2](https://github.com/Xilinx/XRT/releases/tag/2018.3.3.2) to fix the following error: `symbol lookup error: /opt/xilinx/xrt/lib/libxrt_aws.so: undefined symbol: uuid_parse!` discussed in this [forum post](https://forums.aws.amazon.com/thread.jspa?messageID=899474&#899474).
    * This release fixes a bug wherein concurrent AFI load requests on two or more slots resulted in a race condition which sometimes resulted in Error: `(20) pci-device-missing`
    * This release fixes a issue with coding style of logic which could infer a latch during synthesis in [sde_ps_acc module](./hdk/cl/examples/cl_sde/design/sde_ps_acc.sv) within cl_sde example



======Commit: ed564e7a======
======Short Message======
RELEASE V1.4.9
======Full Message======
RELEASE V1.4.9

* New functionality:
    * Improved AFI load times for pipelined accelerator designs. For more details please see [Amazon FPGA image (AFI) pre-fetch and caching features](./hdk/docs/load_times.md).

 * Ease of Use features:
    * [Improved SDK Error messaging](./sdk/userspace/fpga_libs/fpga_mgmt/fpga_mgmt.c)
    * [Improved documentation](./hdk/docs/IPI_GUI_Vivado_Setup.md#switching-between-hdk-and-hlx-flows) to help with transition from [HLX to HDK command line flows](https://forums.aws.amazon.com/thread.jspa?threadID=302718&tstart=0) and vice versa
    * Incorporates feedback from [aws-fpga Issue 458](https://github.com/aws/aws-fpga/issues/458) by making the ```init_ddr``` function, used in design simulations to initialize DDR, more generic by moving out ATG deselection logic to a new ```deselect_atg_hw``` task

 * Bug Fixes:
    * Fixed Shell simulation model (sh_bfm) issue on PCIM AXI read data channel back pressure which was described in HDK 1.4.8 Errata.
    * Fixed HDK simulation example which [demonstrates DMA and PCIM traffic in parallel](./hdk/cl/examples/cl_dram_dma/verif/tests/test_dma_pcim_concurrent.sv).



======Commit: eca10db1======
======Short Message======
Patching HDK 1.4.8
======Full Message======
Patching HDK 1.4.8
1. Fixed XRT installation instruction for 2018.3
2. artifact update for SDAccel helloworld_ocl_runtime example
3. updating tool version tables in README.md



======Commit: 0f678055======
======Short Message======
RELEASE V1.4.8
======Full Message======
RELEASE V1.4.8
* FPGA developer kit supports Xilinx SDx/Vivado 2018.3
* [Python bindings for AWS FPGA MGMT Tools](sdk/userspace/python_bindings/README.md)
* Fixed Issues
   * [Fixes printf in main of fpga_local_cmd](https://github.com/aws/aws-fpga/pull/450)
   * [Fixes SV dma read function to work with unprintable chars](https://github.com/aws/aws-fpga/pull/412)
   * [Fixes Segmentation Fault in cl_sde simulation test](https://forums.aws.amazon.com/thread.jspa?threadID=298946&tstart=0)
   * Fixes test issues in cl_dram_dma example when using the AXI memory model for faster simulations
* Deprecated Features
   * As announced in HDK 1.4.6 all EDMA driver code has been removed and deprecated from the developer kit.



======Commit: 5c2be56c======
======Short Message======
[RC_V1_4_7b]Document & XRT installation instructions Fixes (#454)
======Full Message======
[RC_V1_4_7b]Document & XRT installation instructions Fixes (#454)

* Document & XRT installation instruction updates

* Update Create_Runtime_AMI.md



======Commit: 9a9deb57======
======Short Message======
Devkit 1.4.6. updates[do not use] (#448)
======Full Message======
Devkit 1.4.6. updates[do not use] (#448)

* Devkit 1.4.6. updates

* updating permissions to be able to execute

* fixing merge issues

* RC_v1_4_6 delta updates & release notes

* updating with table of supported simulator versions

* Update RTL_Simulating_CL_Designs.md

* Update FAQs.md

* updating public afi for cl_dram_dma

* Update RELEASE_NOTES.md



======Commit: 0c8aceaa======
======Short Message======
Release candidate for V1.4.4 (#437)
======Full Message======
Release candidate for V1.4.4 (#437)

* Release candidate for V1.4.4

Fixes Simulations when using 3rd party simulators

* updating sh_ddr interface to shell V1.4 in cl_template file.



======Commit: 4232b010======
======Short Message======
Update hdk_version (#427)
======Full Message======
Update hdk_version (#427)

* Update hdk_version.txt

* hlx flow fix



======Commit: 2fdf23ff======
======Short Message======
Rc v1 4 (#413)
======Full Message======
Rc v1 4 (#413)

* adding shell v1.4
	new file:   shell_v04261818/build/constraints/cl_clocks_aws.xdc
	new file:   shell_v04261818/build/constraints/cl_ddr.xdc
	new file:   shell_v04261818/build/constraints/cl_debug_bridge.xdc
	new file:   shell_v04261818/build/constraints/cl_synth_aws.xdc
	new file:   shell_v04261818/build/constraints/xsdbm_timing_exception.xdc
	new file:   shell_v04261818/build/scripts/apply_debug_constraints.tcl
	new file:   shell_v04261818/build/scripts/aws_build_dcp_from_cl.sh
	new file:   shell_v04261818/build/scripts/aws_clock_properties.tcl
	new file:   shell_v04261818/build/scripts/aws_dcp_verify.tcl
	new file:   shell_v04261818/build/scripts/aws_gen_clk_constraints.tcl
	new file:   shell_v04261818/build/scripts/check_uram.tcl
	new file:   shell_v04261818/build/scripts/device_type.tcl
	new file:   shell_v04261818/build/scripts/params.tcl
	new file:   shell_v04261818/build/scripts/prepare_build_environment.sh
	new file:   shell_v04261818/build/scripts/step_user.tcl
	new file:   shell_v04261818/build/scripts/strategy_BASIC.tcl
	new file:   shell_v04261818/build/scripts/strategy_CONGESTION.tcl
	new file:   shell_v04261818/build/scripts/strategy_DEFAULT.tcl
	new file:   shell_v04261818/build/scripts/strategy_EXPLORE.tcl
	new file:   shell_v04261818/build/scripts/strategy_TIMING.tcl
	new file:   shell_v04261818/build/scripts/uram_options.tcl
	new file:   shell_v04261818/build/scripts/vivado_keyfile.txt
	new file:   shell_v04261818/build/scripts/vivado_keyfile_2017_4.txt
	new file:   shell_v04261818/build/scripts/vivado_vhdl_keyfile.txt
	new file:   shell_v04261818/build/scripts/vivado_vhdl_keyfile_2017_4.txt
	new file:   shell_v04261818/design/interfaces/README.md
	new file:   shell_v04261818/design/interfaces/cl_ports.vh
	new file:   shell_v04261818/design/interfaces/unused_apppf_irq_template.inc
	new file:   shell_v04261818/design/interfaces/unused_cl_sda_template.inc
	new file:   shell_v04261818/design/interfaces/unused_ddr_a_b_d_template.inc
	new file:   shell_v04261818/design/interfaces/unused_ddr_c_template.inc
	new file:   shell_v04261818/design/interfaces/unused_dma_pcis_template.inc
	new file:   shell_v04261818/design/interfaces/unused_flr_template.inc
	new file:   shell_v04261818/design/interfaces/unused_pcim_template.inc
	new file:   shell_v04261818/design/interfaces/unused_sh_bar1_template.inc
	new file:   shell_v04261818/design/interfaces/unused_sh_ocl_template.inc
	new file:   shell_v04261818/design/ip/axi_clock_converter_0/axi_clock_converter_0.veo
	new file:   shell_v04261818/design/ip/axi_clock_converter_0/axi_clock_converter_0.vho
	new file:   shell_v04261818/design/ip/axi_clock_converter_0/axi_clock_converter_0.xci
	new file:   shell_v04261818/design/ip/axi_clock_converter_0/axi_clock_converter_0.xml
	new file:   shell_v04261818/design/ip/axi_clock_converter_0/axi_clock_converter_0_clocks.xdc
	new file:   shell_v04261818/design/ip/axi_clock_converter_0/axi_clock_converter_0_ooc.xdc
	new file:   shell_v04261818/design/ip/axi_clock_converter_0/doc/axi_clock_converter_v2_1_changelog.txt
	new file:   shell_v04261818/design/ip/axi_clock_converter_0/hdl/axi_clock_converter_v2_1_vl_rfs.v
	new file:   shell_v04261818/design/ip/axi_clock_converter_0/hdl/axi_infrastructure_v1_1_0.vh
	new file:   shell_v04261818/design/ip/axi_clock_converter_0/hdl/axi_infrastructure_v1_1_vl_rfs.v
	new file:   shell_v04261818/design/ip/axi_clock_converter_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
	new file:   shell_v04261818/design/ip/axi_clock_converter_0/hdl/fifo_generator_v13_2_rfs.v
	new file:   shell_v04261818/design/ip/axi_clock_converter_0/hdl/fifo_generator_v13_2_rfs.vhd
	new file:   shell_v04261818/design/ip/axi_clock_converter_0/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd
	new file:   shell_v04261818/design/ip/axi_clock_converter_0/sim/axi_clock_converter_0.v
	new file:   shell_v04261818/design/ip/axi_clock_converter_0/simulation/fifo_generator_vlog_beh.v
	new file:   shell_v04261818/design/ip/axi_clock_converter_0/synth/axi_clock_converter_0.v
	new file:   shell_v04261818/design/ip/axi_register_slice/axi_register_slice.veo
	new file:   shell_v04261818/design/ip/axi_register_slice/axi_register_slice.vho
	new file:   shell_v04261818/design/ip/axi_register_slice/axi_register_slice.xci
	new file:   shell_v04261818/design/ip/axi_register_slice/axi_register_slice.xml
	new file:   shell_v04261818/design/ip/axi_register_slice/doc/axi_register_slice_v2_1_changelog.txt
	new file:   shell_v04261818/design/ip/axi_register_slice/hdl/axi_infrastructure_v1_1_0.vh
	new file:   shell_v04261818/design/ip/axi_register_slice/hdl/axi_infrastructure_v1_1_vl_rfs.v
	new file:   shell_v04261818/design/ip/axi_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v
	new file:   shell_v04261818/design/ip/axi_register_slice/sim/axi_register_slice.v
	new file:   shell_v04261818/design/ip/axi_register_slice/synth/axi_register_slice.v
	new file:   shell_v04261818/design/ip/axi_register_slice_light/axi_register_slice_light.veo
	new file:   shell_v04261818/design/ip/axi_register_slice_light/axi_register_slice_light.vho
	new file:   shell_v04261818/design/ip/axi_register_slice_light/axi_register_slice_light.xci
	new file:   shell_v04261818/design/ip/axi_register_slice_light/axi_register_slice_light.xml
	new file:   shell_v04261818/design/ip/axi_register_slice_light/doc/axi_register_slice_v2_1_changelog.txt
	new file:   shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_infrastructure_v1_1_0.vh
	new file:   shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_infrastructure_v1_1_vl_rfs.v
	new file:   shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v
	new file:   shell_v04261818/design/ip/axi_register_slice_light/sim/axi_register_slice_light.v
	new file:   shell_v04261818/design/ip/axi_register_slice_light/synth/axi_register_slice_light.v
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/cl_axi_interconnect.bd
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/cl_axi_interconnect.bxml
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/cl_axi_interconnect.dcp
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/cl_axi_interconnect_ooc.xdc
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/cl_axi_interconnect_sim_netlist.v
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/cl_axi_interconnect_sim_netlist.vhdl
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/cl_axi_interconnect_stub.v
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/cl_axi_interconnect_stub.vhdl
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/hdl/cl_axi_interconnect_wrapper.v
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/hw_handoff/cl_axi_interconnect.hwh
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/hw_handoff/cl_axi_interconnect_bd.tcl
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_axi_interconnect_0_0/cl_axi_interconnect_axi_interconnect_0_0.xci
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_axi_interconnect_0_0/cl_axi_interconnect_axi_interconnect_0_0.xml
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m00_regslice_0/cl_axi_interconnect_m00_regslice_0.xci
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m00_regslice_0/cl_axi_interconnect_m00_regslice_0.xml
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m00_regslice_0/cl_axi_interconnect_m00_regslice_0_ooc.xdc
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m00_regslice_0/sim/cl_axi_interconnect_m00_regslice_0.v
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m00_regslice_0/synth/cl_axi_interconnect_m00_regslice_0.v
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m01_regslice_0/cl_axi_interconnect_m01_regslice_0.xci
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m01_regslice_0/cl_axi_interconnect_m01_regslice_0.xml
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m01_regslice_0/cl_axi_interconnect_m01_regslice_0_ooc.xdc
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m01_regslice_0/sim/cl_axi_interconnect_m01_regslice_0.v
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m01_regslice_0/synth/cl_axi_interconnect_m01_regslice_0.v
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m02_regslice_0/cl_axi_interconnect_m02_regslice_0.xci
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m02_regslice_0/cl_axi_interconnect_m02_regslice_0.xml
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m02_regslice_0/cl_axi_interconnect_m02_regslice_0_ooc.xdc
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m02_regslice_0/sim/cl_axi_interconnect_m02_regslice_0.v
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m02_regslice_0/synth/cl_axi_interconnect_m02_regslice_0.v
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m03_regslice_0/cl_axi_interconnect_m03_regslice_0.xci
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m03_regslice_0/cl_axi_interconnect_m03_regslice_0.xml
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m03_regslice_0/cl_axi_interconnect_m03_regslice_0_ooc.xdc
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m03_regslice_0/sim/cl_axi_interconnect_m03_regslice_0.v
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_m03_regslice_0/synth/cl_axi_interconnect_m03_regslice_0.v
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_s00_regslice_0/cl_axi_interconnect_s00_regslice_0.xci
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_s00_regslice_0/cl_axi_interconnect_s00_regslice_0.xml
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_s00_regslice_0/cl_axi_interconnect_s00_regslice_0_ooc.xdc
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_s00_regslice_0/sim/cl_axi_interconnect_s00_regslice_0.v
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_s00_regslice_0/synth/cl_axi_interconnect_s00_regslice_0.v
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_s01_regslice_0/cl_axi_interconnect_s01_regslice_0.xci
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_s01_regslice_0/cl_axi_interconnect_s01_regslice_0.xml
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_s01_regslice_0/cl_axi_interconnect_s01_regslice_0_ooc.xdc
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_s01_regslice_0/sim/cl_axi_interconnect_s01_regslice_0.v
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_s01_regslice_0/synth/cl_axi_interconnect_s01_regslice_0.v
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_xbar_0/cl_axi_interconnect_xbar_0.xci
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_xbar_0/cl_axi_interconnect_xbar_0.xml
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_xbar_0/cl_axi_interconnect_xbar_0_ooc.xdc
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_xbar_0/sim/cl_axi_interconnect_xbar_0.v
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ip/cl_axi_interconnect_xbar_0/synth/cl_axi_interconnect_xbar_0.v
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ipshared/5c35/hdl/fifo_generator_v13_2_rfs.v
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ipshared/5c35/hdl/fifo_generator_v13_2_rfs.vhd
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ipshared/5c35/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ipshared/5c35/simulation/fifo_generator_vlog_beh.v
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/sim/cl_axi_interconnect.v
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/synth/cl_axi_interconnect.hwdef
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/synth/cl_axi_interconnect.v
	new file:   shell_v04261818/design/ip/cl_axi_interconnect/ui/bd_26ef0651.ui
	new file:   shell_v04261818/design/ip/cl_axi_interconnect_m00_regslice_0/cl_axi_interconnect_m00_regslice_0.xci
	new file:   shell_v04261818/design/ip/cl_axi_interconnect_m00_regslice_0/cl_axi_interconnect_m00_regslice_0.xml
	new file:   shell_v04261818/design/ip/cl_axi_interconnect_m00_regslice_0/cl_axi_interconnect_m00_regslice_0_ooc.xdc
	new file:   shell_v04261818/design/ip/cl_axi_interconnect_m00_regslice_0/sim/cl_axi_interconnect_m00_regslice_0.v
	new file:   shell_v04261818/design/ip/cl_axi_interconnect_m00_regslice_0/synth/cl_axi_interconnect_m00_regslice_0.v
	new file:   shell_v04261818/design/ip/cl_debug_bridge/.Xil/Vivado-60721-ip-10-206-21-243/coregen/clock_temp/clock_temp.xci
	new file:   shell_v04261818/design/ip/cl_debug_bridge/.Xil/Vivado-60721-ip-10-206-21-243/coregen/clock_temp/clock_temp.xml
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/bd_a493.bd
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/bd_a493.bxml
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/bd_a493_ooc.xdc
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/hdl/bd_a493_wrapper.v
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/hw_handoff/cl_debug_bridge.hwh
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/hw_handoff/cl_debug_bridge_bd.tcl
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/bd_a493_xsdbm_0.xci
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/bd_a493_xsdbm_0.xml
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/bd_a493_xsdbm_0_ooc.xdc
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/constraints/xsdbm.xdc
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/ltlib_v1_0_vl_rfs.v
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/ltlib_v1_0_0_lib_fn.vh
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/ltlib_v1_0_0_ver.vh
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs.vh
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_ports.vh
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_vec.vh
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bsid_ports.vh
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bsid_vec_ports.vh
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_i2x.vh
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_icn.vh
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_id_map.vh
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_id_vec_map.vh
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_in.vh
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_sl_prt_map.vh
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/sim/bd_a493_xsdbm_0.v
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/synth/bd_a493_xsdbm_0.v
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_1/bd_a493_lut_buffer_0.xci
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_1/bd_a493_lut_buffer_0.xml
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_1/hdl/lut_buffer_v2_0_vl_rfs.v
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_1/sim/bd_a493_lut_buffer_0.v
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_1/synth/bd_a493_lut_buffer_0.v
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/sim/bd_a493.v
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/synth/bd_a493.v
	new file:   shell_v04261818/design/ip/cl_debug_bridge/bd_0/synth/cl_debug_bridge.hwdef
	new file:   shell_v04261818/design/ip/cl_debug_bridge/cl_debug_bridge.veo
	new file:   shell_v04261818/design/ip/cl_debug_bridge/cl_debug_bridge.vho
	new file:   shell_v04261818/design/ip/cl_debug_bridge/cl_debug_bridge.xci
	new file:   shell_v04261818/design/ip/cl_debug_bridge/cl_debug_bridge.xml
	new file:   shell_v04261818/design/ip/cl_debug_bridge/cl_debug_bridge_ooc.xdc
	new file:   shell_v04261818/design/ip/cl_debug_bridge/doc/debug_bridge_v3_0_changelog.txt
	new file:   shell_v04261818/design/ip/cl_debug_bridge/sim/cl_debug_bridge.v
	new file:   shell_v04261818/design/ip/cl_debug_bridge/synth/cl_debug_bridge.v
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/bd_bf3f.bd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/bd_bf3f.bmm
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/bd_bf3f.bxml
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/bd_bf3f_ooc.xdc
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/hdl/bd_bf3f_wrapper.v
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/hw_handoff/ddr4_core_microblaze_mcs.hwh
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/hw_handoff/ddr4_core_microblaze_mcs_bd.tcl
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xci
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xdc
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xml
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0_ooc_debug.xdc
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/data/mb_bootloop_le.elf
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/hdl/microblaze_v10_0_vh_rfs.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/sim/bd_bf3f_microblaze_I_0.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/synth/bd_bf3f_microblaze_I_0.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0.xci
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0.xdc
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0.xml
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0_board.xdc
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/sim/bd_bf3f_rst_0_0.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/synth/bd_bf3f_rst_0_0.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/bd_bf3f_iomodule_0_0.xci
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/bd_bf3f_iomodule_0_0.xml
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/bd_bf3f_iomodule_0_0_board.xdc
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/sim/bd_bf3f_iomodule_0_0.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/synth/bd_bf3f_iomodule_0_0.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/bd_bf3f_ilmb_0.xci
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/bd_bf3f_ilmb_0.xdc
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/bd_bf3f_ilmb_0.xml
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/sim/bd_bf3f_ilmb_0.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/synth/bd_bf3f_ilmb_0.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/bd_bf3f_dlmb_0.xci
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/bd_bf3f_dlmb_0.xdc
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/bd_bf3f_dlmb_0.xml
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/hdl/lmb_v10_v3_0_vh_rfs.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/sim/bd_bf3f_dlmb_0.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/synth/bd_bf3f_dlmb_0.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/bd_bf3f_dlmb_cntlr_0.xci
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/bd_bf3f_dlmb_cntlr_0.xml
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/sim/bd_bf3f_dlmb_cntlr_0.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/synth/bd_bf3f_dlmb_cntlr_0.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_5/bd_bf3f_ilmb_cntlr_0.xci
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_5/bd_bf3f_ilmb_cntlr_0.xml
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_5/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_5/sim/bd_bf3f_ilmb_cntlr_0.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_5/synth/bd_bf3f_ilmb_cntlr_0.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_6/bd_bf3f_lmb_bram_I_0.xci
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_6/bd_bf3f_lmb_bram_I_0.xml
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_6/bd_bf3f_lmb_bram_I_0_ooc.xdc
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_6/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_6/sim/bd_bf3f_lmb_bram_I_0.v
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_6/simulation/blk_mem_gen_v8_4.v
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_6/synth/bd_bf3f_lmb_bram_I_0.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_7/bd_bf3f_second_dlmb_cntlr_0.xci
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_7/bd_bf3f_second_dlmb_cntlr_0.xml
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_7/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_7/sim/bd_bf3f_second_dlmb_cntlr_0.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_7/synth/bd_bf3f_second_dlmb_cntlr_0.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_8/bd_bf3f_second_ilmb_cntlr_0.xci
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_8/bd_bf3f_second_ilmb_cntlr_0.xml
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_8/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_8/sim/bd_bf3f_second_ilmb_cntlr_0.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_8/synth/bd_bf3f_second_ilmb_cntlr_0.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_9/bd_bf3f_second_lmb_bram_I_0.xci
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_9/bd_bf3f_second_lmb_bram_I_0.xml
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_9/bd_bf3f_second_lmb_bram_I_0_ooc.xdc
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_9/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_9/sim/bd_bf3f_second_lmb_bram_I_0.v
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_9/simulation/blk_mem_gen_v8_4.v
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_9/synth/bd_bf3f_second_lmb_bram_I_0.vhd
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/sim/bd_bf3f.v
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/synth/bd_bf3f.v
	new file:   shell_v04261818/design/ip/ddr4_core/bd_0/synth/ddr4_core_microblaze_mcs.hwdef
	new file:   shell_v04261818/design/ip/ddr4_core/ddr4_core.veo
	new file:   shell_v04261818/design/ip/ddr4_core/ddr4_core.vho
	new file:   shell_v04261818/design/ip/ddr4_core/ddr4_core.xci
	new file:   shell_v04261818/design/ip/ddr4_core/ddr4_core.xml
	new file:   shell_v04261818/design/ip/ddr4_core/ddr4_core_board.xdc
	new file:   shell_v04261818/design/ip/ddr4_core/doc/ddr4_v2_2_changelog.txt
	new file:   shell_v04261818/design/ip/ddr4_core/ip_0/ddr4_core_microblaze_mcs.xci
	new file:   shell_v04261818/design/ip/ddr4_core/ip_0/ddr4_core_microblaze_mcs.xml
	new file:   shell_v04261818/design/ip/ddr4_core/ip_0/ddr4_core_microblaze_mcs_board.xdc
	new file:   shell_v04261818/design/ip/ddr4_core/ip_0/ddr4_core_microblaze_mcs_ooc.xdc
	new file:   shell_v04261818/design/ip/ddr4_core/ip_0/mb_bootloop_le.elf
	new file:   shell_v04261818/design/ip/ddr4_core/ip_0/sim/ddr4_core_microblaze_mcs.v
	new file:   shell_v04261818/design/ip/ddr4_core/ip_0/synth/ddr4_core_microblaze_mcs.v
	new file:   shell_v04261818/design/ip/ddr4_core/ip_1/ddr4_core_phy.xci
	new file:   shell_v04261818/design/ip/ddr4_core/ip_1/ddr4_core_phy.xml
	new file:   shell_v04261818/design/ip/ddr4_core/ip_1/par/ddr4_core_phy_ooc.xdc
	new file:   shell_v04261818/design/ip/ddr4_core/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv
	new file:   shell_v04261818/design/ip/ddr4_core/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv
	new file:   shell_v04261818/design/ip/ddr4_core/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv
	new file:   shell_v04261818/design/ip/ddr4_core/ip_1/rtl/ip_top/ddr4_core_phy.sv
	new file:   shell_v04261818/design/ip/ddr4_core/ip_1/rtl/map/ddr4_core_phy_ddrMapDDR4.vh
	new file:   shell_v04261818/design/ip/ddr4_core/ip_1/rtl/map/ddr4_core_phy_iobMapDDR4.vh
	new file:   shell_v04261818/design/ip/ddr4_core/ip_1/rtl/map/ddr4_core_phy_riuMap.vh
	new file:   shell_v04261818/design/ip/ddr4_core/ip_1/rtl/phy/ddr4_core_phy_ddr4.sv
	new file:   shell_v04261818/design/ip/ddr4_core/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv
	new file:   shell_v04261818/design/ip/ddr4_core/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv
	new file:   shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv
	new file:   shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv
	new file:   shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv
	new file:   shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv
	new file:   shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv
	new file:   shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_a_upsizer.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_ar_channel.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_aw_channel.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_b_channel.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_fifo.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_r_channel.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_register_slice.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_upsizer.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_w_channel.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axic_register_slice.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_carry_and.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_carry_latch_and.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_carry_latch_or.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_carry_or.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_command_fifo.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_comparator.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_comparator_sel.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_comparator_sel_static.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_r_upsizer.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_w_upsizer.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_3_cal_assert.vh
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_3_chipscope_icon2xsdb_mstrbr_ver_inc.vh
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_3_cs_ver_inc.vh
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_addr_decode.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_config_rom.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx_data.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_mc_odt.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_pi.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_rd_en.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_read.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_sync.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_top.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_wr_bit.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_wr_byte.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_write.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_dp_AB9.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/clocking/ddr4_v2_2_infrastructure.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_act_rank.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_act_timer.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_a.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_c.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_p.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ctl.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_group.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_periodic.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_rd_wr.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ref.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_wtr.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_core.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_core_ddr4.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_core_ddr4_mem_intfc.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_v2_2_3_ddr4_assert.vh
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/ip_top/old_ddr4_core.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/ip_top/old_ddr4_core_ddr4.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/ip_top/old_ddr4_core_ddr4_mem_intfc.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_cmd.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_rd_data.sv
	new file:   shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_wr_data.sv
	new file:   shell_v04261818/design/ip/ddr4_core/sw/calibration_0/Debug/calibration_ddr.elf
	new file:   shell_v04261818/design/ip/ddr4_core/tb/microblaze_mcs_0.sv
	new file:   shell_v04261818/design/ip/dest_register_slice/dest_register_slice.veo
	new file:   shell_v04261818/design/ip/dest_register_slice/dest_register_slice.vho
	new file:   shell_v04261818/design/ip/dest_register_slice/dest_register_slice.xci
	new file:   shell_v04261818/design/ip/dest_register_slice/dest_register_slice.xml
	new file:   shell_v04261818/design/ip/dest_register_slice/doc/axi_register_slice_v2_1_changelog.txt
	new file:   shell_v04261818/design/ip/dest_register_slice/hdl/axi_infrastructure_v1_1_0.vh
	new file:   shell_v04261818/design/ip/dest_register_slice/hdl/axi_infrastructure_v1_1_vl_rfs.v
	new file:   shell_v04261818/design/ip/dest_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v
	new file:   shell_v04261818/design/ip/dest_register_slice/sim/dest_register_slice.v
	new file:   shell_v04261818/design/ip/dest_register_slice/synth/dest_register_slice.v
	new file:   shell_v04261818/design/ip/ila_0/doc/ila_v6_2_changelog.txt
	new file:   shell_v04261818/design/ip/ila_0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
	new file:   shell_v04261818/design/ip/ila_0/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd
	new file:   shell_v04261818/design/ip/ila_0/hdl/ila_v6_2_syn_rfs.v
	new file:   shell_v04261818/design/ip/ila_0/hdl/ltlib_v1_0_vl_rfs.v
	new file:   shell_v04261818/design/ip/ila_0/hdl/verilog/ila_v6_2_5_ila_in.vh
	new file:   shell_v04261818/design/ip/ila_0/hdl/verilog/ila_v6_2_5_ila_lib_fn.vh
	new file:   shell_v04261818/design/ip/ila_0/hdl/verilog/ila_v6_2_5_ila_lparam.vh
	new file:   shell_v04261818/design/ip/ila_0/hdl/verilog/ila_v6_2_5_ila_param.vh
	new file:   shell_v04261818/design/ip/ila_0/hdl/verilog/ila_v6_2_5_ila_ver.vh
	new file:   shell_v04261818/design/ip/ila_0/hdl/verilog/ltlib_v1_0_0_lib_fn.vh
	new file:   shell_v04261818/design/ip/ila_0/hdl/verilog/ltlib_v1_0_0_ver.vh
	new file:   shell_v04261818/design/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs.vh
	new file:   shell_v04261818/design/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh
	new file:   shell_v04261818/design/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh
	new file:   shell_v04261818/design/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_ports.vh
	new file:   shell_v04261818/design/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_vec.vh
	new file:   shell_v04261818/design/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bsid_ports.vh
	new file:   shell_v04261818/design/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bsid_vec_ports.vh
	new file:   shell_v04261818/design/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_i2x.vh
	new file:   shell_v04261818/design/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_icn.vh
	new file:   shell_v04261818/design/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_id_map.vh
	new file:   shell_v04261818/design/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_id_vec_map.vh
	new file:   shell_v04261818/design/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_in.vh
	new file:   shell_v04261818/design/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_sl_prt_map.vh
	new file:   shell_v04261818/design/ip/ila_0/hdl/verilog/xsdbs_v1_0_2_i2x.vh
	new file:   shell_v04261818/design/ip/ila_0/hdl/verilog/xsdbs_v1_0_2_in.vh
	new file:   shell_v04261818/design/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v
	new file:   shell_v04261818/design/ip/ila_0/hdl/xsdbs_v1_0_vl_rfs.v
	new file:   shell_v04261818/design/ip/ila_0/ila_0.veo
	new file:   shell_v04261818/design/ip/ila_0/ila_0.xci
	new file:   shell_v04261818/design/ip/ila_0/ila_0.xml
	new file:   shell_v04261818/design/ip/ila_0/ila_0_ooc.xdc
	new file:   shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila.xdc
	new file:   shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc
	new file:   shell_v04261818/design/ip/ila_0/sim/ila_0.v
	new file:   shell_v04261818/design/ip/ila_0/synth/ila_0.v
	new file:   shell_v04261818/design/ip/ila_1/doc/ila_v6_2_changelog.txt
	new file:   shell_v04261818/design/ip/ila_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
	new file:   shell_v04261818/design/ip/ila_1/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd
	new file:   shell_v04261818/design/ip/ila_1/hdl/ila_v6_2_syn_rfs.v
	new file:   shell_v04261818/design/ip/ila_1/hdl/ltlib_v1_0_vl_rfs.v
	new file:   shell_v04261818/design/ip/ila_1/hdl/verilog/ila_v6_2_5_ila_in.vh
	new file:   shell_v04261818/design/ip/ila_1/hdl/verilog/ila_v6_2_5_ila_lib_fn.vh
	new file:   shell_v04261818/design/ip/ila_1/hdl/verilog/ila_v6_2_5_ila_lparam.vh
	new file:   shell_v04261818/design/ip/ila_1/hdl/verilog/ila_v6_2_5_ila_param.vh
	new file:   shell_v04261818/design/ip/ila_1/hdl/verilog/ila_v6_2_5_ila_ver.vh
	new file:   shell_v04261818/design/ip/ila_1/hdl/verilog/ltlib_v1_0_0_lib_fn.vh
	new file:   shell_v04261818/design/ip/ila_1/hdl/verilog/ltlib_v1_0_0_ver.vh
	new file:   shell_v04261818/design/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs.vh
	new file:   shell_v04261818/design/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_core.vh
	new file:   shell_v04261818/design/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh
	new file:   shell_v04261818/design/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_ports.vh
	new file:   shell_v04261818/design/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bs_vec.vh
	new file:   shell_v04261818/design/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bsid_ports.vh
	new file:   shell_v04261818/design/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_bsid_vec_ports.vh
	new file:   shell_v04261818/design/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_i2x.vh
	new file:   shell_v04261818/design/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_icn.vh
	new file:   shell_v04261818/design/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_id_map.vh
	new file:   shell_v04261818/design/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_id_vec_map.vh
	new file:   shell_v04261818/design/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_in.vh
	new file:   shell_v04261818/design/ip/ila_1/hdl/verilog/xsdbm_v3_0_0_sl_prt_map.vh
	new file:   shell_v04261818/design/ip/ila_1/hdl/verilog/xsdbs_v1_0_2_i2x.vh
	new file:   shell_v04261818/design/ip/ila_1/hdl/verilog/xsdbs_v1_0_2_in.vh
	new file:   shell_v04261818/design/ip/ila_1/hdl/xsdbm_v3_0_vl_rfs.v
	new file:   shell_v04261818/design/ip/ila_1/hdl/xsdbs_v1_0_vl_rfs.v
	new file:   shell_v04261818/design/ip/ila_1/ila_1.veo
	new file:   shell_v04261818/design/ip/ila_1/ila_1.xci
	new file:   shell_v04261818/design/ip/ila_1/ila_1.xml
	new file:   shell_v04261818/design/ip/ila_1/ila_1_ooc.xdc
	new file:   shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila.xdc
	new file:   shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc
	new file:   shell_v04261818/design/ip/ila_1/sim/ila_1.v
	new file:   shell_v04261818/design/ip/ila_1/synth/ila_1.v
	new file:   shell_v04261818/design/ip/ila_vio_counter/doc/ila_v6_2_changelog.txt
	new file:   shell_v04261818/design/ip/ila_vio_counter/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
	new file:   shell_v04261818/design/ip/ila_vio_counter/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd
	new file:   shell_v04261818/design/ip/ila_vio_counter/hdl/ila_v6_2_syn_rfs.v
	new file:   shell_v04261818/design/ip/ila_vio_counter/hdl/ltlib_v1_0_vl_rfs.v
	new file:   shell_v04261818/design/ip/ila_vio_counter/hdl/verilog/ila_v6_2_5_ila_in.vh
	new file:   shell_v04261818/design/ip/ila_vio_counter/hdl/verilog/ila_v6_2_5_ila_lib_fn.vh
	new file:   shell_v04261818/design/ip/ila_vio_counter/hdl/verilog/ila_v6_2_5_ila_lparam.vh
	new file:   shell_v04261818/design/ip/ila_vio_counter/hdl/verilog/ila_v6_2_5_ila_param.vh
	new file:   shell_v04261818/design/ip/ila_vio_counter/hdl/verilog/ila_v6_2_5_ila_ver.vh
	new file:   shell_v04261818/design/ip/ila_vio_counter/hdl/verilog/ltlib_v1_0_0_lib_fn.vh
	new file:   shell_v04261818/design/ip/ila_vio_counter/hdl/verilog/ltlib_v1_0_0_ver.vh
	new file:   shell_v04261818/design/ip/ila_vio_counter/hdl/verilog/xsdbm_v3_0_0_bs.vh
	new file:   shell_v04261818/design/ip/ila_vio_counter/hdl/verilog/xsdbm_v3_0_0_bs_core.vh
	new file:   shell_v04261818/design/ip/ila_vio_counter/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh
	new file:   shell_v04261818/design/ip/ila_vio_counter/hdl/verilog/xsdbm_v3_0_0_bs_ports.vh
	new file:   shell_v04261818/design/ip/ila_vio_counter/hdl/verilog/xsdbm_v3_0_0_bs_vec.vh
	new file:   shell_v04261818/design/ip/ila_vio_counter/hdl/verilog/xsdbm_v3_0_0_bsid_ports.vh
	new file:   shell_v04261818/design/ip/ila_vio_counter/hdl/verilog/xsdbm_v3_0_0_bsid_vec_ports.vh
	new file:   shell_v04261818/design/ip/ila_vio_counter/hdl/verilog/xsdbm_v3_0_0_i2x.vh
	new file:   shell_v04261818/design/ip/ila_vio_counter/hdl/verilog/xsdbm_v3_0_0_icn.vh
	new file:   shell_v04261818/design/ip/ila_vio_counter/hdl/verilog/xsdbm_v3_0_0_id_map.vh
	new file:   shell_v04261818/design/ip/ila_vio_counter/hdl/verilog/xsdbm_v3_0_0_id_vec_map.vh
	new file:   shell_v04261818/design/ip/ila_vio_counter/hdl/verilog/xsdbm_v3_0_0_in.vh
	new file:   shell_v04261818/design/ip/ila_vio_counter/hdl/verilog/xsdbm_v3_0_0_sl_prt_map.vh
	new file:   shell_v04261818/design/ip/ila_vio_counter/hdl/verilog/xsdbs_v1_0_2_i2x.vh
	new file:   shell_v04261818/design/ip/ila_vio_counter/hdl/verilog/xsdbs_v1_0_2_in.vh
	new file:   shell_v04261818/design/ip/ila_vio_counter/hdl/xsdbm_v3_0_vl_rfs.v
	new file:   shell_v04261818/design/ip/ila_vio_counter/hdl/xsdbs_v1_0_vl_rfs.v
	new file:   shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila.xdc
	new file:   shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila_impl.xdc
	new file:   shell_v04261818/design/ip/ila_vio_counter/ila_vio_counter.veo
	new file:   shell_v04261818/design/ip/ila_vio_counter/ila_vio_counter.xci
	new file:   shell_v04261818/design/ip/ila_vio_counter/ila_vio_counter.xml
	new file:   shell_v04261818/design/ip/ila_vio_counter/ila_vio_counter_ooc.xdc
	new file:   shell_v04261818/design/ip/ila_vio_counter/sim/ila_vio_counter.v
	new file:   shell_v04261818/design/ip/ila_vio_counter/synth/ila_vio_counter.v
	new file:   shell_v04261818/design/ip/src_register_slice/doc/axi_register_slice_v2_1_changelog.txt
	new file:   shell_v04261818/design/ip/src_register_slice/hdl/axi_infrastructure_v1_1_0.vh
	new file:   shell_v04261818/design/ip/src_register_slice/hdl/axi_infrastructure_v1_1_vl_rfs.v
	new file:   shell_v04261818/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v
	new file:   shell_v04261818/design/ip/src_register_slice/sim/src_register_slice.v
	new file:   shell_v04261818/design/ip/src_register_slice/src_register_slice.veo
	new file:   shell_v04261818/design/ip/src_register_slice/src_register_slice.vho
	new file:   shell_v04261818/design/ip/src_register_slice/src_register_slice.xci
	new file:   shell_v04261818/design/ip/src_register_slice/src_register_slice.xml
	new file:   shell_v04261818/design/ip/src_register_slice/synth/src_register_slice.v
	new file:   shell_v04261818/design/ip/vio_0/doc/vio_v3_0_changelog.txt
	new file:   shell_v04261818/design/ip/vio_0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
	new file:   shell_v04261818/design/ip/vio_0/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd
	new file:   shell_v04261818/design/ip/vio_0/hdl/ltlib_v1_0_vl_rfs.v
	new file:   shell_v04261818/design/ip/vio_0/hdl/verilog/ltlib_v1_0_0_lib_fn.vh
	new file:   shell_v04261818/design/ip/vio_0/hdl/verilog/ltlib_v1_0_0_ver.vh
	new file:   shell_v04261818/design/ip/vio_0/hdl/verilog/xsdbm_v2_0_0_bs.vh
	new file:   shell_v04261818/design/ip/vio_0/hdl/verilog/xsdbm_v2_0_0_bs_core.vh
	new file:   shell_v04261818/design/ip/vio_0/hdl/verilog/xsdbm_v2_0_0_bs_ports.vh
	new file:   shell_v04261818/design/ip/vio_0/hdl/verilog/xsdbm_v2_0_0_i2x.vh
	new file:   shell_v04261818/design/ip/vio_0/hdl/verilog/xsdbm_v2_0_0_icn.vh
	new file:   shell_v04261818/design/ip/vio_0/hdl/verilog/xsdbm_v2_0_0_in.vh
	new file:   shell_v04261818/design/ip/vio_0/hdl/verilog/xsdbs_v1_0_2_i2x.vh
	new file:   shell_v04261818/design/ip/vio_0/hdl/verilog/xsdbs_v1_0_2_in.vh
	new file:   shell_v04261818/design/ip/vio_0/hdl/vio_v3_0_17_vio_include.v
	new file:   shell_v04261818/design/ip/vio_0/hdl/vio_v3_0_syn_rfs.v
	new file:   shell_v04261818/design/ip/vio_0/hdl/xsdbm_v2_0_vl_rfs.v
	new file:   shell_v04261818/design/ip/vio_0/hdl/xsdbs_v1_0_vl_rfs.v
	new file:   shell_v04261818/design/ip/vio_0/sim/vio_0.v
	new file:   shell_v04261818/design/ip/vio_0/synth/vio_0.v
	new file:   shell_v04261818/design/ip/vio_0/vio_0.veo
	new file:   shell_v04261818/design/ip/vio_0/vio_0.vho
	new file:   shell_v04261818/design/ip/vio_0/vio_0.xci
	new file:   shell_v04261818/design/ip/vio_0/vio_0.xdc
	new file:   shell_v04261818/design/ip/vio_0/vio_0.xml
	new file:   shell_v04261818/design/lib/bram_2rw.sv
	new file:   shell_v04261818/design/lib/flop_fifo.sv
	new file:   shell_v04261818/design/lib/lib_pipe.sv
	new file:   shell_v04261818/design/sh_ddr/sim/ccf_ctl.v
	new file:   shell_v04261818/design/sh_ddr/sim/flop_ccf.sv
	new file:   shell_v04261818/design/sh_ddr/sim/gray.inc
	new file:   shell_v04261818/design/sh_ddr/sim/mgt_acc_axl.sv
	new file:   shell_v04261818/design/sh_ddr/sim/mgt_gen_axl.sv
	new file:   shell_v04261818/design/sh_ddr/sim/sh_ddr.sv
	new file:   shell_v04261818/design/sh_ddr/sim/sync.v
	new file:   shell_v04261818/design/sh_ddr/synth/ccf_ctl.v
	new file:   shell_v04261818/design/sh_ddr/synth/flop_ccf.sv
	new file:   shell_v04261818/design/sh_ddr/synth/gray.inc
	new file:   shell_v04261818/design/sh_ddr/synth/mgt_acc_axl.sv
	new file:   shell_v04261818/design/sh_ddr/synth/mgt_gen_axl.sv
	new file:   shell_v04261818/design/sh_ddr/synth/sh_ddr.sv
	new file:   shell_v04261818/design/sh_ddr/synth/sync.v
	new file:   shell_v04261818/hlx/build/scripts/add_hdk_rtl_ip.tcl
	new file:   shell_v04261818/hlx/build/scripts/add_simulation.tcl
	new file:   shell_v04261818/hlx/build/scripts/aws_bd_faas_initscript.tcl
	new file:   shell_v04261818/hlx/build/scripts/aws_build_dcp_from_cl_hlx_ipi.sh
	new file:   shell_v04261818/hlx/build/scripts/aws_build_dcp_from_cl_hlx_rtl.sh
	new file:   shell_v04261818/hlx/build/scripts/aws_make.tcl
	new file:   shell_v04261818/hlx/build/scripts/aws_proc_overrides.tcl
	new file:   shell_v04261818/hlx/build/scripts/create_dcp_from_proj.tcl
	new file:   shell_v04261818/hlx/build/scripts/create_proj_from_magic.tcl
	new file:   shell_v04261818/hlx/build/scripts/hdk_setup.tcl
	new file:   shell_v04261818/hlx/build/scripts/subscripts/apply_debug_constraints_hlx.tcl
	new file:   shell_v04261818/hlx/build/scripts/subscripts/aws_clock_properties.tcl
	new file:   shell_v04261818/hlx/build/scripts/subscripts/cl_debug_bridge_hlx.xdc
	new file:   shell_v04261818/hlx/build/scripts/subscripts/cl_pnr_user.xdc
	new file:   shell_v04261818/hlx/build/scripts/subscripts/cl_synth_user.xdc
	new file:   shell_v04261818/hlx/build/scripts/subscripts/encrypt_cl_bd_call.tcl
	new file:   shell_v04261818/hlx/build/scripts/subscripts/launch_runs_pre.tcl
	new file:   shell_v04261818/hlx/build/scripts/subscripts/make_post_synth_dcp.tcl
	new file:   shell_v04261818/hlx/build/scripts/subscripts/opt_design_post.tcl
	new file:   shell_v04261818/hlx/build/scripts/subscripts/opt_design_pre.tcl
	new file:   shell_v04261818/hlx/build/scripts/subscripts/place_design_post.tcl
	new file:   shell_v04261818/hlx/build/scripts/subscripts/route_design_post.tcl
	new file:   shell_v04261818/hlx/build/scripts/subscripts/synth_design_post.tcl
	new file:   shell_v04261818/hlx/build/scripts/subscripts/synth_design_pre.tcl
	new file:   shell_v04261818/hlx/build/scripts/subscripts/tarball_variables.tcl
	new file:   shell_v04261818/hlx/build/scripts/subscripts/write_bitstream_pre.tcl
	new file:   shell_v04261818/hlx/build/scripts/subscripts/write_checkpoint_call.tcl
	new file:   shell_v04261818/hlx/build/scripts/subscripts/xsdbm_timing_exception.xdc
	new file:   shell_v04261818/hlx/build/scripts/tclapp/xilinx/faasutils/blue_cloud.png
	new file:   shell_v04261818/hlx/build/scripts/tclapp/xilinx/faasutils/encrypt_synth_files.tcl
	new file:   shell_v04261818/hlx/build/scripts/tclapp/xilinx/faasutils/green_cloud.png
	new file:   shell_v04261818/hlx/build/scripts/tclapp/xilinx/faasutils/helper.tcl
	new file:   shell_v04261818/hlx/build/scripts/tclapp/xilinx/faasutils/keyfile_v2.txt
	new file:   shell_v04261818/hlx/build/scripts/tclapp/xilinx/faasutils/keyfile_v2_vhd.txt
	new file:   shell_v04261818/hlx/build/scripts/tclapp/xilinx/faasutils/make_faas.tcl
	new file:   shell_v04261818/hlx/build/scripts/tclapp/xilinx/faasutils/red_cloud.png
	new file:   shell_v04261818/hlx/build/scripts/tclapp/xilinx/faasutils/sed/IPI_template/faas_project.tcl
	new file:   shell_v04261818/hlx/build/scripts/tclapp/xilinx/faasutils/sed/IPI_template/init.tcl
	new file:   shell_v04261818/hlx/build/scripts/tclapp/xilinx/faasutils/sed/IPI_template/params.tcl
	new file:   shell_v04261818/hlx/build/scripts/tclapp/xilinx/faasutils/sed/IPI_template/supported_parts_boards.tcl
	new file:   shell_v04261818/hlx/build/scripts/tclapp/xilinx/faasutils/subprocs.tcl
	new file:   shell_v04261818/hlx/build/scripts/tclapp/xilinx/faasutils/yellow_cloud.png
	new file:   shell_v04261818/hlx/design/boards/board.xml
	new file:   shell_v04261818/hlx/design/ip/aws_v1_0/bd/bd.tcl
	new file:   shell_v04261818/hlx/design/ip/aws_v1_0/component.xml
	new file:   shell_v04261818/hlx/design/ip/aws_v1_0/data/aws_logo.png
	new file:   shell_v04261818/hlx/design/ip/aws_v1_0/doc/aws_v1_0_changelog.txt
	new file:   shell_v04261818/hlx/design/ip/aws_v1_0/hdl/aws_v1_0_2_ports.vh
	new file:   shell_v04261818/hlx/design/ip/aws_v1_0/hdl/aws_v1_0_vl_rfs.sv
	new file:   shell_v04261818/hlx/design/ip/aws_v1_0/hdl/aws_v1_0_vlsyn_rfs.sv
	new file:   shell_v04261818/hlx/design/ip/aws_v1_0/hdl/sim/gray.inc
	new file:   shell_v04261818/hlx/design/ip/aws_v1_0/hdl/synth/gray.inc
	new file:   shell_v04261818/hlx/design/ip/aws_v1_0/interface/aws_f1_sh1.xml
	new file:   shell_v04261818/hlx/design/ip/aws_v1_0/interface/aws_f1_sh1_rtl.xml
	new file:   shell_v04261818/hlx/design/ip/aws_v1_0/ip/axi_clock_converter_0/axi_clock_converter_0.xci
	new file:   shell_v04261818/hlx/design/ip/aws_v1_0/ip/ddr4_core/ddr4_core.xci
	new file:   shell_v04261818/hlx/design/ip/aws_v1_0/ttcl/clocks_xdc.ttcl
	new file:   shell_v04261818/hlx/design/ip/aws_v1_0/ttcl/ooc_xdc.ttcl
	new file:   shell_v04261818/hlx/design/ip/aws_v1_0/xgui/aws_v1_0.tcl
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/component.xml
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/constraints/dds_ooc.xdc
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/doc/ReleaseNotes.txt
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/drivers/dds_v1_0/data/dds.mdd
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/drivers/dds_v1_0/data/dds.tcl
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/drivers/dds_v1_0/src/Makefile
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/drivers/dds_v1_0/src/xdds.c
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/drivers/dds_v1_0/src/xdds.h
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/drivers/dds_v1_0/src/xdds_hw.h
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/drivers/dds_v1_0/src/xdds_linux.c
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/drivers/dds_v1_0/src/xdds_sinit.c
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/hdl/verilog/dds.v
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/hdl/verilog/dds_DDS_OUTPUT1_m_axi.v
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/hdl/verilog/dds_DDS_OUTPUT_m_axi.v
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/hdl/verilog/dds_PROG_BUS_s_axi.v
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/hdl/verilog/dds_mac_muladd_16eOg.v
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/hdl/verilog/dds_mac_mulsub_18dEe.v
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/hdl/verilog/process_frame.v
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/hdl/verilog/process_r.v
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/hdl/verilog/process_r_dds_0_cbkb.v
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/hdl/verilog/process_r_dds_0_cbkb_rom.dat
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/hdl/verilog/process_r_dds_0_fcud.v
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/hdl/verilog/process_r_dds_0_fcud_rom.dat
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/hdl/vhdl/dds.vhd
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/hdl/vhdl/dds_DDS_OUTPUT1_m_axi.vhd
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/hdl/vhdl/dds_DDS_OUTPUT_m_axi.vhd
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/hdl/vhdl/dds_PROG_BUS_s_axi.vhd
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/hdl/vhdl/dds_mac_muladd_16eOg.vhd
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/hdl/vhdl/dds_mac_mulsub_18dEe.vhd
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/hdl/vhdl/process_frame.vhd
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/hdl/vhdl/process_r.vhd
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/hdl/vhdl/process_r_dds_0_cbkb.vhd
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/hdl/vhdl/process_r_dds_0_fcud.vhd
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/misc/Thumbs.db
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/misc/logo.png
	new file:   shell_v04261818/hlx/design/ip/dds_v1_0/xgui/dds_v1_0.tcl
	new file:   shell_v04261818/hlx/design/lib/cl_ports_hlx.vh
	new file:   shell_v04261818/hlx/design/lib/cl_top.sv
	new file:   shell_v04261818/hlx/design/lib/sh_connectors.vh
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/cl_hello_world_ref/cl_hello_world_ref.tcl
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/cl_hello_world_ref/constraints/cl_pnr_user.xdc
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/cl_hello_world_ref/constraints/cl_synth_user.xdc
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/cl_hello_world_ref/design.xml
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/cl_hello_world_ref/design/hello_world.v
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/cl_hello_world_ref/faas_project.tcl
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/cl_hello_world_ref/init.tcl
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/cl_hello_world_ref/params.tcl
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/cl_hello_world_ref/supported_parts_boards.tcl
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/cl_hls_dds/cl_hls_dds.tcl
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/cl_hls_dds/constraints/cl_pnr_user.xdc
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/cl_hls_dds/constraints/cl_synth_user.xdc
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/cl_hls_dds/design.xml
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/cl_hls_dds/faas_project.tcl
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/cl_hls_dds/init.tcl
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/cl_hls_dds/params.tcl
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/cl_hls_dds/software/Makefile
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/cl_hls_dds/software/test_cl.c
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/cl_hls_dds/supported_parts_boards.tcl
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/cl_hls_dds/verif/test_cl.sv
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/cl_ipi_cdma_test/cl_ipi_cdma_test.tcl
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/cl_ipi_cdma_test/constraints/cl_pnr_user.xdc
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/cl_ipi_cdma_test/constraints/cl_synth_user.xdc
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/cl_ipi_cdma_test/design.xml
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/cl_ipi_cdma_test/faas_project.tcl
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/cl_ipi_cdma_test/init.tcl
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/cl_ipi_cdma_test/params.tcl
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/cl_ipi_cdma_test/software/Makefile
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/cl_ipi_cdma_test/software/test_cl.c
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/cl_ipi_cdma_test/supported_parts_boards.tcl
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/cl_ipi_cdma_test/verif/test_cl.sv
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/hello_world/constraints/cl_pnr_user.xdc
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/hello_world/constraints/cl_synth_user.xdc
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/hello_world/design.xml
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/hello_world/faas_project.tcl
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/hello_world/hello_world.tcl
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/hello_world/init.tcl
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/hello_world/params.tcl
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/hello_world/software/Makefile
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/hello_world/software/test_cl.c
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/hello_world/supported_parts_boards.tcl
	new file:   shell_v04261818/hlx/hlx_examples/build/IPI/hello_world/verif/test_cl.sv
	new file:   shell_v04261818/hlx/hlx_examples/build/RTL/cl_dram_dma/cl_dram_dma.tcl
	new file:   shell_v04261818/hlx/hlx_examples/build/RTL/cl_dram_dma/design.xml
	new file:   shell_v04261818/hlx/hlx_examples/build/RTL/cl_dram_dma/faas_project.tcl
	new file:   shell_v04261818/hlx/hlx_examples/build/RTL/cl_dram_dma/init.tcl
	new file:   shell_v04261818/hlx/hlx_examples/build/RTL/cl_dram_dma/params.tcl
	new file:   shell_v04261818/hlx/hlx_examples/build/RTL/cl_dram_dma/supported_parts_boards.tcl
	new file:   shell_v04261818/hlx/hlx_examples/build/RTL/cl_hello_world/cl_hello_world.tcl
	new file:   shell_v04261818/hlx/hlx_examples/build/RTL/cl_hello_world/design.xml
	new file:   shell_v04261818/hlx/hlx_examples/build/RTL/cl_hello_world/faas_project.tcl
	new file:   shell_v04261818/hlx/hlx_examples/build/RTL/cl_hello_world/init.tcl
	new file:   shell_v04261818/hlx/hlx_examples/build/RTL/cl_hello_world/params.tcl
	new file:   shell_v04261818/hlx/hlx_examples/build/RTL/cl_hello_world/supported_parts_boards.tcl
	new file:   shell_v04261818/hlx/hlx_examples/build/RTL/cl_hello_world/verif/scripts/dpi.tcl
	new file:   shell_v04261818/hlx/hlx_examples/build/RTL/cl_hello_world/verif/scripts/dpi_xsim.tcl
	new file:   shell_v04261818/hlx/hlx_setup.tcl
	new file:   shell_v04261818/hlx/verif/cl_ports_sh_bfm.vh
	new file:   shell_v04261818/hlx/verif/scripts/dpi.tcl
	new file:   shell_v04261818/hlx/verif/scripts/dpi_xsim.tcl
	new file:   shell_v04261818/hlx/verif/tb.sv
	new file:   shell_v04261818/hlx/verif/test_cl.sv
	new file:   shell_v04261818/new_cl_template/build/README.md
	new file:   shell_v04261818/new_cl_template/build/constraints/cl_pnr_user.xdc
	new file:   shell_v04261818/new_cl_template/build/constraints/cl_synth_user.xdc
	new file:   shell_v04261818/new_cl_template/build/scripts/aws_build_dcp_from_cl.sh
	new file:   shell_v04261818/new_cl_template/build/scripts/create_dcp_from_cl.tcl
	new file:   shell_v04261818/new_cl_template/build/scripts/encrypt.tcl
	new file:   shell_v04261818/new_cl_template/build/scripts/synth_cl_hello_world.tcl
	new file:   shell_v04261818/new_cl_template/design/cl_template.sv
	new file:   shell_v04261818/new_cl_template/design/cl_template_defines.vh
	new file:   shell_v04261818/shell_version.txt

* removing v1.3 shell

* merging shell V1.4 updates to public

* updating xilinx/SDAccel_examples to latest on aws_2017.1 branch

* fixing merge issues

* document updates



======Commit: 41c84e4a======
======Short Message======
Re-enable 1DDR (#391)
======Full Message======
Re-enable 1DDR (#391)

* Re-enable 1DDR

* 1 DDR - Remove SDAccel/tests/conftest.py

* Update cl_dram_dma_axi_mstr.sv

* Link 3rd party readme

* Fix 3rd party readme



======Commit: fa9e8f85======
======Short Message======
v1.3.4 patch (#378)
======Full Message======
v1.3.4 patch (#378)

* Create HOWTO_detect_power_gated_AFI.md

* Update strategy_TIMING.tcl

* Update RTL_Simulating_CL_Designs.md

* Update RELEASE_NOTES.md

* Update README.md

* Update ERRATA.md

* Update FAQs.md



======Commit: cdbfafc7======
======Short Message======
patch v1.3.4 (#377)
======Full Message======
patch v1.3.4 (#377)

* Create HOWTO_detect_power_gated_AFI.md

* Update strategy_TIMING.tcl

* Update RTL_Simulating_CL_Designs.md



======Commit: 83c80efd======
======Short Message======
v1.3.4 release  (#373)
======Full Message======
v1.3.4 release  (#373)

* v1.3.4 release

* release notes updates for v1.3.4

* Test sdaccel builds by default

* Update RELEASE_NOTES.md

* Update RELEASE_NOTES.md



======Commit: 934000f9======
======Short Message======
Doc updates only:  Fixes to links and additional SDAccel updates based on customer feedback and AWS forum posts
======Full Message======
Doc updates only:  Fixes to links and additional SDAccel updates based on customer feedback and AWS forum posts



======Commit: 99c25b62======
======Short Message======
fix missing link to SDAccel preview page
======Full Message======
fix missing link to SDAccel preview page



======Commit: 748e04f4======
======Short Message======
Merge pull request #355 from aws/fix_missing_file
======Full Message======
Merge pull request #355 from aws/fix_missing_file

Adding the cl_axi_interconnect_s01_regslice_0.v file back


======Commit: f63cb1a1======
======Short Message======
Merge pull request #353 from aye20/patch-1
======Full Message======
Merge pull request #353 from aye20/patch-1

Update strategy_TIMING.tcl


======Commit: ec0bfc35======
======Short Message======
Merge pull request #352 from iwag/fix-link
======Full Message======
Merge pull request #352 from iwag/fix-link

Fix links


======Commit: 86b9403f======
======Short Message======
Fix links
======Full Message======
Fix links



======Commit: 16848c77======
======Short Message======
Merge pull request #351 from TMVector/patch-1
======Full Message======
Merge pull request #351 from TMVector/patch-1

Fix link in README


======Commit: 30e9fa9a======
======Short Message======
Fix link in README
======Full Message======
Fix link in README


======Commit: 42e5578c======
======Short Message======
Hotfix v1.2.5
======Full Message======
Hotfix v1.2.5



======Commit: 9db42630======
======Short Message======
v1.2.4 patch
======Full Message======
v1.2.4 patch



======Commit: 480507c0======
======Short Message======
Merge pull request #345 from aflaischer/master
======Full Message======
Merge pull request #345 from aflaischer/master

Fix dbg_sg call in remove_engines


======Commit: 7d258f35======
======Short Message======
Fix dbg_sg call in remove_engines
======Full Message======
Fix dbg_sg call in remove_engines



======Commit: 10222bed======
======Short Message======
Merge pull request #341 from sbarillet/master
======Full Message======
Merge pull request #341 from sbarillet/master

fixed encryption issue with verilog file extension (.v)


======Commit: 12ab515b======
======Short Message======
Merge pull request #343 from aws/fix_warnings
======Full Message======
Merge pull request #343 from aws/fix_warnings

Fixing number of critical warnings expected in the cl_dram_dma build


======Commit: 5285bb9f======
======Short Message======
Fixing number of critical warnings expected in the cl_dram_dma build
======Full Message======
Fixing number of critical warnings expected in the cl_dram_dma build



======Commit: 6a494f03======
======Short Message======
Merge pull request #342 from aflaischer/edma_mod_param_desc
======Full Message======
Merge pull request #342 from aflaischer/edma_mod_param_desc

Fix: single_transaction_size module parameter description


======Commit: 3417eb1e======
======Short Message======
Fix: single_transaction_size module parameter description
======Full Message======
Fix: single_transaction_size module parameter description



======Commit: 4bfd3a2c======
======Short Message======
fixed verilog file source parsing issue
======Full Message======
fixed verilog file source parsing issue



======Commit: 1eed2427======
======Short Message======
fixed encryption issue with verilog file extension (.v)
======Full Message======
fixed encryption issue with verilog file extension (.v)



======Commit: 62632113======
======Short Message======
Clarify error message in aws_build_dcp_from_cl.sh (#338)
======Full Message======
Clarify error message in aws_build_dcp_from_cl.sh (#338)




======Commit: d84f7220======
======Short Message======
Fixing broken link to Starting_Your_Own_CL.md
======Full Message======
Fixing broken link to Starting_Your_Own_CL.md

Link was broken to Starting_Your_Own_CL.md


======Commit: f656c29c======
======Short Message======
Fix syntax error in check_s3_bucket_policy.py (#327)
======Full Message======
Fix syntax error in check_s3_bucket_policy.py (#327)

Resolves #326


======Commit: 52add81a======
======Short Message======
EDMA[Perf improvments]: (#325)
======Full Message======
EDMA[Perf improvments]: (#325)

1. Change that a single transaction size is a module param.
2. Change the default values of the ebcs size and transaction size.
3. Update release notes.


======Commit: 4d67e20a======
======Short Message======
fix a markdown syntax with bucket permissions (#321)
======Full Message======
fix a markdown syntax with bucket permissions (#321)




======Commit: 279cfdc3======
======Short Message======
Fix misspelling and capitalization typos in README.md (#314)
======Full Message======
Fix misspelling and capitalization typos in README.md (#314)




======Commit: 1c66b845======
======Short Message======
fixing headers in new shell files (#307)
======Full Message======
fixing headers in new shell files (#307)




======Commit: 509d38f8======
======Short Message======
fixed shell link (#310)
======Full Message======
fixed shell link (#310)




======Commit: 5560d062======
======Short Message======
Develop cl (#302)
======Full Message======
Develop cl (#302)

* New Chimera/GitHub flow changes.

Change-Id: Ib0d7a08a155ddce0e681ac8b57f163cfead1d450

* Lock_design and notify updates.

Change-Id: Id323042eec430bc7c3ca1cf8608db22c04d56b13

* dram build script updates.

Change-Id: I574e1895e3caae0eb2ec882c9a685e1257ba5f38

* fixes in cl_dram_dma for latest Vivado version

Change-Id: I8d35913c9fa41b3b3b37c0b2d7ad5e09584fdec0

* new SHELL vesrion 0x04151701

Change-Id: I5cb9c504624decba0bfef23dd90bb37b4ec8140d

* cl_dram_dma scripts update

Change-Id: Ia440454f74de97c344cf028fa74ea6be01024c3c

* fixed sh_bfm

Change-Id: Ieb454f9cfb00b879681b38f857fd334778100d51

* cl_hello_world updates for 0415 shell

Change-Id: I558bdbd007974c691ce44f4d7497ee8d9aaed5d6

* new sh_ddr dir

Change-Id: Ib7a60cbe7a7c451a5cccbdd921ce8b2d3f5911be

* cl_dram_dma sims working

Change-Id: I6234c7668795740bfe8e8b32b399d87f81f74b66

* cl_dram_dma tcl update

Change-Id: Id2e7dcac776e5518fe82be04f1266d9f7c4ba1cc

* Various updates

Change-Id: Ia48f97379fa05a53c300551de4151aa0da27ddd8

* cl_hello_world sims

Change-Id: I8a8e31a49279238ed2fddc7faba4d94ca6132904

* using vivado instead of sdx

Change-Id: Ie01db4962ab605c0bbe508b2213b6e5eff7327ab

* Build script minor updates; New v2 keyfile.

Change-Id: Ic9b80be20e34ac5d7b0eee63d7028bbb6da99680

* fixing cl_hello_world test compile

Change-Id: If7a8ae47f58a5861719741fc40c15e7288f4f26c

* removed prohibit_tr.tcl file

Change-Id: I2de7911217a1072df4712b7d015920af9df68439

* Updating supress messages.

Change-Id: If440175d749a95bb8a82aba2cb612154e796ef51

* FIxed AXSIZE on xdma transfers

Change-Id: Id1976d404d167f9d68fd43ba0e30c656ef0b5c8f



======Commit: 7bfd4fe7======
======Short Message======
Develop cl (#296)
======Full Message======
Develop cl (#296)

* New Chimera/GitHub flow changes.

Change-Id: Ib0d7a08a155ddce0e681ac8b57f163cfead1d450

* Lock_design and notify updates.

Change-Id: Id323042eec430bc7c3ca1cf8608db22c04d56b13

* dram build script updates.

Change-Id: I574e1895e3caae0eb2ec882c9a685e1257ba5f38

* fixes in cl_dram_dma for latest Vivado version

Change-Id: I8d35913c9fa41b3b3b37c0b2d7ad5e09584fdec0

* new SHELL vesrion 0x04151701

Change-Id: I5cb9c504624decba0bfef23dd90bb37b4ec8140d

* cl_dram_dma scripts update

Change-Id: Ia440454f74de97c344cf028fa74ea6be01024c3c

* fixed sh_bfm

Change-Id: Ieb454f9cfb00b879681b38f857fd334778100d51

* cl_hello_world updates for 0415 shell

Change-Id: I558bdbd007974c691ce44f4d7497ee8d9aaed5d6

* new sh_ddr dir

Change-Id: Ib7a60cbe7a7c451a5cccbdd921ce8b2d3f5911be

* cl_dram_dma sims working

Change-Id: I6234c7668795740bfe8e8b32b399d87f81f74b66

* cl_dram_dma tcl update

Change-Id: Id2e7dcac776e5518fe82be04f1266d9f7c4ba1cc

* Various updates

Change-Id: Ia48f97379fa05a53c300551de4151aa0da27ddd8

* cl_hello_world sims

Change-Id: I8a8e31a49279238ed2fddc7faba4d94ca6132904

* using vivado instead of sdx

Change-Id: Ie01db4962ab605c0bbe508b2213b6e5eff7327ab

* Build script minor updates; New v2 keyfile.

Change-Id: Ic9b80be20e34ac5d7b0eee63d7028bbb6da99680

* fixing cl_hello_world test compile

Change-Id: If7a8ae47f58a5861719741fc40c15e7288f4f26c



======Commit: 5ebd8348======
======Short Message======
rename fpga-local-cmd-static to static-fpga-local-cmd (#295)
======Full Message======
rename fpga-local-cmd-static to static-fpga-local-cmd (#295)

Renaming this binary prevents it from being auotmatically copied to /usr/bin
by the installation script. This is a testing binary and though it is built
by default during compilation, it should not be installed on the system path.


======Commit: 90477419======
======Short Message======
EDMA[Compilation Error]: Fix compilation error for kernels greater than 4.8
======Full Message======
EDMA[Compilation Error]: Fix compilation error for kernels greater than 4.8



======Commit: 7d4728ac======
======Short Message======
EDMA[Bug Fix]: A race condition between an interrupt and a timeout may result in access to a freed memory
======Full Message======
EDMA[Bug Fix]: A race condition between an interrupt and a timeout may result in access to a freed memory



======Commit: 07e74a9a======
======Short Message======
Removed xilinx_task_pcie.patch and added the correct headers to a couple of files (#280)
======Full Message======
Removed xilinx_task_pcie.patch and added the correct headers to a couple of files (#280)




======Commit: 3e3a660c======
======Short Message======
Add -block option to aws_build_dcp_from_cl.sh
======Full Message======
Add -block option to aws_build_dcp_from_cl.sh

-block option doesn't nohup the vivado build so that the script
doesn't exit until the build is complete.
This makes it easier to call the script from another script and get
the return code.

Default behavior hasn't changed.



======Commit: 0d281741======
======Short Message======
Merge pull request #160 from aws/kristopk_master
======Full Message======
Merge pull request #160 from aws/kristopk_master

fixed AMI mention by replacing with MP


======Commit: 9dbfcbfd======
======Short Message======
fixed AMI mention by replacing with MP
======Full Message======
fixed AMI mention by replacing with MP



======Commit: 487c88eb======
======Short Message======
Awsnb vivado ver (#148)
======Full Message======
Awsnb vivado ver (#148)

* Adding support for vivado version check
each HDK is tested with specific version(s) of Vivado
vivado supported list is under /hdk/supported_vivado_versions.txt

* Fixing vivado ver check so it can handle
different output format



======Commit: cc7a16e5======
======Short Message======
Merge pull request #86 from bwhitman/master
======Full Message======
Merge pull request #86 from bwhitman/master

Fixing different capitilization of parameters in the example


======Commit: 13e454c9======
======Short Message======
Fixing different capitilization of parameters in the example
======Full Message======
Fixing different capitilization of parameters in the example



======Commit: 62441e6b======
======Short Message======
Build script strategies (#81)
======Full Message======
Build script strategies (#81)

* Converting fiels to unix line endings

* FPGA Image Tools: fpga-describe-local-image outputs the SH version + supporting MBOX HAL changes.  Also added rescan option for future use

* FPGA Image Tools README.md: added SH version output to fpga-describe-local-image examples

* Adding note on including AWS Account ID.

* Changes to /cl/examples/README.md (#34)

* Fixing typos

* Add text about owning AMI

* clean up of devAMI mentions

* Updating Develop Branch with Latest master branch changes (#35)

* FPGA Image Tools README.md: added SH version output to fpga-describe-local-image examples

* FPGA Image Tools: fpga-describe-local-image outputs the SH version + supporting MBOX HAL changes.  Also added rescan option for future use

* adding SDAccel driver (#32)

Change-Id: I4409f468bb2f680086ce8768e5a700fcd2280cd5

* Update ISSUE_TEMPLATE.md (#31)

Added @aws/fpga-user to enable email notifiations

* Update AWS_Shell_Interface_Specification.md

* Update FAQs.md

* Update FAQs.md

* Update FAQs.md

* README.md

Change-Id: I38d77604e0a62098a15b2b774fcad8cac0f7300e

* Minor edit.

Change-Id: I34122b70020f664fbdefbad390a4d0581df557b6

* Update README.md

* Update README.md

* Update README.md

* initial edits

* 2nd wave of edits, one more left

* Adding separate synthesis strategy scripts.

Change-Id: I5b8497bb8e5411c7f37ddbd5d2d1f2e7986c891b

* Adding separate synthesis strategy scripts.

Change-Id: Ifd5dcfbef4e94f59404baf5a45c08a1f12ee3393

* Updates to scripts for 5 strategies.

Change-Id: I17f802f87d8c1e5a3f77cee7d21f3dd054c34059

* Build script is soft link to common.

Change-Id: If6aa9a04e135518caf78f7152d8e6f8c4041ff95

* typos and adding -help / -H

* Script strategy changes; cl_hello_world ID changes.

Change-Id: I7ee86791e50567eb9c33fa28ab7f61558420547b

* Updated build README with build strategies.

Change-Id: Iae042a8ceb7141f630d6c5fa28c18ee589248f46

* Update README.md

* Update README.md

* Merged build strategies README edits and created links for the examples to the new_cl_template build README.

Change-Id: I0b1912cdd96f0402cb4d695d35159486b6adf3dc

* Update README.md

Fixed formatting for the script and strategies descriptions.



======Commit: 5df5dd39======
======Short Message======
Build script strategies (#80)
======Full Message======
Build script strategies (#80)

* Converting fiels to unix line endings

* FPGA Image Tools: fpga-describe-local-image outputs the SH version + supporting MBOX HAL changes.  Also added rescan option for future use

* FPGA Image Tools README.md: added SH version output to fpga-describe-local-image examples

* Adding note on including AWS Account ID.

* Changes to /cl/examples/README.md (#34)

* Fixing typos

* Add text about owning AMI

* clean up of devAMI mentions

* Updating Develop Branch with Latest master branch changes (#35)

* FPGA Image Tools README.md: added SH version output to fpga-describe-local-image examples

* FPGA Image Tools: fpga-describe-local-image outputs the SH version + supporting MBOX HAL changes.  Also added rescan option for future use

* adding SDAccel driver (#32)

Change-Id: I4409f468bb2f680086ce8768e5a700fcd2280cd5

* Update ISSUE_TEMPLATE.md (#31)

Added @aws/fpga-user to enable email notifiations

* Update AWS_Shell_Interface_Specification.md

* Update FAQs.md

* Update FAQs.md

* Update FAQs.md

* README.md

Change-Id: I38d77604e0a62098a15b2b774fcad8cac0f7300e

* Minor edit.

Change-Id: I34122b70020f664fbdefbad390a4d0581df557b6

* Update README.md

* Update README.md

* Update README.md

* initial edits

* 2nd wave of edits, one more left

* Adding separate synthesis strategy scripts.

Change-Id: I5b8497bb8e5411c7f37ddbd5d2d1f2e7986c891b

* Adding separate synthesis strategy scripts.

Change-Id: Ifd5dcfbef4e94f59404baf5a45c08a1f12ee3393

* Updates to scripts for 5 strategies.

Change-Id: I17f802f87d8c1e5a3f77cee7d21f3dd054c34059

* Build script is soft link to common.

Change-Id: If6aa9a04e135518caf78f7152d8e6f8c4041ff95

* typos and adding -help / -H

* Script strategy changes; cl_hello_world ID changes.

Change-Id: I7ee86791e50567eb9c33fa28ab7f61558420547b

* Updated build README with build strategies.

Change-Id: Iae042a8ceb7141f630d6c5fa28c18ee589248f46

* Update README.md

* Update README.md

* Merged build strategies README edits and created links for the examples to the new_cl_template build README.

Change-Id: I0b1912cdd96f0402cb4d695d35159486b6adf3dc



======Commit: 3cc7b6c5======
======Short Message======
Update README.md (#79)
======Full Message======
Update README.md (#79)

language fixes


======Commit: 5095b3ef======
======Short Message======
Awsia patch 1 (#77)
======Full Message======
Awsia patch 1 (#77)

* Enabling create-fpga-image

* Enabling create-fpga-image

* Readme improvements

* Changes to support create-fpga-image

* Changes to support create-fpga-image



======Commit: a7f901f3======
======Short Message======
Build script strategies (#76)
======Full Message======
Build script strategies (#76)

* Converting fiels to unix line endings

* FPGA Image Tools: fpga-describe-local-image outputs the SH version + supporting MBOX HAL changes.  Also added rescan option for future use

* FPGA Image Tools README.md: added SH version output to fpga-describe-local-image examples

* Adding note on including AWS Account ID.

* Changes to /cl/examples/README.md (#34)

* Fixing typos

* Add text about owning AMI

* clean up of devAMI mentions

* Updating Develop Branch with Latest master branch changes (#35)

* FPGA Image Tools README.md: added SH version output to fpga-describe-local-image examples

* FPGA Image Tools: fpga-describe-local-image outputs the SH version + supporting MBOX HAL changes.  Also added rescan option for future use

* adding SDAccel driver (#32)

Change-Id: I4409f468bb2f680086ce8768e5a700fcd2280cd5

* Update ISSUE_TEMPLATE.md (#31)

Added @aws/fpga-user to enable email notifiations

* Update AWS_Shell_Interface_Specification.md

* Update FAQs.md

* Update FAQs.md

* Update FAQs.md

* README.md

Change-Id: I38d77604e0a62098a15b2b774fcad8cac0f7300e

* Minor edit.

Change-Id: I34122b70020f664fbdefbad390a4d0581df557b6

* Update README.md

* Update README.md

* Update README.md

* initial edits

* 2nd wave of edits, one more left

* Adding separate synthesis strategy scripts.

Change-Id: I5b8497bb8e5411c7f37ddbd5d2d1f2e7986c891b

* Adding separate synthesis strategy scripts.

Change-Id: Ifd5dcfbef4e94f59404baf5a45c08a1f12ee3393

* Updates to scripts for 5 strategies.

Change-Id: I17f802f87d8c1e5a3f77cee7d21f3dd054c34059

* Build script is soft link to common.

Change-Id: If6aa9a04e135518caf78f7152d8e6f8c4041ff95

* typos and adding -help / -H

* Script strategy changes; cl_hello_world ID changes.

Change-Id: I7ee86791e50567eb9c33fa28ab7f61558420547b

* Updated build README with build strategies.

Change-Id: Iae042a8ceb7141f630d6c5fa28c18ee589248f46



======Commit: 20f64c83======
======Short Message======
Fixed spelling error in help text
======Full Message======
Fixed spelling error in help text



======Commit: 46c167c7======
======Short Message======
Build script strategies (#71)
======Full Message======
Build script strategies (#71)

* Converting fiels to unix line endings

* FPGA Image Tools: fpga-describe-local-image outputs the SH version + supporting MBOX HAL changes.  Also added rescan option for future use

* FPGA Image Tools README.md: added SH version output to fpga-describe-local-image examples

* Adding note on including AWS Account ID.

* Changes to /cl/examples/README.md (#34)

* Fixing typos

* Add text about owning AMI

* clean up of devAMI mentions

* Updating Develop Branch with Latest master branch changes (#35)

* FPGA Image Tools README.md: added SH version output to fpga-describe-local-image examples

* FPGA Image Tools: fpga-describe-local-image outputs the SH version + supporting MBOX HAL changes.  Also added rescan option for future use

* adding SDAccel driver (#32)

Change-Id: I4409f468bb2f680086ce8768e5a700fcd2280cd5

* Update ISSUE_TEMPLATE.md (#31)

Added @aws/fpga-user to enable email notifiations

* Update AWS_Shell_Interface_Specification.md

* Update FAQs.md

* Update FAQs.md

* Update FAQs.md

* README.md

Change-Id: I38d77604e0a62098a15b2b774fcad8cac0f7300e

* Minor edit.

Change-Id: I34122b70020f664fbdefbad390a4d0581df557b6

* Update README.md

* Update README.md

* Update README.md

* initial edits

* 2nd wave of edits, one more left

* Adding separate synthesis strategy scripts.

Change-Id: I5b8497bb8e5411c7f37ddbd5d2d1f2e7986c891b

* Adding separate synthesis strategy scripts.

Change-Id: Ifd5dcfbef4e94f59404baf5a45c08a1f12ee3393

* Updates to scripts for 5 strategies.

Change-Id: I17f802f87d8c1e5a3f77cee7d21f3dd054c34059

* Build script is soft link to common.

Change-Id: If6aa9a04e135518caf78f7152d8e6f8c4041ff95

* typos and adding -help / -H

* Script strategy changes; cl_hello_world ID changes.

Change-Id: I7ee86791e50567eb9c33fa28ab7f61558420547b



======Commit: 8a6e666d======
======Short Message======
Update README.md (#61)
======Full Message======
Update README.md (#61)

added relevant quick links.
fixed some terminology items.
spelling & language.
still need to complete the FAQs..


======Commit: b174b436======
======Short Message======
Update README.md (#60)
======Full Message======
Update README.md (#60)

fixed link to examples readme.
XSIM section still needs attention, missing the entire wiki folder.


======Commit: 6685c0ad======
======Short Message======
Merge pull request #54 from DutchAlthoff/patch-1
======Full Message======
Merge pull request #54 from DutchAlthoff/patch-1

Update FAQs.md


======Commit: ccd2fe2b======
======Short Message======
Merge pull request #50 from aws/AWSGH-patch-2
======Full Message======
Merge pull request #50 from aws/AWSGH-patch-2

Awsgh patch 2


======Commit: 5183b354======
======Short Message======
merging master onto the AWSGH-patch-2
======Full Message======
merging master onto the AWSGH-patch-2

Change-Id: I51e8f9a157ee3f1ff1df855e38478bc7f1de90dd



======Commit: 80414a44======
======Short Message======
fixing merge issues
======Full Message======
fixing merge issues

Change-Id: I8db46329fae0974a457f2c19d5d4f50aad6979ed



======Commit: 82a4b1b8======
======Short Message======
Awsgh patch 3 (#49)
======Full Message======
Awsgh patch 3 (#49)

* squashing commits before moving repo to public access

Change-Id: Iec0592fc0c60b1e6c2aa7c528f563afd800bf64b

* Adding ASL header to files.

Change-Id: I47fb6c008d3615a38eda53f5c637435e51541a97

* Adding ASL headers to files.

Change-Id: I248611e5b5ab4b05325ebd6be1518b29503521ea

* Added conditions to check if the address exists in host memory access functions

Change-Id: I67fc25f94cac64c3d37cee5a643c9411f5ea6741

* Converting fiels to unix line endings

* FPGA Image Tools: fpga-describe-local-image outputs the SH version + supporting MBOX HAL changes.  Also added rescan option for future use

* FPGA Image Tools README.md: added SH version output to fpga-describe-local-image examples

* Adding note on including AWS Account ID.

* Changes to /cl/examples/README.md (#34)

* Fixing typos

* Add text about owning AMI

* clean up of devAMI mentions

* Updating Develop Branch with Latest master branch changes (#35)

* FPGA Image Tools README.md: added SH version output to fpga-describe-local-image examples

* FPGA Image Tools: fpga-describe-local-image outputs the SH version + supporting MBOX HAL changes.  Also added rescan option for future use

* adding SDAccel driver (#32)

Change-Id: I4409f468bb2f680086ce8768e5a700fcd2280cd5

* Update ISSUE_TEMPLATE.md (#31)

Added @aws/fpga-user to enable email notifiations

* Update AWS_Shell_Interface_Specification.md

* Update FAQs.md

* Update FAQs.md

* Update FAQs.md

* README.md

Change-Id: I38d77604e0a62098a15b2b774fcad8cac0f7300e

* Minor edit.

Change-Id: I34122b70020f664fbdefbad390a4d0581df557b6

* Update README.md

* Update README.md

* Update README.md

* initial edits

* 2nd wave of edits, one more left

* Fixing custom EC2 preview model https://issues.amazon.com/SiOpt-1052

* 3rd wave of edits for master FAQ

* Fixing links in master FAQ

* Update FAQs.md

reorg into categories
added menu
modified marketplace FAQ
language , typos fixes



======Commit: 2c2d5b8e======
======Short Message======
fixed a few more synthesis critical errors (#42)
======Full Message======
fixed a few more synthesis critical errors (#42)

Change-Id: Ib656f79a8e58b6c8096523f421b48c4d073b1311


======Commit: 1418b218======
======Short Message======
(i) Added -sv for read_verilog across all tcl scripts (#40)
======Full Message======
(i) Added -sv for read_verilog across all tcl scripts (#40)

(ii) Commented out the setting of default CL_DIR in hdk_setup.sh to ensure developer set his/her own CL_DIR
(iii) Additional prinout in hdk_setup.sh to clarify what the various steps the script is performing


======Commit: 87e996d0======
======Short Message======
clean up of devAMI mentions in top level md files (#36)
======Full Message======
clean up of devAMI mentions in top level md files (#36)

* squashing commits before moving repo to public access

Change-Id: Iec0592fc0c60b1e6c2aa7c528f563afd800bf64b

* Adding ASL header to files.

Change-Id: I47fb6c008d3615a38eda53f5c637435e51541a97

* Adding ASL headers to files.

Change-Id: I248611e5b5ab4b05325ebd6be1518b29503521ea

* Added conditions to check if the address exists in host memory access functions

Change-Id: I67fc25f94cac64c3d37cee5a643c9411f5ea6741

* Converting fiels to unix line endings

* FPGA Image Tools: fpga-describe-local-image outputs the SH version + supporting MBOX HAL changes.  Also added rescan option for future use

* FPGA Image Tools README.md: added SH version output to fpga-describe-local-image examples

* Adding note on including AWS Account ID.

* Changes to /cl/examples/README.md (#34)

* Fixing typos

* Add text about owning AMI

* clean up of devAMI mentions

* Updating Develop Branch with Latest master branch changes (#35)

* FPGA Image Tools README.md: added SH version output to fpga-describe-local-image examples

* FPGA Image Tools: fpga-describe-local-image outputs the SH version + supporting MBOX HAL changes.  Also added rescan option for future use

* adding SDAccel driver (#32)

Change-Id: I4409f468bb2f680086ce8768e5a700fcd2280cd5

* Update ISSUE_TEMPLATE.md (#31)

Added @aws/fpga-user to enable email notifiations



======Commit: d019300c======
======Short Message======
potential fix for host memory write problem, but we need to test it first
======Full Message======
potential fix for host memory write problem, but we need to test it first

Change-Id: I7d3b4923d5bbd75c1370a6615461f4119e68595f



======Commit: 6f40755e======
======Short Message======
fixing merge issues
======Full Message======
fixing merge issues

Change-Id: Ie065c99f59176074a86006d707dc8eae490d13a5



======Commit: e2df0726======
======Short Message======
Customer feedback (#29)
======Full Message======
Customer feedback (#29)

* Removing FAQ.md as it's contents are added to FAQs.md

* Fixing the link for Getting started with CL examples



======Commit: 206b5855======
======Short Message======
Typos and suggest fixes provided by AWSdiamant (#27)
======Full Message======
Typos and suggest fixes provided by AWSdiamant (#27)




