{"title":"Parameterized Mux","tid":2001,"order":1,"content":"\nSee https://hitsz-cslab.gitee.io/diglogic/lab1/s1/ for detail\n\nThe name of Top module should be `top_module`\n\nFollowing is an example\n\n```verilog\nmodule top_module\n#(parameter Port_Num=2,parameter WIDTH=8)\n(\n    input [(WIDTH-1):0] a,\n    input [(WIDTH-1):0] b,\n    input [(WIDTH-1):0] c,\n    input [(WIDTH-1):0] d,\n    input [(WIDTH-1):0] e,\n    input [(WIDTH-1):0] f,\n    input [(WIDTH-1):0] g,\n    input [(WIDTH-1):0] h,\n    output reg [(WIDTH-1):0] q\n);\n    \n    assign q=a&b&c&d&e&f&g&h;\n    \nendmodule\n```\n"}