<<<

[#LR_C,reftext="LR.C"]
==== LR.C

Synopsis::
Load Reserved Capability (LR.C), 32-bit encoding

Mnemonic::
`lr.c yd, 0(ys1)`

//{cheri_int_mode_name} Mnemonic::
//`lr.c yd, 0(rs1)`

Encoding::
include::wavedrom/load_res_cap.adoc[]

Description::
Load reserved instructions, authorized by the capability in `ys1`.
 All misaligned load reservations cause a load address misaligned exception to allow software emulation (Zam extension, see cite:[riscv-unpriv-spec]).
+
include::load_store_c0.adoc[]

//{cheri_int_mode_name} Description::
//Load reserved instructions, authorized by the capability in <<ddc>>.
// All misaligned load reservations cause a load address misaligned exception to allow software emulation (Zam extension, see cite:[riscv-unpriv-spec]).

include::load_tag_perms.adoc[]

:cap_load:

include::malformed_no_check.adoc[]

//include::load_exceptions.adoc[]

Prerequisites::
{cheri_base_ext_name}, and A or Zalrsc

//Prerequisites for {cheri_int_mode_name}::
//{cheri_default_ext_name}, and A or Zalrsc

Operation::
[source,SAIL,subs="verbatim,quotes"]
--
TBD
--
