INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/dynamatic/opt/xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/dynamatic/opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_loop_imperfect_top glbl -prj loop_imperfect.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /home/dynamatic/opt/xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s loop_imperfect 
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dynamatic/getTanhDouble/proj_loop_imperfect/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dynamatic/getTanhDouble/proj_loop_imperfect/solution1/sim/verilog/AESL_automem_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dynamatic/getTanhDouble/proj_loop_imperfect/solution1/sim/verilog/AESL_automem_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_addr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dynamatic/getTanhDouble/proj_loop_imperfect/solution1/sim/verilog/loop_imperfect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop_imperfect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dynamatic/getTanhDouble/proj_loop_imperfect/solution1/sim/verilog/loop_imperfect_fabkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop_imperfect_fabkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dynamatic/getTanhDouble/proj_loop_imperfect/solution1/sim/verilog/loop_imperfect.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_loop_imperfect_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dynamatic/getTanhDouble/proj_loop_imperfect/solution1/sim/verilog/loop_imperfect_fmcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop_imperfect_fmcud
INFO: [VRFC 10-163] Analyzing VHDL file "/home/dynamatic/getTanhDouble/proj_loop_imperfect/solution1/sim/verilog/ip/xil_defaultlib/loop_imperfect_ap_fadd_8_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'loop_imperfect_ap_fadd_8_full_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/dynamatic/getTanhDouble/proj_loop_imperfect/solution1/sim/verilog/ip/xil_defaultlib/loop_imperfect_ap_fmul_4_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'loop_imperfect_ap_fmul_4_max_dsp_32'
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/loop_imperfect_ap_fadd_8_full_dsp_32.vhd:201]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/loop_imperfect_ap_fmul_4_max_dsp_32.vhd:201]
Completed static elaboration
ERROR: [XSIM 43-3316] Signal SIGSEGV received.
