INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/ALUCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/RISC/RISC.srcs/sources_1/new/RISC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC
