<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="utf-8">
<title>Coverage Report</title>
<style>
body, html {
  width: 100%;
  height: 100%;
  margin: 0;
  padding: 0;
}

table {
  width: 100%;
  height: 100%;
  margin: 0;
  padding: 0;
  border-collapse: collapse;
  overflow: hidden;
}

.left {
  width: 20%;
}

.left .scroll {
  height: 100vh;
  overflow-x: hidden;
  overflow-y: auto;
}

.right {
  width: 80%;
}

td {
  padding: 0;
  margin: 0;
}

tr {
  padding: 0;
  margin: 0;
  height: 100%;
  overflow-x: hidden;
  overflow-y: auto;
}

iframe {
  height: 100%;
  width: 100%;
  display: block;
  margin: 0;
  padding: 0;
}
</style>
</head>
<body>
<table><tr><td class="left"><div class="scroll"><a href="main.html" target="source">main.sail (0/0) -</a><br>
<a href="prelude_mapping.html" target="source">prelude_mapping.sail (0/0) -</a><br>
<a href="prelude_mem_metadata.html" target="source">prelude_mem_metadata.sail (1/2) 50%</a><br>
<a href="prelude_mem.html" target="source">prelude_mem.sail (5/9) 56%</a><br>
<a href="prelude.html" target="source">prelude.sail (23/45) 51%</a><br>
<a href="riscv_addr_checks_common.html" target="source">riscv_addr_checks_common.sail (0/0) -</a><br>
<a href="riscv_addr_checks.html" target="source">riscv_addr_checks.sail (6/9) 67%</a><br>
<a href="riscv_analysis.html" target="source">riscv_analysis.sail (0/0) -</a><br>
<a href="riscv_csr_ext.html" target="source">riscv_csr_ext.sail (3/5) 60%</a><br>
<a href="riscv_csr_map.html" target="source">riscv_csr_map.sail (54/109) 50%</a><br>
<a href="riscv_decode_ext.html" target="source">riscv_decode_ext.sail (2/0) -</a><br>
<a href="riscv_ext_regs.html" target="source">riscv_ext_regs.sail (1/1) 100%</a><br>
<a href="riscv_fdext_control.html" target="source">riscv_fdext_control.sail (0/12) 0%</a><br>
<a href="riscv_fdext_regs.html" target="source">riscv_fdext_regs.sail (0/168) 0%</a><br>
<a href="riscv_fetch_rvfi.html" target="source">riscv_fetch_rvfi.sail (0/0) -</a><br>
<a href="riscv_fetch.html" target="source">riscv_fetch.sail (14/0) -</a><br>
<a href="riscv_flen_D.html" target="source">riscv_flen_D.sail (0/0) -</a><br>
<a href="riscv_flen_F.html" target="source">riscv_flen_F.sail (0/0) -</a><br>
<a href="riscv_freg_type.html" target="source">riscv_freg_type.sail (0/3) 0%</a><br>
<a href="riscv_hext_control.html" target="source">riscv_hext_control.sail (32/35) 91%</a><br>
<a href="riscv_hext_regs.html" target="source">riscv_hext_regs.sail (22/27) 81%</a><br>
<a href="riscv_insts_aext.html" target="source">riscv_insts_aext.sail (76/221) 34%</a><br>
<a href="riscv_insts_base.html" target="source">riscv_insts_base.sail (187/346) 54%</a><br>
<a href="riscv_insts_begin.html" target="source">riscv_insts_begin.sail (0/0) -</a><br>
<a href="riscv_insts_cdext.html" target="source">riscv_insts_cdext.sail (0/24) 0%</a><br>
<a href="riscv_insts_cext.html" target="source">riscv_insts_cext.sail (114/124) 92%</a><br>
<a href="riscv_insts_cfext.html" target="source">riscv_insts_cfext.sail (0/4) 0%</a><br>
<a href="riscv_insts_dext.html" target="source">riscv_insts_dext.sail (21/360) 6%</a><br>
<a href="riscv_insts_end.html" target="source">riscv_insts_end.sail (1/1) 100%</a><br>
<a href="riscv_insts_fext.html" target="source">riscv_insts_fext.sail (19/396) 5%</a><br>
<a href="riscv_insts_hext.html" target="source">riscv_insts_hext.sail (68/105) 65%</a><br>
<a href="riscv_insts_hints.html" target="source">riscv_insts_hints.sail (3/47) 6%</a><br>
<a href="riscv_insts_mext.html" target="source">riscv_insts_mext.sail (6/103) 6%</a><br>
<a href="riscv_insts_next.html" target="source">riscv_insts_next.sail (0/7) 0%</a><br>
<a href="riscv_insts_rmem.html" target="source">riscv_insts_rmem.sail (0/0) -</a><br>
<a href="riscv_insts_vext_arith.html" target="source">riscv_insts_vext_arith.sail (0/1023) 0%</a><br>
<a href="riscv_insts_vext_fp.html" target="source">riscv_insts_vext_fp.sail (0/339) 0%</a><br>
<a href="riscv_insts_vext_mask.html" target="source">riscv_insts_vext_mask.sail (0/32) 0%</a><br>
<a href="riscv_insts_vext_mem.html" target="source">riscv_insts_vext_mem.sail (0/316) 0%</a><br>
<a href="riscv_insts_vext_red.html" target="source">riscv_insts_vext_red.sail (0/72) 0%</a><br>
<a href="riscv_insts_vext_utils.html" target="source">riscv_insts_vext_utils.sail (0/635) 0%</a><br>
<a href="riscv_insts_vext_vm.html" target="source">riscv_insts_vext_vm.sail (0/112) 0%</a><br>
<a href="riscv_insts_vext_vset.html" target="source">riscv_insts_vext_vset.sail (0/44) 0%</a><br>
<a href="riscv_insts_zba.html" target="source">riscv_insts_zba.sail (8/35) 23%</a><br>
<a href="riscv_insts_zbb.html" target="source">riscv_insts_zbb.sail (24/121) 20%</a><br>
<a href="riscv_insts_zbc.html" target="source">riscv_insts_zbc.sail (3/18) 17%</a><br>
<a href="riscv_insts_zbkb.html" target="source">riscv_insts_zbkb.sail (4/18) 22%</a><br>
<a href="riscv_insts_zbkx.html" target="source">riscv_insts_zbkx.sail (2/9) 22%</a><br>
<a href="riscv_insts_zbs.html" target="source">riscv_insts_zbs.sail (8/36) 22%</a><br>
<a href="riscv_insts_zfa.html" target="source">riscv_insts_zfa.sail (11/322) 3%</a><br>
<a href="riscv_insts_zfh.html" target="source">riscv_insts_zfh.sail (23/333) 7%</a><br>
<a href="riscv_insts_zicond.html" target="source">riscv_insts_zicond.sail (2/12) 17%</a><br>
<a href="riscv_insts_zicsr.html" target="source">riscv_insts_zicsr.sail (148/249) 59%</a><br>
<a href="riscv_insts_zkn.html" target="source">riscv_insts_zkn.sail (2/53) 4%</a><br>
<a href="riscv_insts_zks.html" target="source">riscv_insts_zks.sail (0/8) 0%</a><br>
<a href="riscv_jalr_rmem.html" target="source">riscv_jalr_rmem.sail (0/0) -</a><br>
<a href="riscv_jalr_seq.html" target="source">riscv_jalr_seq.sail (4/0) -</a><br>
<a href="riscv_mem.html" target="source">riscv_mem.sail (52/132) 39%</a><br>
<a href="riscv_misa_ext.html" target="source">riscv_misa_ext.sail (0/0) -</a><br>
<a href="riscv_next_control.html" target="source">riscv_next_control.sail (0/32) 0%</a><br>
<a href="riscv_next_regs.html" target="source">riscv_next_regs.sail (0/21) 0%</a><br>
<a href="riscv_pc_access.html" target="source">riscv_pc_access.sail (2/2) 100%</a><br>
<a href="riscv_platform.html" target="source">riscv_platform.sail (107/288) 37%</a><br>
<a href="riscv_pmp_control.html" target="source">riscv_pmp_control.sail (55/101) 54%</a><br>
<a href="riscv_pmp_regs.html" target="source">riscv_pmp_regs.sail (14/28) 50%</a><br>
<a href="riscv_regs.html" target="source">riscv_regs.sail (105/119) 88%</a><br>
<a href="riscv_reg_type.html" target="source">riscv_reg_type.sail (3/3) 100%</a><br>
<a href="riscv_softfloat_interface.html" target="source">riscv_softfloat_interface.sail (0/66) 0%</a><br>
<a href="riscv_step_common.html" target="source">riscv_step_common.sail (0/0) -</a><br>
<a href="riscv_step_ext.html" target="source">riscv_step_ext.sail (1/0) -</a><br>
<a href="riscv_step_rvfi.html" target="source">riscv_step_rvfi.sail (0/0) -</a><br>
<a href="riscv_step.html" target="source">riscv_step.sail (13/0) -</a><br>
<a href="riscv_sync_exception.html" target="source">riscv_sync_exception.sail (5/8) 62%</a><br>
<a href="riscv_sys_control.html" target="source">riscv_sys_control.sail (139/308) 45%</a><br>
<a href="riscv_sys_exceptions.html" target="source">riscv_sys_exceptions.sail (29/39) 74%</a><br>
<a href="riscv_sys_regs.html" target="source">riscv_sys_regs.sail (101/258) 39%</a><br>
<a href="riscv_termination_common.html" target="source">riscv_termination_common.sail (0/0) -</a><br>
<a href="riscv_termination_rv32.html" target="source">riscv_termination_rv32.sail (0/0) -</a><br>
<a href="riscv_termination_rv64.html" target="source">riscv_termination_rv64.sail (0/0) -</a><br>
<a href="riscv_types_common.html" target="source">riscv_types_common.sail (0/0) -</a><br>
<a href="riscv_types_ext.html" target="source">riscv_types_ext.sail (0/4) 0%</a><br>
<a href="riscv_types_hext.html" target="source">riscv_types_hext.sail (15/16) 94%</a><br>
<a href="riscv_types_kext.html" target="source">riscv_types_kext.sail (0/45) 0%</a><br>
<a href="riscv_types.html" target="source">riscv_types.sail (132/221) 60%</a><br>
<a href="riscv_vext_control.html" target="source">riscv_vext_control.sail (1/19) 5%</a><br>
<a href="riscv_vext_regs.html" target="source">riscv_vext_regs.sail (0/175) 0%</a><br>
<a href="riscv_vlen.html" target="source">riscv_vlen.sail (2/16) 12%</a><br>
<a href="riscv_vmem.html" target="source">riscv_vmem.sail (156/284) 55%</a><br>
<a href="riscv_vmem_tlb.html" target="source">riscv_vmem_tlb.sail (29/51) 57%</a><br>
<a href="riscv_vmem_types.html" target="source">riscv_vmem_types.sail (0/0) -</a><br>
<a href="riscv_vreg_type.html" target="source">riscv_vreg_type.sail (0/0) -</a><br>
<a href="riscv_xlen32.html" target="source">riscv_xlen32.sail (0/0) -</a><br>
<a href="riscv_xlen64.html" target="source">riscv_xlen64.sail (0/0) -</a><br>
<a href="riscv_zicsr_control.html" target="source">riscv_zicsr_control.sail (88/170) 52%</a><br>
<a href="rvfi_dii.html" target="source">rvfi_dii.sail (0/0) -</a><br>
</div></td><td class="right"><iframe name="source"></iframe></td></tr></table>
</body>
</html>
