
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.5 Build EDK_P.58f
# Mon May  6 16:54:20 2013
# Target Board:  em.avnet.com ZedBoard Rev C
# Family:    zynq
# Device:    xc7z020
# Package:   clg484
# Speed Grade:  -1
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT processing_system7_0_MIO = processing_system7_0_MIO, DIR = IO, VEC = [53:0]
 PORT processing_system7_0_PS_SRSTB = processing_system7_0_PS_SRSTB, DIR = I
 PORT processing_system7_0_PS_CLK = processing_system7_0_PS_CLK, DIR = I, SIGIS = CLK
 PORT processing_system7_0_PS_PORB = processing_system7_0_PS_PORB, DIR = I
 PORT processing_system7_0_DDR_Clk = processing_system7_0_DDR_Clk, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_Clk_n = processing_system7_0_DDR_Clk_n, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_CKE = processing_system7_0_DDR_CKE, DIR = IO
 PORT processing_system7_0_DDR_CS_n = processing_system7_0_DDR_CS_n, DIR = IO
 PORT processing_system7_0_DDR_RAS_n = processing_system7_0_DDR_RAS_n, DIR = IO
 PORT processing_system7_0_DDR_CAS_n = processing_system7_0_DDR_CAS_n, DIR = IO
 PORT processing_system7_0_DDR_WEB_pin = processing_system7_0_DDR_WEB, DIR = O
 PORT processing_system7_0_DDR_BankAddr = processing_system7_0_DDR_BankAddr, DIR = IO, VEC = [2:0]
 PORT processing_system7_0_DDR_Addr = processing_system7_0_DDR_Addr, DIR = IO, VEC = [14:0]
 PORT processing_system7_0_DDR_ODT = processing_system7_0_DDR_ODT, DIR = IO
 PORT processing_system7_0_DDR_DRSTB = processing_system7_0_DDR_DRSTB, DIR = IO, SIGIS = RST
 PORT processing_system7_0_DDR_DQ = processing_system7_0_DDR_DQ, DIR = IO, VEC = [31:0]
 PORT processing_system7_0_DDR_DM = processing_system7_0_DDR_DM, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS = processing_system7_0_DDR_DQS, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS_n = processing_system7_0_DDR_DQS_n, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_VRN = processing_system7_0_DDR_VRN, DIR = IO
 PORT processing_system7_0_DDR_VRP = processing_system7_0_DDR_VRP, DIR = IO


BEGIN processing_system7
 PARAMETER INSTANCE = processing_system7_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_DDR_RAM_HIGHADDR = 0x1FFFFFFF
 PARAMETER C_USE_M_AXI_GP0 = 1
 PARAMETER C_EN_EMIO_CAN0 = 0
 PARAMETER C_EN_EMIO_CAN1 = 0
 PARAMETER C_EN_EMIO_ENET0 = 0
 PARAMETER C_EN_EMIO_ENET1 = 0
 PARAMETER C_EN_EMIO_I2C0 = 0
 PARAMETER C_EN_EMIO_I2C1 = 0
 PARAMETER C_EN_EMIO_PJTAG = 0
 PARAMETER C_EN_EMIO_SDIO0 = 0
 PARAMETER C_EN_EMIO_CD_SDIO0 = 0
 PARAMETER C_EN_EMIO_WP_SDIO0 = 0
 PARAMETER C_EN_EMIO_SDIO1 = 0
 PARAMETER C_EN_EMIO_CD_SDIO1 = 0
 PARAMETER C_EN_EMIO_WP_SDIO1 = 0
 PARAMETER C_EN_EMIO_SPI0 = 0
 PARAMETER C_EN_EMIO_SPI1 = 0
 PARAMETER C_EN_EMIO_SRAM_INT = 0
 PARAMETER C_EN_EMIO_TRACE = 0
 PARAMETER C_EN_EMIO_TTC0 = 1
 PARAMETER C_EN_EMIO_TTC1 = 0
 PARAMETER C_EN_EMIO_UART0 = 0
 PARAMETER C_EN_EMIO_UART1 = 0
 PARAMETER C_EN_EMIO_MODEM_UART0 = 0
 PARAMETER C_EN_EMIO_MODEM_UART1 = 0
 PARAMETER C_EN_EMIO_WDT = 0
 PARAMETER C_EMIO_GPIO_WIDTH = 64
 PARAMETER C_EN_QSPI = 1
 PARAMETER C_EN_SMC = 0
 PARAMETER C_EN_CAN0 = 0
 PARAMETER C_EN_CAN1 = 0
 PARAMETER C_EN_ENET0 = 1
 PARAMETER C_EN_ENET1 = 0
 PARAMETER C_EN_I2C0 = 0
 PARAMETER C_EN_I2C1 = 0
 PARAMETER C_EN_PJTAG = 0
 PARAMETER C_EN_SDIO0 = 1
 PARAMETER C_EN_SDIO1 = 0
 PARAMETER C_EN_SPI0 = 0
 PARAMETER C_EN_SPI1 = 0
 PARAMETER C_EN_TRACE = 0
 PARAMETER C_EN_TTC0 = 1
 PARAMETER C_EN_TTC1 = 0
 PARAMETER C_EN_UART0 = 0
 PARAMETER C_EN_UART1 = 1
 PARAMETER C_EN_MODEM_UART0 = 0
 PARAMETER C_EN_MODEM_UART1 = 0
 PARAMETER C_EN_USB0 = 1
 PARAMETER C_EN_USB1 = 0
 PARAMETER C_EN_WDT = 0
 PARAMETER C_EN_DDR = 1
 PARAMETER C_EN_GPIO = 1
 PARAMETER C_FCLK_CLK0_FREQ = 100000000
 PARAMETER C_FCLK_CLK1_FREQ = 142857132
 PARAMETER C_FCLK_CLK2_FREQ = 50000000
 PARAMETER C_FCLK_CLK3_FREQ = 50000000
 PARAMETER C_USE_S_AXI_HP0 = 1
 PARAMETER C_USE_M_AXI_GP1 = 1
 PARAMETER C_USE_S_AXI_ACP = 0
# PARAMETER C_NUM_F2P_INTR_INPUTS = 1
 PARAMETER C_M_AXI_GP0_ENABLE_STATIC_REMAP = 1
 PARAMETER C_M_AXI_GP1_ENABLE_STATIC_REMAP = 1
 PARAMETER C_INTERCONNECT_S_AXI_HP0_MASTERS = vectorblox_mxp_arm_0.M_AXI
 PARAMETER C_USE_PROC_EVENT_BUS = 1
 BUS_INTERFACE S_AXI_HP0 = axi4_hp_0
 BUS_INTERFACE M_AXI_GP0 = axi4_instr_0
 BUS_INTERFACE M_AXI_GP1 = axi4lite_0
 PORT MIO = processing_system7_0_MIO
 PORT PS_SRSTB = processing_system7_0_PS_SRSTB
 PORT PS_CLK = processing_system7_0_PS_CLK
 PORT PS_PORB = processing_system7_0_PS_PORB
 PORT DDR_Clk = processing_system7_0_DDR_Clk
 PORT DDR_Clk_n = processing_system7_0_DDR_Clk_n
 PORT DDR_CKE = processing_system7_0_DDR_CKE
 PORT DDR_CS_n = processing_system7_0_DDR_CS_n
 PORT DDR_RAS_n = processing_system7_0_DDR_RAS_n
 PORT DDR_CAS_n = processing_system7_0_DDR_CAS_n
 PORT DDR_WEB = processing_system7_0_DDR_WEB
 PORT DDR_BankAddr = processing_system7_0_DDR_BankAddr
 PORT DDR_Addr = processing_system7_0_DDR_Addr
 PORT DDR_ODT = processing_system7_0_DDR_ODT
 PORT DDR_DRSTB = processing_system7_0_DDR_DRSTB
 PORT DDR_DQ = processing_system7_0_DDR_DQ
 PORT DDR_DM = processing_system7_0_DDR_DM
 PORT DDR_DQS = processing_system7_0_DDR_DQS
 PORT DDR_DQS_n = processing_system7_0_DDR_DQS_n
 PORT DDR_VRN = processing_system7_0_DDR_VRN
 PORT DDR_VRP = processing_system7_0_DDR_VRP
 PORT FCLK_CLK0 = fclk_clk0
 PORT FCLK_RESET0_N = sysclk_reset_n
 PORT M_AXI_GP0_ACLK = sysclk
 PORT M_AXI_GP1_ACLK = sysclk
 PORT S_AXI_HP0_ACLK = sysclk
 PORT EVENT_EVENTO = processing_system7_0_EVENT_EVENTO
 PORT EVENT_EVENTI = processing_system7_0_EVENT_EVENTO
END

BEGIN vectorblox_mxp
 PARAMETER INSTANCE = vectorblox_mxp_arm_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER VECTOR_LANES = 2
 PARAMETER C_M_AXI_PROTOCOL = AXI3
 PARAMETER C_INSTR_PORT_TYPE = 2
 PARAMETER VECTOR_CUSTOM_INSTRUCTIONS = 2
 PARAMETER VCI_0_LANES = 1
 PARAMETER VCI_0_OPCODE_START = 0
 PARAMETER VCI_0_FUNCTIONS = 1
 PARAMETER VCI_0_MODIFIES_DEST_ADDR = 0
 PARAMETER VCUSTOM0_DEPTH = 54
 PARAMETER VCI_1_LANES = 1
 PARAMETER VCI_1_OPCODE_START = 1
 PARAMETER VCI_1_FUNCTIONS = 1
 PARAMETER VCI_1_MODIFIES_DEST_ADDR = 0
 PARAMETER VCUSTOM1_DEPTH = 25
 PARAMETER MEMORY_WIDTH_LANES = 2
 PARAMETER BEATS_PER_BURST = 16
 PARAMETER MIN_MULTIPLIER_HW = 0
 PARAMETER MULFXP_WORD_FRACTION_BITS = 16
 PARAMETER MULFXP_HALF_FRACTION_BITS = 15
 PARAMETER MULFXP_BYTE_FRACTION_BITS =  4
 PARAMETER SCRATCHPAD_KB = 64
 PARAMETER C_S_AXI_BASEADDR = 0xB0000000
 PARAMETER C_S_AXI_HIGHADDR = 0xB000FFFF
 PARAMETER C_S_AXI_INSTR_BASEADDR = 0x40000000
 PARAMETER C_S_AXI_INSTR_HIGHADDR = 0x40000FFF
 PARAMETER C_INTERCONNECT_S_AXI_INSTR_MASTERS = processing_system7_0.M_AXI_GP0
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE M_AXI = axi4_hp_0
 BUS_INTERFACE S_AXI_INSTR = axi4_instr_0
 BUS_INTERFACE M_VCI0 = vectorblox_mxp_arm_0_M_VCI0
 BUS_INTERFACE M_VCI1 = vectorblox_mxp_arm_0_M_VCI1
# PARAMETER C_INTERCONNECT_M_AXI_AW_REGISTER = 8
# PARAMETER C_INTERCONNECT_M_AXI_AR_REGISTER = 8
# PARAMETER C_INTERCONNECT_M_AXI_W_REGISTER = 8
# PARAMETER C_INTERCONNECT_M_AXI_R_REGISTER = 8
# PARAMETER C_INTERCONNECT_M_AXI_B_REGISTER = 8
# PARAMETER C_INTERCONNECT_S_AXI_AW_REGISTER = 8
# PARAMETER C_INTERCONNECT_S_AXI_AR_REGISTER = 8
# PARAMETER C_INTERCONNECT_S_AXI_W_REGISTER = 8
# PARAMETER C_INTERCONNECT_S_AXI_R_REGISTER = 8
# PARAMETER C_INTERCONNECT_S_AXI_B_REGISTER = 8
# PARAMETER C_INTERCONNECT_S_AXI_INSTR_AW_REGISTER = 8
# PARAMETER C_INTERCONNECT_S_AXI_INSTR_AR_REGISTER = 8
# PARAMETER C_INTERCONNECT_S_AXI_INSTR_W_REGISTER = 8
# PARAMETER C_INTERCONNECT_S_AXI_INSTR_R_REGISTER = 8
# PARAMETER C_INTERCONNECT_S_AXI_INSTR_B_REGISTER = 8
 PORT core_clk = sysclk
 PORT core_clk_2x = sysclk_2x
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ACLK = sysclk
 PORT INTERCONNECT_ARESETN = sysclk_reset_n
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_hp_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 1
 PORT INTERCONNECT_ACLK = sysclk
 PORT INTERCONNECT_ARESETN = sysclk_reset_n
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_instr_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 1
 PORT INTERCONNECT_ACLK = sysclk
 PORT INTERCONNECT_ARESETN = sysclk_reset_n
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 100000000
 PARAMETER C_CLKOUT0_GROUP = MMCM0
 PARAMETER C_CLKOUT1_FREQ = 200000000
 PARAMETER C_CLKOUT1_GROUP = MMCM0
 PORT CLKOUT0 = sysclk
 PORT CLKOUT1 = sysclk_2x
 PORT RST = sysclk_reset_n
 PORT CLKIN = fclk_clk0
END

BEGIN vci_divide
 PARAMETER INSTANCE = vci_divide_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER VCI_LANES = 1
 BUS_INTERFACE S_VCI = vectorblox_mxp_arm_0_M_VCI0
END

BEGIN vci_sqrt
 PARAMETER INSTANCE = vci_sqrt_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER VCI_LANES = 1
 BUS_INTERFACE S_VCI = vectorblox_mxp_arm_0_M_VCI1
END

