# 8-bit Segmented Current Steering DAC (180nm CMOS)

## ðŸ“Œ Project Overview
**M.Tech Thesis Project**
This project involves the design and implementation of a 500 MS/s Current Steering Digital-to-Analog Converter using a 5+3 segmented architecture. The design focuses on high dynamic performance for wireless communication applications.

* **Technology:** 180nm CMOS
* **Supply Voltage:** 1.8V
* **Architecture:** 5-bit Unary + 3-bit Binary (Segmented)

## ðŸ“Š Performance Results
| Parameter | Value |
| :--- | :--- |
| **Sampling Rate** | 500 MS/s |
| **Resolution** | 8 bits |
| **ENOB** | 7.92 bits |
| **SFDR (Nyquist)** | 57.02 dBc |
| **SNDR** | 49.49 dB |
| **Power** | 3.21 mW |

## ðŸ“· Design Views & Simulation Plots

### 1. Architecture
![Architechture](architecture.jpg)

### 2. Ramp Output at Low Frequency
![Ramp Output at Low Frequency](Ramp.bmp)

### 3. Sine Output at Low Frequency
![Sine Output at Low Frequency](sine_output.bmp)


### 4. SFDR Spectrum Performance
![SFDR Plot](SFDR_new.bmp)



---
*Note: This repository contains documentation and simulation results. Proprietary PDK files are not included.*
