v 20130925 2
C 18100 25200 1 0 0 in-1.sym
{
T 18100 25700 5 10 0 0 0 0 1
footprint=anchor
T 18100 25500 5 10 0 0 0 0 1
device=INPUT
T 18100 25300 5 10 1 1 0 7 1
refdes=O0#
}
C 18100 24800 1 0 0 in-1.sym
{
T 18100 25300 5 10 0 0 0 0 1
footprint=anchor
T 18100 25100 5 10 0 0 0 0 1
device=INPUT
T 18100 24900 5 10 1 1 0 7 1
refdes=O1#
}
C 18100 24400 1 0 0 in-1.sym
{
T 18100 24900 5 10 0 0 0 0 1
footprint=anchor
T 18100 24700 5 10 0 0 0 0 1
device=INPUT
T 18100 24500 5 10 1 1 0 7 1
refdes=O2#
}
C 18100 24000 1 0 0 in-1.sym
{
T 18100 24500 5 10 0 0 0 0 1
footprint=anchor
T 18100 24300 5 10 0 0 0 0 1
device=INPUT
T 18100 24100 5 10 1 1 0 7 1
refdes=O3#
}
C 18100 23600 1 0 0 in-1.sym
{
T 18100 24100 5 10 0 0 0 0 1
footprint=anchor
T 18100 23900 5 10 0 0 0 0 1
device=INPUT
T 18100 23700 5 10 1 1 0 7 1
refdes=O4#
}
C 18100 23200 1 0 0 in-1.sym
{
T 18100 23700 5 10 0 0 0 0 1
footprint=anchor
T 18100 23500 5 10 0 0 0 0 1
device=INPUT
T 18100 23300 5 10 1 1 0 7 1
refdes=O5#
}
C 18100 22800 1 0 0 in-1.sym
{
T 18100 23300 5 10 0 0 0 0 1
footprint=anchor
T 18100 23100 5 10 0 0 0 0 1
device=INPUT
T 18100 22900 5 10 1 1 0 7 1
refdes=O6#
}
C 18100 22400 1 0 0 in-1.sym
{
T 18100 22900 5 10 0 0 0 0 1
footprint=anchor
T 18100 22700 5 10 0 0 0 0 1
device=INPUT
T 18100 22500 5 10 1 1 0 7 1
refdes=O7#
}
C 18700 21600 1 0 0 dlatch8.sym
{
T 20100 22100 5 10 1 1 0 7 1
source=dlatch8.sch
T 19500 24050 5 10 1 1 0 4 1
refdes=O
}
N 22800 25300 20300 25300 4
N 22800 24900 20300 24900 4
N 22800 24500 20300 24500 4
N 21300 24100 20300 24100 4
N 21500 23700 20300 23700 4
N 22800 23300 20300 23300 4
C 26000 22400 1 0 0 rslatch6.sym
{
T 27400 22900 5 9 1 1 0 7 1
source=rslatch6.sch
T 26800 24850 5 10 1 1 0 4 1
refdes=Q
}
N 26000 25300 24400 25300 4
N 26000 24900 24400 24900 4
N 26000 24500 24400 24500 4
N 26000 24100 24400 24100 4
N 26000 23700 24400 23700 4
N 26000 23300 24400 23300 4
N 20300 22700 21900 22700 4
N 20500 22700 20500 20400 4
N 20400 20200 20600 20200 4
C 20600 19900 1 0 0 nor3.sym
{
T 21000 20400 5 10 1 1 0 4 1
refdes=N
}
N 20500 20400 20600 20400 4
C 21600 19300 1 0 0 dlatch.sym
{
T 22950 19800 5 10 1 1 0 7 1
refdes=M
T 22400 20025 5 10 1 1 0 4 1
source=dlatch.sch
}
N 25400 20400 25400 21200 4
N 25400 21200 20600 21200 4
N 20600 21200 20600 20600 4
N 22800 25100 20300 25100 4
N 22800 24700 20300 24700 4
N 22800 24300 20300 24300 4
N 21300 23900 20300 23900 4
N 21500 23500 20300 23500 4
N 22800 23100 20300 23100 4
N 26000 25100 24400 25100 4
N 26000 24700 24400 24700 4
N 26000 24300 24400 24300 4
N 26000 23900 24400 23900 4
N 26000 23500 24400 23500 4
N 26000 23100 24400 23100 4
N 20300 22300 22100 22300 4
N 20400 22300 20400 20200 4
C 23800 19300 1 0 0 rslatch.sym
{
T 24550 20000 5 10 1 1 0 4 1
source=rslatch.sch
T 25150 19750 5 10 1 1 0 7 1
refdes=L
}
N 23200 20200 23800 20200 4
C 18700 20600 1 0 0 in-1.sym
{
T 18700 21100 5 10 0 0 0 0 1
footprint=anchor
T 18700 20900 5 10 0 0 0 0 1
device=INPUT
T 18700 20700 5 10 1 1 0 7 1
refdes=ϕ1
}
C 18700 20800 1 0 0 in-1.sym
{
T 18700 21300 5 10 0 0 0 0 1
footprint=anchor
T 18700 21100 5 10 0 0 0 0 1
device=INPUT
T 18700 20900 5 10 1 1 0 7 1
refdes=ϕ0
}
C 19400 21300 1 0 0 gnd-1.sym
C 23500 22100 1 0 0 gnd-1.sym
C 26700 22100 1 0 0 gnd-1.sym
C 24500 19000 1 0 0 gnd-1.sym
C 22300 19000 1 0 0 gnd-1.sym
C 20800 19600 1 0 0 gnd-1.sym
C 24400 20800 1 0 0 vdd-1.sym
C 22200 20800 1 0 0 vdd-1.sym
C 19300 25700 1 0 0 vdd-1.sym
C 23400 25700 1 0 0 vdd-1.sym
C 26600 25700 1 0 0 vdd-1.sym
C 18900 25600 1 0 0 in-1.sym
{
T 18900 26100 5 10 0 0 0 0 1
footprint=anchor
T 18900 25900 5 10 0 0 0 0 1
device=INPUT
T 18900 25700 5 10 1 1 0 7 1
refdes=Vdd
}
C 20300 19800 1 0 0 in-1.sym
{
T 20300 20300 5 10 0 0 0 0 1
footprint=anchor
T 20300 20100 5 10 0 0 0 0 1
device=INPUT
T 20300 19900 5 10 1 1 0 7 1
refdes=GND
}
C 23600 20400 1 90 0 out-1.sym
{
T 23100 20400 5 10 0 0 90 0 1
footprint=anchor
T 23300 20400 5 10 0 0 90 0 1
device=OUTPUT
T 23500 21000 5 10 1 1 0 3 1
refdes=PK
}
N 24600 25300 24600 25500 4
N 24800 24900 24800 25700 4
N 25000 24500 25000 25500 4
N 25200 24100 25200 25700 4
N 25400 23700 25400 25500 4
N 25600 25700 25600 23300 4
C 24700 25500 1 90 0 out-1.sym
{
T 24200 25500 5 10 0 0 90 0 1
footprint=anchor
T 24400 25500 5 10 0 0 90 0 1
device=OUTPUT
T 24600 26100 5 10 1 1 0 3 1
refdes=J0#
}
C 24900 25700 1 90 0 out-1.sym
{
T 24400 25700 5 10 0 0 90 0 1
footprint=anchor
T 24600 25700 5 10 0 0 90 0 1
device=OUTPUT
T 24800 26300 5 10 1 1 0 3 1
refdes=J1#
}
C 25100 25500 1 90 0 out-1.sym
{
T 24600 25500 5 10 0 0 90 0 1
footprint=anchor
T 24800 25500 5 10 0 0 90 0 1
device=OUTPUT
T 25000 26100 5 10 1 1 0 3 1
refdes=J2#
}
C 25300 25700 1 90 0 out-1.sym
{
T 24800 25700 5 10 0 0 90 0 1
footprint=anchor
T 25000 25700 5 10 0 0 90 0 1
device=OUTPUT
T 25200 26300 5 10 1 1 0 3 1
refdes=J3#
}
C 25500 25500 1 90 0 out-1.sym
{
T 25000 25500 5 10 0 0 90 0 1
footprint=anchor
T 25200 25500 5 10 0 0 90 0 1
device=OUTPUT
T 25400 26100 5 10 1 1 0 3 1
refdes=J4#
}
C 25700 25700 1 90 0 out-1.sym
{
T 25200 25700 5 10 0 0 90 0 1
footprint=anchor
T 25400 25700 5 10 0 0 90 0 1
device=OUTPUT
T 25600 26300 5 10 1 1 0 3 1
refdes=J5#
}
N 24600 25100 24600 22900 4
N 24800 24700 24800 22900 4
N 25000 24300 25000 22900 4
N 25200 23900 25200 22900 4
N 25400 23500 25400 22900 4
N 25600 23100 25600 22900 4
C 24500 22900 1 270 0 out-1.sym
{
T 25000 22900 5 10 0 0 270 0 1
footprint=anchor
T 24800 22900 5 10 0 0 270 0 1
device=OUTPUT
T 24600 22300 5 10 1 1 0 5 1
refdes=J0
}
C 24700 22900 1 270 0 out-1.sym
{
T 25200 22900 5 10 0 0 270 0 1
footprint=anchor
T 25000 22900 5 10 0 0 270 0 1
device=OUTPUT
T 24800 22300 5 10 1 1 0 5 1
refdes=J1
}
C 24900 22900 1 270 0 out-1.sym
{
T 25400 22900 5 10 0 0 270 0 1
footprint=anchor
T 25200 22900 5 10 0 0 270 0 1
device=OUTPUT
T 25000 22300 5 10 1 1 0 5 1
refdes=J2
}
C 25100 22900 1 270 0 out-1.sym
{
T 25600 22900 5 10 0 0 270 0 1
footprint=anchor
T 25400 22900 5 10 0 0 270 0 1
device=OUTPUT
T 25200 22300 5 10 1 1 0 5 1
refdes=J3
}
C 25300 22900 1 270 0 out-1.sym
{
T 25800 22900 5 10 0 0 270 0 1
footprint=anchor
T 25600 22900 5 10 0 0 270 0 1
device=OUTPUT
T 25400 22300 5 10 1 1 0 5 1
refdes=J4
}
C 25500 22900 1 270 0 out-1.sym
{
T 26000 22900 5 10 0 0 270 0 1
footprint=anchor
T 25800 22900 5 10 0 0 270 0 1
device=OUTPUT
T 25600 22300 5 10 1 1 0 5 1
refdes=J5
}
C 18400 22000 1 0 0 phi0.sym
C 19600 20800 1 0 1 phi0.sym
C 23500 19700 1 0 0 phi0.sym
C 21300 19700 1 0 0 phi1.sym
C 22500 22800 1 0 0 phi1.sym
C 19600 20600 1 0 1 phi1.sym
C 25400 20300 1 0 0 out-1.sym
{
T 25400 20800 5 10 0 0 0 0 1
footprint=anchor
T 25400 20600 5 10 0 0 0 0 1
device=OUTPUT
T 26000 20400 5 10 1 1 0 1 1
refdes=VK
}
C 27600 25200 1 0 0 out-1.sym
{
T 27600 25700 5 10 0 0 0 0 1
footprint=anchor
T 27600 25500 5 10 0 0 0 0 1
device=OUTPUT
T 28200 25300 5 10 1 1 0 1 1
refdes=K0#
}
C 27600 24800 1 0 0 out-1.sym
{
T 27600 25300 5 10 0 0 0 0 1
footprint=anchor
T 27600 25100 5 10 0 0 0 0 1
device=OUTPUT
T 28200 24900 5 10 1 1 0 1 1
refdes=K1#
}
C 27600 24400 1 0 0 out-1.sym
{
T 27600 24900 5 10 0 0 0 0 1
footprint=anchor
T 27600 24700 5 10 0 0 0 0 1
device=OUTPUT
T 28200 24500 5 10 1 1 0 1 1
refdes=K2#
}
C 27600 24000 1 0 0 out-1.sym
{
T 27600 24500 5 10 0 0 0 0 1
footprint=anchor
T 27600 24300 5 10 0 0 0 0 1
device=OUTPUT
T 28200 24100 5 10 1 1 0 1 1
refdes=K3#
}
C 27600 23600 1 0 0 out-1.sym
{
T 27600 24100 5 10 0 0 0 0 1
footprint=anchor
T 27600 23900 5 10 0 0 0 0 1
device=OUTPUT
T 28200 23700 5 10 1 1 0 1 1
refdes=K4#
}
C 27600 23200 1 0 0 out-1.sym
{
T 27600 23700 5 10 0 0 0 0 1
footprint=anchor
T 27600 23500 5 10 0 0 0 0 1
device=OUTPUT
T 28200 23300 5 10 1 1 0 1 1
refdes=K5#
}
C 25700 22800 1 0 0 phi0.sym
N 23200 20400 23800 20400 4
N 21400 20400 21600 20400 4
N 21900 22900 20300 22900 4
N 20700 25300 20700 25500 4
N 20900 24900 20900 25700 4
N 21100 24500 21100 25500 4
N 21300 24100 21300 25700 4
N 21500 23700 21500 25500 4
N 21700 25700 21700 23300 4
C 20800 25500 1 90 0 out-1.sym
{
T 20300 25500 5 10 0 0 90 0 1
footprint=anchor
T 20500 25500 5 10 0 0 90 0 1
device=OUTPUT
T 20700 26100 5 10 1 1 0 3 1
refdes=I0#
}
C 21000 25700 1 90 0 out-1.sym
{
T 20500 25700 5 10 0 0 90 0 1
footprint=anchor
T 20700 25700 5 10 0 0 90 0 1
device=OUTPUT
T 20900 26300 5 10 1 1 0 3 1
refdes=I1#
}
C 21200 25500 1 90 0 out-1.sym
{
T 20700 25500 5 10 0 0 90 0 1
footprint=anchor
T 20900 25500 5 10 0 0 90 0 1
device=OUTPUT
T 21100 26100 5 10 1 1 0 3 1
refdes=I2#
}
C 21400 25700 1 90 0 out-1.sym
{
T 20900 25700 5 10 0 0 90 0 1
footprint=anchor
T 21100 25700 5 10 0 0 90 0 1
device=OUTPUT
T 21300 26300 5 10 1 1 0 3 1
refdes=I3#
}
C 21600 25500 1 90 0 out-1.sym
{
T 21100 25500 5 10 0 0 90 0 1
footprint=anchor
T 21300 25500 5 10 0 0 90 0 1
device=OUTPUT
T 21500 26100 5 10 1 1 0 3 1
refdes=I4#
}
C 21800 25700 1 90 0 out-1.sym
{
T 21300 25700 5 10 0 0 90 0 1
footprint=anchor
T 21500 25700 5 10 0 0 90 0 1
device=OUTPUT
T 21700 26300 5 10 1 1 0 3 1
refdes=I5#
}
N 20700 25100 20700 22100 4
N 20900 24700 20900 22100 4
N 21100 24300 21100 22100 4
N 21300 23900 21300 22100 4
N 21500 23500 21500 22100 4
N 21700 23100 21700 22100 4
C 20600 22100 1 270 0 out-1.sym
{
T 21100 22100 5 10 0 0 270 0 1
footprint=anchor
T 20900 22100 5 10 0 0 270 0 1
device=OUTPUT
T 20700 21500 5 10 1 1 0 5 1
refdes=I0
}
C 20800 22100 1 270 0 out-1.sym
{
T 21300 22100 5 10 0 0 270 0 1
footprint=anchor
T 21100 22100 5 10 0 0 270 0 1
device=OUTPUT
T 20900 21500 5 10 1 1 0 5 1
refdes=I1
}
C 21000 22100 1 270 0 out-1.sym
{
T 21500 22100 5 10 0 0 270 0 1
footprint=anchor
T 21300 22100 5 10 0 0 270 0 1
device=OUTPUT
T 21100 21500 5 10 1 1 0 5 1
refdes=I2
}
C 21200 22100 1 270 0 out-1.sym
{
T 21700 22100 5 10 0 0 270 0 1
footprint=anchor
T 21500 22100 5 10 0 0 270 0 1
device=OUTPUT
T 21300 21500 5 10 1 1 0 5 1
refdes=I3
}
C 21400 22100 1 270 0 out-1.sym
{
T 21900 22100 5 10 0 0 270 0 1
footprint=anchor
T 21700 22100 5 10 0 0 270 0 1
device=OUTPUT
T 21500 21500 5 10 1 1 0 5 1
refdes=I4
}
C 21600 22100 1 270 0 out-1.sym
{
T 22100 22100 5 10 0 0 270 0 1
footprint=anchor
T 21900 22100 5 10 0 0 270 0 1
device=OUTPUT
T 21700 21500 5 10 1 1 0 5 1
refdes=I5
}
N 20300 22500 22100 22500 4
N 21900 22900 21900 25500 4
N 22100 25700 22100 22500 4
C 22000 25500 1 90 0 out-1.sym
{
T 21500 25500 5 10 0 0 90 0 1
footprint=anchor
T 21900 26100 5 10 1 1 0 3 1
refdes=I6#
T 21700 25500 5 10 0 0 90 0 1
device=OUTPUT
}
C 22200 25700 1 90 0 out-1.sym
{
T 21700 25700 5 10 0 0 90 0 1
footprint=anchor
T 21900 25700 5 10 0 0 90 0 1
device=OUTPUT
T 22100 26300 5 10 1 1 0 3 1
refdes=I7#
}
N 21900 22700 21900 22100 4
N 22100 22300 22100 22100 4
C 21800 22100 1 270 0 out-1.sym
{
T 22300 22100 5 10 0 0 270 0 1
footprint=anchor
T 22100 22100 5 10 0 0 270 0 1
device=OUTPUT
T 21900 21500 5 10 1 1 0 5 1
refdes=I6
}
C 22000 22100 1 270 0 out-1.sym
{
T 22500 22100 5 10 0 0 270 0 1
footprint=anchor
T 22300 22100 5 10 0 0 270 0 1
device=OUTPUT
T 22100 21500 5 10 1 1 0 5 1
refdes=I7
}
C 22800 22400 1 0 0 rslatch4v2.sym
{
T 24200 22900 5 8 1 1 0 7 1
source=rslatch4v2.sch
T 23600 24850 5 10 1 1 0 4 1
refdes=P
}
C 22300 26100 1 270 0 in-1.sym
{
T 22600 26100 5 10 0 0 270 0 1
device=INPUT
T 22400 26100 5 10 1 1 0 3 1
refdes=E3#
T 22800 26100 5 10 0 0 270 0 1
footprint=anchor
}
C 22500 26300 1 270 0 in-1.sym
{
T 22800 26300 5 10 0 0 270 0 1
device=INPUT
T 22600 26300 5 10 1 1 0 3 1
refdes=E4#
T 23000 26300 5 10 0 0 270 0 1
footprint=anchor
}
N 22400 25500 22400 24000 4
N 22400 24000 22800 24000 4
N 22600 25700 22600 23600 4
N 22600 23600 22800 23600 4
C 20700 20900 1 0 0 vdd-1.sym
