{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620450268534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620450268541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 08 17:04:28 2021 " "Processing started: Sat May 08 17:04:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620450268541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620450268541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off recop -c recop " "Command: quartus_map --read_settings_files=on --write_settings_files=off recop -c recop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620450268541 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620450269531 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620450269531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file recop_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_types " "Found design unit 1: recop_types" {  } { { "recop_types.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/recop/recop_types.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620450277411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620450277411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-behaviour " "Found design unit 1: program_counter-behaviour" {  } { { "program_counter.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/recop/program_counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620450277428 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/recop/program_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620450277428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620450277428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_reg-behaviour " "Found design unit 1: instruction_reg-behaviour" {  } { { "instruction_reg.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/recop/instruction_reg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620450277444 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_reg " "Found entity 1: instruction_reg" {  } { { "instruction_reg.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/recop/instruction_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620450277444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620450277444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcodes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file opcodes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcodes " "Found design unit 1: opcodes" {  } { { "opcodes.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/recop/opcodes.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620450277459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620450277459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-beh " "Found design unit 1: registers-beh" {  } { { "registers.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/recop/registers.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620450277475 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/recop/registers.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620450277475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620450277475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile_mux-beh " "Found design unit 1: registerfile_mux-beh" {  } { { "registerfile_mux.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/recop/registerfile_mux.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620450277491 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile_mux " "Found entity 1: registerfile_mux" {  } { { "registerfile_mux.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/recop/registerfile_mux.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620450277491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620450277491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behaviour " "Found design unit 1: register_file-behaviour" {  } { { "register_file.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/recop/register_file.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620450277506 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/recop/register_file.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620450277506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620450277506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-combined " "Found design unit 1: alu-combined" {  } { { "alu.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/recop/alu.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620450277522 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/recop/alu.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620450277522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620450277522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_mux-beh " "Found design unit 1: mem_mux-beh" {  } { { "mem_mux.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/recop/mem_mux.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620450277539 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_mux " "Found entity 1: mem_mux" {  } { { "mem_mux.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/recop/mem_mux.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620450277539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620450277539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_mem-SYN " "Found design unit 1: program_mem-SYN" {  } { { "program_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/recop/program_mem.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620450277552 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_mem " "Found entity 1: program_mem" {  } { { "program_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/recop/program_mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620450277552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620450277552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/recop/data_mem.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620450277566 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/recop/data_mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620450277566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620450277566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_mux_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_mux_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_mux_data-behaviour " "Found design unit 1: mem_mux_data-behaviour" {  } { { "mem_mux_data.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/recop/mem_mux_data.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620450277582 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_mux_data " "Found entity 1: mem_mux_data" {  } { { "mem_mux_data.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/recop/mem_mux_data.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620450277582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620450277582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_reg_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline_reg_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_reg_1-behaviour " "Found design unit 1: pipeline_reg_1-behaviour" {  } { { "pipeline_reg_1.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/recop/pipeline_reg_1.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620450277598 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_reg_1 " "Found entity 1: pipeline_reg_1" {  } { { "pipeline_reg_1.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/recop/pipeline_reg_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620450277598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620450277598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_reg_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline_reg_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_reg_2-behaviour " "Found design unit 1: pipeline_reg_2-behaviour" {  } { { "pipeline_reg_2.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/recop/pipeline_reg_2.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620450277615 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_reg_2 " "Found entity 1: pipeline_reg_2" {  } { { "pipeline_reg_2.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/recop/pipeline_reg_2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620450277615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620450277615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_reg_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline_reg_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_reg_3-behaviour " "Found design unit 1: pipeline_reg_3-behaviour" {  } { { "pipeline_reg_3.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/recop/pipeline_reg_3.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620450277631 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_reg_3 " "Found entity 1: pipeline_reg_3" {  } { { "pipeline_reg_3.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/recop/pipeline_reg_3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620450277631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620450277631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop-behaviour " "Found design unit 1: recop-behaviour" {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/recop/recop.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620450277649 ""} { "Info" "ISGN_ENTITY_NAME" "1 recop " "Found entity 1: recop" {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/recop/recop.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620450277649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620450277649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "various_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file various_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 various_constants " "Found design unit 1: various_constants" {  } { { "various_constants.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/recop/various_constants.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620450277665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620450277665 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "program_counter " "Elaborating entity \"program_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620450278298 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620450279683 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620450280636 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620450280636 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Implemented 51 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620450281282 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620450281282 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620450281282 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620450281282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620450281432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 08 17:04:41 2021 " "Processing ended: Sat May 08 17:04:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620450281432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620450281432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620450281432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620450281432 ""}
