
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 200366 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1353.051 ; gain = 0.000 ; free physical = 468 ; free virtual = 7844
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/new/top.vhd:52]
	Parameter shift bound to: 7 - type: integer 
	Parameter d_width bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at '/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/clk_wiz_0/clk_wiz_0.v:70' bound to instance 'i2s_clock' of component 'clk_wiz_0' [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/new/top.vhd:106]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/clk_wiz_0/clk_wiz_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home/aidin/Documents/Programmi/XilinxVivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/home/aidin/Documents/Programmi/XilinxVivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/home/aidin/Documents/Programmi/XilinxVivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41045]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 21 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 93 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (2#1) [/home/aidin/Documents/Programmi/XilinxVivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41045]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/aidin/Documents/Programmi/XilinxVivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/home/aidin/Documents/Programmi/XilinxVivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (4#1) [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/clk_wiz_0/clk_wiz_0.v:70]
	Parameter mclk_sclk_ratio bound to: 4 - type: integer 
	Parameter sclk_ws_ratio bound to: 64 - type: integer 
	Parameter d_width bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'i2s_transceiver' declared at '/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/I2S/i2s_transceiver.vhd:26' bound to instance 'i2s_transceiver_0' of component 'i2s_transceiver' [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/new/top.vhd:110]
INFO: [Synth 8-638] synthesizing module 'i2s_transceiver' [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/I2S/i2s_transceiver.vhd:44]
	Parameter mclk_sclk_ratio bound to: 4 - type: integer 
	Parameter sclk_ws_ratio bound to: 64 - type: integer 
	Parameter d_width bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2s_transceiver' (6#1) [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/I2S/i2s_transceiver.vhd:44]
	Parameter d_width bound to: 24 - type: integer 
	Parameter shift bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'fir_filter' declared at '/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/new/FIR.vhd:15' bound to instance 'r_fir_filter' of component 'fir_filter' [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/new/top.vhd:116]
INFO: [Synth 8-638] synthesizing module 'fir_filter' [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/new/FIR.vhd:26]
	Parameter d_width bound to: 24 - type: integer 
	Parameter shift bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fir_filter' (7#1) [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/new/FIR.vhd:26]
	Parameter d_width bound to: 24 - type: integer 
	Parameter shift bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'fir_filter' declared at '/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/new/FIR.vhd:15' bound to instance 'l_fir_filter' of component 'fir_filter' [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/new/top.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'top' (8#1) [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/new/top.vhd:52]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1369.438 ; gain = 16.387 ; free physical = 472 ; free virtual = 7850
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1369.438 ; gain = 16.387 ; free physical = 471 ; free virtual = 7850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1369.438 ; gain = 16.387 ; free physical = 471 ; free virtual = 7850
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/constrs_1/new/mapping.xdc]
Finished Parsing XDC File [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/constrs_1/new/mapping.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/constrs_1/new/mapping.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1739.320 ; gain = 0.000 ; free physical = 201 ; free virtual = 7551
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1739.320 ; gain = 0.000 ; free physical = 198 ; free virtual = 7548
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1739.320 ; gain = 0.000 ; free physical = 198 ; free virtual = 7548
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1739.320 ; gain = 0.000 ; free physical = 198 ; free virtual = 7548
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1739.320 ; gain = 386.270 ; free physical = 205 ; free virtual = 7580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1739.320 ; gain = 386.270 ; free physical = 205 ; free virtual = 7581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1739.320 ; gain = 386.270 ; free physical = 209 ; free virtual = 7585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1739.320 ; gain = 386.270 ; free physical = 197 ; free virtual = 7573
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     35 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               35 Bit    Registers := 2     
	               32 Bit    Registers := 10    
	               24 Bit    Registers := 18    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2s_transceiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module fir_filter 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     35 Bit       Adders := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               24 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP l_fir_filter/r_mult_reg[1]0, operation Mode is: A*(B:0x1f).
DSP Report: operator l_fir_filter/r_mult_reg[1]0 is absorbed into DSP l_fir_filter/r_mult_reg[1]0.
DSP Report: Generating DSP l_fir_filter/r_mult_reg[2]0, operation Mode is: A*(B:0x39).
DSP Report: operator l_fir_filter/r_mult_reg[2]0 is absorbed into DSP l_fir_filter/r_mult_reg[2]0.
DSP Report: Generating DSP l_fir_filter/r_mult_reg[3]0, operation Mode is: A*(B:0x1f).
DSP Report: operator l_fir_filter/r_mult_reg[3]0 is absorbed into DSP l_fir_filter/r_mult_reg[3]0.
DSP Report: Generating DSP r_fir_filter/r_mult_reg[1]0, operation Mode is: A*(B:0x1f).
DSP Report: operator r_fir_filter/r_mult_reg[1]0 is absorbed into DSP r_fir_filter/r_mult_reg[1]0.
DSP Report: Generating DSP r_fir_filter/r_mult_reg[2]0, operation Mode is: A*(B:0x39).
DSP Report: operator r_fir_filter/r_mult_reg[2]0 is absorbed into DSP r_fir_filter/r_mult_reg[2]0.
DSP Report: Generating DSP r_fir_filter/r_mult_reg[3]0, operation Mode is: A*(B:0x1f).
DSP Report: operator r_fir_filter/r_mult_reg[3]0 is absorbed into DSP r_fir_filter/r_mult_reg[3]0.
INFO: [Synth 8-3886] merging instance 'r_fir_filter/p_data_reg[1][0]' (FDC) to 'r_fir_filter/r_mult_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'l_fir_filter/p_data_reg[1][0]' (FDC) to 'l_fir_filter/r_mult_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'r_fir_filter/r_mult_reg[4][31]' (FDC) to 'r_fir_filter/r_mult_reg[1][29]'
INFO: [Synth 8-3886] merging instance 'r_fir_filter/r_mult_reg[1][29]' (FDC) to 'r_fir_filter/r_mult_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'r_fir_filter/r_mult_reg[3][31]' (FDC) to 'r_fir_filter/r_mult_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'r_fir_filter/r_mult_reg[2][31]' (FDC) to 'r_fir_filter/r_mult_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'r_fir_filter/r_mult_reg[1][31]' (FDC) to 'r_fir_filter/r_mult_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'r_fir_filter/r_mult_reg[0][31]' (FDC) to 'r_fir_filter/r_mult_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'r_fir_filter/r_mult_reg[2][30]' (FDC) to 'r_fir_filter/r_mult_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'r_fir_filter/r_mult_reg[1][30]' (FDC) to 'r_fir_filter/r_mult_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'r_fir_filter/r_mult_reg[0][27]' (FDC) to 'r_fir_filter/r_mult_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'r_fir_filter/r_mult_reg[4][27]' (FDC) to 'r_fir_filter/r_mult_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'r_fir_filter/r_mult_reg[0][28]' (FDC) to 'r_fir_filter/r_mult_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'r_fir_filter/r_mult_reg[4][28]' (FDC) to 'r_fir_filter/r_mult_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'r_fir_filter/r_mult_reg[0][29]' (FDC) to 'r_fir_filter/r_mult_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'r_fir_filter/r_mult_reg[3][29]' (FDC) to 'r_fir_filter/r_mult_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'r_fir_filter/r_mult_reg[4][29]' (FDC) to 'r_fir_filter/r_mult_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'r_fir_filter/r_mult_reg[0][30]' (FDC) to 'r_fir_filter/r_mult_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'r_fir_filter/r_mult_reg[4][30]' (FDC) to 'r_fir_filter/r_mult_reg[3][30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_fir_filter/r_mult_reg[3][30] )
INFO: [Synth 8-3886] merging instance 'l_fir_filter/r_mult_reg[4][31]' (FDC) to 'l_fir_filter/r_mult_reg[1][29]'
INFO: [Synth 8-3886] merging instance 'l_fir_filter/r_mult_reg[1][29]' (FDC) to 'l_fir_filter/r_mult_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'l_fir_filter/r_mult_reg[3][31]' (FDC) to 'l_fir_filter/r_mult_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'l_fir_filter/r_mult_reg[2][31]' (FDC) to 'l_fir_filter/r_mult_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'l_fir_filter/r_mult_reg[1][31]' (FDC) to 'l_fir_filter/r_mult_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'l_fir_filter/r_mult_reg[0][31]' (FDC) to 'l_fir_filter/r_mult_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'l_fir_filter/r_mult_reg[2][30]' (FDC) to 'l_fir_filter/r_mult_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'l_fir_filter/r_mult_reg[1][30]' (FDC) to 'l_fir_filter/r_mult_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'l_fir_filter/r_mult_reg[0][27]' (FDC) to 'l_fir_filter/r_mult_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'l_fir_filter/r_mult_reg[4][27]' (FDC) to 'l_fir_filter/r_mult_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'l_fir_filter/r_mult_reg[0][28]' (FDC) to 'l_fir_filter/r_mult_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'l_fir_filter/r_mult_reg[4][28]' (FDC) to 'l_fir_filter/r_mult_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'l_fir_filter/r_mult_reg[0][29]' (FDC) to 'l_fir_filter/r_mult_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'l_fir_filter/r_mult_reg[3][29]' (FDC) to 'l_fir_filter/r_mult_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'l_fir_filter/r_mult_reg[4][29]' (FDC) to 'l_fir_filter/r_mult_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'l_fir_filter/r_mult_reg[0][30]' (FDC) to 'l_fir_filter/r_mult_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'l_fir_filter/r_mult_reg[4][30]' (FDC) to 'l_fir_filter/r_mult_reg[3][30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l_fir_filter/r_mult_reg[3][30] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1739.320 ; gain = 386.270 ; free physical = 184 ; free virtual = 7496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir_filter  | A*(B:0x1f)  | 24     | 5      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x39)  | 24     | 6      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1f)  | 24     | 5      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1f)  | 24     | 5      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x39)  | 24     | 6      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | A*(B:0x1f)  | 24     | 5      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/new/FIR.vhd:15]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/new/FIR.vhd:44]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/new/FIR.vhd:44]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/new/FIR.vhd:15]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/new/FIR.vhd:44]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/new/FIR.vhd:44]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1739.320 ; gain = 386.270 ; free physical = 161 ; free virtual = 7376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1739.320 ; gain = 386.270 ; free physical = 153 ; free virtual = 7367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/new/FIR.vhd:54]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/new/FIR.vhd:54]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/new/FIR.vhd:54]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/new/FIR.vhd:54]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/new/FIR.vhd:54]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/new/FIR.vhd:54]
INFO: [Synth 8-3886] merging instance 'i_1494' (FDC) to 'i_1463'
INFO: [Synth 8-3886] merging instance 'i_1403' (FDC) to 'i_1372'
INFO: [Synth 8-3886] merging instance 'i_1463' (FDC) to 'i_1433'
INFO: [Synth 8-3886] merging instance 'i_1372' (FDC) to 'i_1342'
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/new/FIR.vhd:15]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/new/FIR.vhd:44]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/new/FIR.vhd:44]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/new/FIR.vhd:15]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/new/FIR.vhd:44]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.srcs/sources_1/new/FIR.vhd:44]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1739.320 ; gain = 386.270 ; free physical = 160 ; free virtual = 7369
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1739.320 ; gain = 386.270 ; free physical = 161 ; free virtual = 7368
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1739.320 ; gain = 386.270 ; free physical = 164 ; free virtual = 7371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1739.320 ; gain = 386.270 ; free physical = 163 ; free virtual = 7370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1739.320 ; gain = 386.270 ; free physical = 162 ; free virtual = 7369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1739.320 ; gain = 386.270 ; free physical = 162 ; free virtual = 7369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1739.320 ; gain = 386.270 ; free physical = 164 ; free virtual = 7370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |CARRY4    |   104|
|3     |DSP48E1   |     6|
|4     |LUT1      |     6|
|5     |LUT2      |   261|
|6     |LUT3      |    50|
|7     |LUT4      |   115|
|8     |LUT5      |   112|
|9     |LUT6      |     4|
|10    |PLLE2_ADV |     1|
|11    |FDCE      |   655|
|12    |IBUF      |     3|
|13    |OBUF      |     7|
+------+----------+------+

Report Instance Areas: 
+------+--------------------+------------------+------+
|      |Instance            |Module            |Cells |
+------+--------------------+------------------+------+
|1     |top                 |                  |  1327|
|2     |  i2s_clock         |clk_wiz_0         |     4|
|3     |    inst            |clk_wiz_0_clk_wiz |     4|
|4     |  i2s_transceiver_0 |i2s_transceiver   |   482|
|5     |  l_fir_filter      |fir_filter        |   414|
|6     |  r_fir_filter      |fir_filter_0      |   414|
+------+--------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1739.320 ; gain = 386.270 ; free physical = 161 ; free virtual = 7368
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1739.320 ; gain = 16.387 ; free physical = 232 ; free virtual = 7440
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1739.320 ; gain = 386.270 ; free physical = 229 ; free virtual = 7437
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 111 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1758.352 ; gain = 0.000 ; free physical = 172 ; free virtual = 7363
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1758.352 ; gain = 405.414 ; free physical = 223 ; free virtual = 7414
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1758.352 ; gain = 0.000 ; free physical = 218 ; free virtual = 7409
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/mnt/ec7a34b1-b7a6-4fbd-911d-c2a973711577/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/final_project/final_project.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 15 19:21:04 2022...
