Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date              : Wed Nov  7 22:14:44 2018
| Host              : westeros running 64-bit Ubuntu 18.04.1 LTS
| Command           : report_timing_summary -file ./reports/synth_timing_report_aes.txt -delay_type min_max -max_path 50
| Design            : aes
| Device            : xcku035-fbva900
| Speed File        : -3  PRODUCTION 1.23 12-12-2016
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 128 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 128 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.041        0.000                      0                  640       -0.043       -5.491                    128                  640        1.061        0.000                       0                   438  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  w_clk_out_clk_wiz_gen   {0.000 1.818}        3.636           275.000         
  w_clkfbout_clk_wiz_gen  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  w_clk_out_clk_wiz_gen         0.041        0.000                      0                  640       -0.043       -5.491                    128                  640        1.061        0.000                       0                   434  
  w_clkfbout_clk_wiz_gen                                                                                                                                                    8.824        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            0.938         10.000      9.062                clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  w_clk_out_clk_wiz_gen

Setup :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
Hold  :          128  Failing Endpoints,  Worst Slack       -0.043ns,  Total Violation       -5.491ns
PW    :            0  Failing Endpoints,  Worst Slack        1.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 1.492ns (49.225%)  route 1.472ns (48.565%))
  Logic Levels:           7  (LUT4=4 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.055     1.103 r  m2/r_i1_reg_rep_bsel__0/DOUTBDOUT[3]
                         net (fo=5, unplaced)         0.360     1.463    m2/p_42_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.563 r  m2/g0_b0__26_i_8/O
                         net (fo=1, unplaced)         0.224     1.787    m2/g0_b0__26_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.821 r  m2/g0_b0__26_i_4/O
                         net (fo=32, unplaced)        0.260     2.081    m2/SBOX1[91]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.118 r  m2/g0_b3__26/O
                         net (fo=1, unplaced)         0.000     2.118    m2/g0_b3__26_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.179 r  m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_117/O
                         net (fo=1, unplaced)         0.025     2.204    m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_117_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.260 r  m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_85/O
                         net (fo=5, unplaced)         0.246     2.506    m2/p_19_in84_in[3]
                         LUT4 (Prop_LUT4_I0_O)        0.115     2.621 r  m2/r_i1_reg_rep_bsel__2_i_19/O
                         net (fo=1, unplaced)         0.224     2.845    m2/r_i1_reg_rep_bsel__2_i_19_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.034     2.879 r  m2/r_i1_reg_rep_bsel__2_i_5/O
                         net (fo=2, unplaced)         0.133     3.012    m3/Q[75]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__2/CLKARDCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.121    m3/r_i1_reg_rep_bsel__2
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__2/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__4/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 1.492ns (49.225%)  route 1.472ns (48.565%))
  Logic Levels:           7  (LUT4=4 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.055     1.103 r  m2/r_i1_reg_rep_bsel__2/DOUTBDOUT[3]
                         net (fo=5, unplaced)         0.360     1.463    m2/p_39_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.563 r  m2/g0_b0__22_i_8/O
                         net (fo=1, unplaced)         0.224     1.787    m2/g0_b0__22_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.821 r  m2/g0_b0__22_i_4/O
                         net (fo=32, unplaced)        0.260     2.081    m2/SBOX1[59]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.118 r  m2/g0_b3__22/O
                         net (fo=1, unplaced)         0.000     2.118    m2/g0_b3__22_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.179 r  m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_117/O
                         net (fo=1, unplaced)         0.025     2.204    m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_117_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.260 r  m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_85/O
                         net (fo=5, unplaced)         0.246     2.506    m2/p_10_in68_in[3]
                         LUT4 (Prop_LUT4_I0_O)        0.115     2.621 r  m2/r_i1_reg_rep_bsel__4_i_19/O
                         net (fo=1, unplaced)         0.224     2.845    m2/r_i1_reg_rep_bsel__4_i_19_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.034     2.879 r  m2/r_i1_reg_rep_bsel__4_i_5/O
                         net (fo=2, unplaced)         0.133     3.012    m3/Q[43]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__4/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__4/CLKARDCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.121    m3/r_i1_reg_rep_bsel__4
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__3/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 1.491ns (49.208%)  route 1.472ns (48.581%))
  Logic Levels:           7  (LUT4=4 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  m2/r_i1_reg_rep_bsel__3/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    m2/p_10_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  m2/g0_b0__28_i_8/O
                         net (fo=1, unplaced)         0.224     1.786    m2/g0_b0__28_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.820 r  m2/g0_b0__28_i_4/O
                         net (fo=32, unplaced)        0.260     2.080    m2/SBOX1[43]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.117 r  m2/g0_b3__28/O
                         net (fo=1, unplaced)         0.000     2.117    m2/g0_b3__28_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.178 r  m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_125/O
                         net (fo=1, unplaced)         0.025     2.203    m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_125_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.259 r  m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_94/O
                         net (fo=5, unplaced)         0.246     2.505    m2/p_27_in94_in[3]
                         LUT4 (Prop_LUT4_I0_O)        0.115     2.620 r  m2/r_i1_reg_rep_bsel_i_36/O
                         net (fo=1, unplaced)         0.224     2.844    m2/r_i1_reg_rep_bsel_i_36_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.034     2.878 r  m2/r_i1_reg_rep_bsel_i_5/O
                         net (fo=2, unplaced)         0.133     3.011    m3/Q[123]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel/CLKARDCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.121    m3/r_i1_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -3.078    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__5/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 1.491ns (49.208%)  route 1.472ns (48.581%))
  Logic Levels:           7  (LUT4=4 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  m2/r_i1_reg_rep_bsel__1/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    m2/p_19_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  m2/g0_b0__16_i_8/O
                         net (fo=1, unplaced)         0.224     1.786    m2/g0_b0__16_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.820 r  m2/g0_b0__16_i_4/O
                         net (fo=32, unplaced)        0.260     2.080    m2/SBOX1[75]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.117 r  m2/g0_b3__16/O
                         net (fo=1, unplaced)         0.000     2.117    m2/g0_b3__16_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.178 r  m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_125/O
                         net (fo=1, unplaced)         0.025     2.203    m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_125_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.259 r  m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_94/O
                         net (fo=5, unplaced)         0.246     2.505    m2/p_1_in47_in[3]
                         LUT4 (Prop_LUT4_I0_O)        0.115     2.620 r  m2/r_i1_reg_rep_bsel__5_i_36/O
                         net (fo=1, unplaced)         0.224     2.844    m2/r_i1_reg_rep_bsel__5_i_36_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.034     2.878 r  m2/r_i1_reg_rep_bsel__5_i_5/O
                         net (fo=2, unplaced)         0.133     3.011    m3/Q[27]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__5/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__5/CLKARDCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.121    m3/r_i1_reg_rep_bsel__5
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -3.078    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 1.477ns (48.778%)  route 1.484ns (49.009%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.055     1.103 r  m2/r_i1_reg_rep_bsel__0/DOUTBDOUT[3]
                         net (fo=5, unplaced)         0.360     1.463    m2/p_42_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.563 r  m2/g0_b0__26_i_8/O
                         net (fo=1, unplaced)         0.224     1.787    m2/g0_b0__26_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.821 r  m2/g0_b0__26_i_4/O
                         net (fo=32, unplaced)        0.260     2.081    m2/SBOX1[91]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.118 r  m2/g0_b7__26/O
                         net (fo=1, unplaced)         0.000     2.118    m2/g0_b7__26_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.179 r  m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_103/O
                         net (fo=1, unplaced)         0.025     2.204    m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_103_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.260 r  m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_43/O
                         net (fo=11, unplaced)        0.258     2.518    m2/p_19_in84_in[7]
                         LUT3 (Prop_LUT3_I0_O)        0.100     2.618 r  m2/r_i1_reg_rep_bsel__1_i_35/O
                         net (fo=1, unplaced)         0.224     2.842    m2/r_i1_reg_rep_bsel__1_i_35_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.876 r  m2/r_i1_reg_rep_bsel__1_i_5/O
                         net (fo=2, unplaced)         0.133     3.009    m3/Q[91]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__1/CLKARDCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.121    m3/r_i1_reg_rep_bsel__1
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__2/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 1.477ns (48.778%)  route 1.484ns (49.009%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.055     1.103 r  m2/r_i1_reg_rep_bsel__2/DOUTBDOUT[3]
                         net (fo=5, unplaced)         0.360     1.463    m2/p_39_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.563 r  m2/g0_b0__22_i_8/O
                         net (fo=1, unplaced)         0.224     1.787    m2/g0_b0__22_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.821 r  m2/g0_b0__22_i_4/O
                         net (fo=32, unplaced)        0.260     2.081    m2/SBOX1[59]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.118 r  m2/g0_b7__22/O
                         net (fo=1, unplaced)         0.000     2.118    m2/g0_b7__22_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.179 r  m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_103/O
                         net (fo=1, unplaced)         0.025     2.204    m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_103_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.260 r  m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_43/O
                         net (fo=11, unplaced)        0.258     2.518    m2/p_10_in68_in[7]
                         LUT3 (Prop_LUT3_I0_O)        0.100     2.618 r  m2/r_i1_reg_rep_bsel__3_i_35/O
                         net (fo=1, unplaced)         0.224     2.842    m2/r_i1_reg_rep_bsel__3_i_35_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.876 r  m2/r_i1_reg_rep_bsel__3_i_5/O
                         net (fo=2, unplaced)         0.133     3.009    m3/Q[59]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__3/CLKARDCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.121    m3/r_i1_reg_rep_bsel__3
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__3/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 1.476ns (48.761%)  route 1.484ns (49.025%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  m2/r_i1_reg_rep_bsel__3/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    m2/p_10_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  m2/g0_b0__28_i_8/O
                         net (fo=1, unplaced)         0.224     1.786    m2/g0_b0__28_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.820 r  m2/g0_b0__28_i_4/O
                         net (fo=32, unplaced)        0.260     2.080    m2/SBOX1[43]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.117 r  m2/g0_b7__28/O
                         net (fo=1, unplaced)         0.000     2.117    m2/g0_b7__28_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.178 r  m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_54/O
                         net (fo=1, unplaced)         0.025     2.203    m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_54_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.259 r  m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_17/O
                         net (fo=11, unplaced)        0.258     2.517    m2/p_27_in94_in[7]
                         LUT3 (Prop_LUT3_I0_O)        0.100     2.617 r  m2/r_i1_reg_rep_bsel__0_i_18/O
                         net (fo=1, unplaced)         0.224     2.841    m2/r_i1_reg_rep_bsel__0_i_18_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.875 r  m2/r_i1_reg_rep_bsel__0_i_5/O
                         net (fo=2, unplaced)         0.133     3.008    m3/Q[107]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__0/CLKARDCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.121    m3/r_i1_reg_rep_bsel__0
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -3.075    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__6/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 1.476ns (48.761%)  route 1.484ns (49.025%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  m2/r_i1_reg_rep_bsel__1/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    m2/p_19_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  m2/g0_b0__16_i_8/O
                         net (fo=1, unplaced)         0.224     1.786    m2/g0_b0__16_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.820 r  m2/g0_b0__16_i_4/O
                         net (fo=32, unplaced)        0.260     2.080    m2/SBOX1[75]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.117 r  m2/g0_b7__16/O
                         net (fo=1, unplaced)         0.000     2.117    m2/g0_b7__16_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.178 r  m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_54/O
                         net (fo=1, unplaced)         0.025     2.203    m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_54_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.259 r  m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_17/O
                         net (fo=11, unplaced)        0.258     2.517    m2/p_1_in47_in[7]
                         LUT3 (Prop_LUT3_I0_O)        0.100     2.617 r  m2/r_i1_reg_rep_bsel__6_i_18/O
                         net (fo=1, unplaced)         0.224     2.841    m2/r_i1_reg_rep_bsel__6_i_18_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.875 r  m2/r_i1_reg_rep_bsel__6_i_5/O
                         net (fo=2, unplaced)         0.133     3.008    m3/Q[11]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__6/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__6/CLKARDCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.121    m3/r_i1_reg_rep_bsel__6
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -3.075    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 1.492ns (48.966%)  route 1.546ns (50.738%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.055     1.103 r  m2/r_i1_reg_rep_bsel__0/DOUTBDOUT[3]
                         net (fo=5, unplaced)         0.360     1.463    m2/p_42_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.563 r  m2/g0_b0__26_i_8/O
                         net (fo=1, unplaced)         0.224     1.787    m2/g0_b0__26_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.821 r  m2/g0_b0__26_i_4/O
                         net (fo=32, unplaced)        0.260     2.081    m2/SBOX1[91]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.118 r  m2/g0_b7__26/O
                         net (fo=1, unplaced)         0.000     2.118    m2/g0_b7__26_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.179 r  m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_103/O
                         net (fo=1, unplaced)         0.025     2.204    m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_103_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.260 r  m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_43/O
                         net (fo=11, unplaced)        0.264     2.524    m2/p_19_in84_in[7]
                         LUT5 (Prop_LUT5_I1_O)        0.115     2.639 r  m2/r_i1_reg_rep_bsel__2_i_23/O
                         net (fo=1, unplaced)         0.224     2.863    m2/r_i1_reg_rep_bsel__2_i_23_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.034     2.897 r  m2/r_i1_reg_rep_bsel__2_i_13/O
                         net (fo=2, unplaced)         0.189     3.086    m3/Q[67]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__2/CLKBWRCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.163    m3/r_i1_reg_rep_bsel__2
  -------------------------------------------------------------------
                         required time                          3.163    
                         arrival time                          -3.095    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__2/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__4/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 1.492ns (48.966%)  route 1.546ns (50.738%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.055     1.103 r  m2/r_i1_reg_rep_bsel__2/DOUTBDOUT[3]
                         net (fo=5, unplaced)         0.360     1.463    m2/p_39_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.563 r  m2/g0_b0__22_i_8/O
                         net (fo=1, unplaced)         0.224     1.787    m2/g0_b0__22_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.821 r  m2/g0_b0__22_i_4/O
                         net (fo=32, unplaced)        0.260     2.081    m2/SBOX1[59]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.118 r  m2/g0_b7__22/O
                         net (fo=1, unplaced)         0.000     2.118    m2/g0_b7__22_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.179 r  m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_103/O
                         net (fo=1, unplaced)         0.025     2.204    m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_103_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.260 r  m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_43/O
                         net (fo=11, unplaced)        0.264     2.524    m2/p_10_in68_in[7]
                         LUT5 (Prop_LUT5_I1_O)        0.115     2.639 r  m2/r_i1_reg_rep_bsel__4_i_23/O
                         net (fo=1, unplaced)         0.224     2.863    m2/r_i1_reg_rep_bsel__4_i_23_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.034     2.897 r  m2/r_i1_reg_rep_bsel__4_i_13/O
                         net (fo=2, unplaced)         0.189     3.086    m3/Q[35]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__4/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__4/CLKBWRCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.163    m3/r_i1_reg_rep_bsel__4
  -------------------------------------------------------------------
                         required time                          3.163    
                         arrival time                          -3.095    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__3/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 1.491ns (48.949%)  route 1.546ns (50.755%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  m2/r_i1_reg_rep_bsel__3/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    m2/p_10_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  m2/g0_b0__28_i_8/O
                         net (fo=1, unplaced)         0.224     1.786    m2/g0_b0__28_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.820 r  m2/g0_b0__28_i_4/O
                         net (fo=32, unplaced)        0.260     2.080    m2/SBOX1[43]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.117 r  m2/g0_b7__28/O
                         net (fo=1, unplaced)         0.000     2.117    m2/g0_b7__28_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.178 r  m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_54/O
                         net (fo=1, unplaced)         0.025     2.203    m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_54_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.259 r  m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_17/O
                         net (fo=11, unplaced)        0.264     2.523    m2/p_27_in94_in[7]
                         LUT5 (Prop_LUT5_I1_O)        0.115     2.638 r  m2/r_i1_reg_rep_bsel_i_50/O
                         net (fo=1, unplaced)         0.224     2.862    m2/r_i1_reg_rep_bsel_i_50_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.034     2.896 r  m2/r_i1_reg_rep_bsel_i_13/O
                         net (fo=2, unplaced)         0.189     3.085    m3/Q[115]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel/CLKBWRCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.163    m3/r_i1_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          3.163    
                         arrival time                          -3.094    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__5/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 1.491ns (48.949%)  route 1.546ns (50.755%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  m2/r_i1_reg_rep_bsel__1/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    m2/p_19_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  m2/g0_b0__16_i_8/O
                         net (fo=1, unplaced)         0.224     1.786    m2/g0_b0__16_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.820 r  m2/g0_b0__16_i_4/O
                         net (fo=32, unplaced)        0.260     2.080    m2/SBOX1[75]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.117 r  m2/g0_b7__16/O
                         net (fo=1, unplaced)         0.000     2.117    m2/g0_b7__16_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.178 r  m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_54/O
                         net (fo=1, unplaced)         0.025     2.203    m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_54_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.259 r  m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_17/O
                         net (fo=11, unplaced)        0.264     2.523    m2/p_1_in47_in[7]
                         LUT5 (Prop_LUT5_I1_O)        0.115     2.638 r  m2/r_i1_reg_rep_bsel__5_i_50/O
                         net (fo=1, unplaced)         0.224     2.862    m2/r_i1_reg_rep_bsel__5_i_50_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.034     2.896 r  m2/r_i1_reg_rep_bsel__5_i_13/O
                         net (fo=2, unplaced)         0.189     3.085    m3/Q[19]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__5/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__5/CLKBWRCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.163    m3/r_i1_reg_rep_bsel__5
  -------------------------------------------------------------------
                         required time                          3.163    
                         arrival time                          -3.094    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 1.492ns (48.998%)  route 1.544ns (50.706%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.055     1.103 r  m2/r_i1_reg_rep_bsel__0/DOUTBDOUT[3]
                         net (fo=5, unplaced)         0.360     1.463    m2/p_42_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.563 r  m2/g0_b0__26_i_8/O
                         net (fo=1, unplaced)         0.224     1.787    m2/g0_b0__26_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.821 r  m2/g0_b0__26_i_4/O
                         net (fo=32, unplaced)        0.260     2.081    m2/SBOX1[91]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.118 r  m2/g0_b7__26/O
                         net (fo=1, unplaced)         0.000     2.118    m2/g0_b7__26_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.179 r  m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_103/O
                         net (fo=1, unplaced)         0.025     2.204    m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_103_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.260 r  m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_43/O
                         net (fo=11, unplaced)        0.264     2.524    m2/p_19_in84_in[7]
                         LUT5 (Prop_LUT5_I1_O)        0.115     2.639 r  m2/r_i1_reg_rep_bsel__2_i_24/O
                         net (fo=1, unplaced)         0.224     2.863    m2/r_i1_reg_rep_bsel__2_i_24_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.034     2.897 r  m2/r_i1_reg_rep_bsel__2_i_15/O
                         net (fo=2, unplaced)         0.187     3.084    m3/Q[65]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__2/CLKBWRCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.329     3.170    m3/r_i1_reg_rep_bsel__2
  -------------------------------------------------------------------
                         required time                          3.170    
                         arrival time                          -3.093    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__2/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__4/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 1.492ns (48.998%)  route 1.544ns (50.706%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.055     1.103 r  m2/r_i1_reg_rep_bsel__2/DOUTBDOUT[3]
                         net (fo=5, unplaced)         0.360     1.463    m2/p_39_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.563 r  m2/g0_b0__22_i_8/O
                         net (fo=1, unplaced)         0.224     1.787    m2/g0_b0__22_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.821 r  m2/g0_b0__22_i_4/O
                         net (fo=32, unplaced)        0.260     2.081    m2/SBOX1[59]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.118 r  m2/g0_b7__22/O
                         net (fo=1, unplaced)         0.000     2.118    m2/g0_b7__22_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.179 r  m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_103/O
                         net (fo=1, unplaced)         0.025     2.204    m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_103_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.260 r  m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_43/O
                         net (fo=11, unplaced)        0.264     2.524    m2/p_10_in68_in[7]
                         LUT5 (Prop_LUT5_I1_O)        0.115     2.639 r  m2/r_i1_reg_rep_bsel__4_i_24/O
                         net (fo=1, unplaced)         0.224     2.863    m2/r_i1_reg_rep_bsel__4_i_24_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.034     2.897 r  m2/r_i1_reg_rep_bsel__4_i_15/O
                         net (fo=2, unplaced)         0.187     3.084    m3/Q[33]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__4/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__4/CLKBWRCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.329     3.170    m3/r_i1_reg_rep_bsel__4
  -------------------------------------------------------------------
                         required time                          3.170    
                         arrival time                          -3.093    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__3/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 1.491ns (48.982%)  route 1.544ns (50.723%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  m2/r_i1_reg_rep_bsel__3/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    m2/p_10_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  m2/g0_b0__28_i_8/O
                         net (fo=1, unplaced)         0.224     1.786    m2/g0_b0__28_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.820 r  m2/g0_b0__28_i_4/O
                         net (fo=32, unplaced)        0.260     2.080    m2/SBOX1[43]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.117 r  m2/g0_b7__28/O
                         net (fo=1, unplaced)         0.000     2.117    m2/g0_b7__28_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.178 r  m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_54/O
                         net (fo=1, unplaced)         0.025     2.203    m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_54_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.259 r  m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_17/O
                         net (fo=11, unplaced)        0.264     2.523    m2/p_27_in94_in[7]
                         LUT5 (Prop_LUT5_I1_O)        0.115     2.638 r  m2/r_i1_reg_rep_bsel_i_52/O
                         net (fo=1, unplaced)         0.224     2.862    m2/r_i1_reg_rep_bsel_i_52_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.034     2.896 r  m2/r_i1_reg_rep_bsel_i_15/O
                         net (fo=2, unplaced)         0.187     3.083    m3/Q[113]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel/CLKBWRCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.329     3.170    m3/r_i1_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          3.170    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__5/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 1.491ns (48.982%)  route 1.544ns (50.723%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  m2/r_i1_reg_rep_bsel__1/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    m2/p_19_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  m2/g0_b0__16_i_8/O
                         net (fo=1, unplaced)         0.224     1.786    m2/g0_b0__16_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.820 r  m2/g0_b0__16_i_4/O
                         net (fo=32, unplaced)        0.260     2.080    m2/SBOX1[75]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.117 r  m2/g0_b7__16/O
                         net (fo=1, unplaced)         0.000     2.117    m2/g0_b7__16_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.178 r  m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_54/O
                         net (fo=1, unplaced)         0.025     2.203    m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_54_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.259 r  m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_17/O
                         net (fo=11, unplaced)        0.264     2.523    m2/p_1_in47_in[7]
                         LUT5 (Prop_LUT5_I1_O)        0.115     2.638 r  m2/r_i1_reg_rep_bsel__5_i_52/O
                         net (fo=1, unplaced)         0.224     2.862    m2/r_i1_reg_rep_bsel__5_i_52_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.034     2.896 r  m2/r_i1_reg_rep_bsel__5_i_15/O
                         net (fo=2, unplaced)         0.187     3.083    m3/Q[17]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__5/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__5/CLKBWRCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.329     3.170    m3/r_i1_reg_rep_bsel__5
  -------------------------------------------------------------------
                         required time                          3.170    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 1.492ns (49.241%)  route 1.471ns (48.548%))
  Logic Levels:           7  (LUT4=4 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.055     1.103 r  m2/r_i1_reg_rep_bsel__0/DOUTBDOUT[3]
                         net (fo=5, unplaced)         0.360     1.463    m2/p_42_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.563 r  m2/g0_b0__26_i_8/O
                         net (fo=1, unplaced)         0.224     1.787    m2/g0_b0__26_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.821 r  m2/g0_b0__26_i_4/O
                         net (fo=32, unplaced)        0.260     2.081    m2/SBOX1[91]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.118 r  m2/g0_b1__26/O
                         net (fo=1, unplaced)         0.000     2.118    m2/g0_b1__26_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.179 r  m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_91/O
                         net (fo=1, unplaced)         0.025     2.204    m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_91_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.260 r  m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_36/O
                         net (fo=5, unplaced)         0.246     2.506    m2/p_19_in84_in[1]
                         LUT4 (Prop_LUT4_I0_O)        0.115     2.621 r  m2/r_i1_reg_rep_bsel__2_i_21/O
                         net (fo=1, unplaced)         0.224     2.845    m2/r_i1_reg_rep_bsel__2_i_21_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.034     2.879 r  m2/r_i1_reg_rep_bsel__2_i_7/O
                         net (fo=2, unplaced)         0.132     3.011    m3/Q[73]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__2/CLKARDCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.307     3.192    m3/r_i1_reg_rep_bsel__2
  -------------------------------------------------------------------
                         required time                          3.192    
                         arrival time                          -3.078    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__2/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__4/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 1.492ns (49.241%)  route 1.471ns (48.548%))
  Logic Levels:           7  (LUT4=4 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.055     1.103 r  m2/r_i1_reg_rep_bsel__2/DOUTBDOUT[3]
                         net (fo=5, unplaced)         0.360     1.463    m2/p_39_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.563 r  m2/g0_b0__22_i_8/O
                         net (fo=1, unplaced)         0.224     1.787    m2/g0_b0__22_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.821 r  m2/g0_b0__22_i_4/O
                         net (fo=32, unplaced)        0.260     2.081    m2/SBOX1[59]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.118 r  m2/g0_b1__22/O
                         net (fo=1, unplaced)         0.000     2.118    m2/g0_b1__22_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.179 r  m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_91/O
                         net (fo=1, unplaced)         0.025     2.204    m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_91_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.260 r  m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_36/O
                         net (fo=5, unplaced)         0.246     2.506    m2/p_10_in68_in[1]
                         LUT4 (Prop_LUT4_I0_O)        0.115     2.621 r  m2/r_i1_reg_rep_bsel__4_i_21/O
                         net (fo=1, unplaced)         0.224     2.845    m2/r_i1_reg_rep_bsel__4_i_21_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.034     2.879 r  m2/r_i1_reg_rep_bsel__4_i_7/O
                         net (fo=2, unplaced)         0.132     3.011    m3/Q[41]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__4/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__4/CLKARDCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.307     3.192    m3/r_i1_reg_rep_bsel__4
  -------------------------------------------------------------------
                         required time                          3.192    
                         arrival time                          -3.078    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__3/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 1.491ns (49.224%)  route 1.471ns (48.564%))
  Logic Levels:           7  (LUT4=4 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  m2/r_i1_reg_rep_bsel__3/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    m2/p_10_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  m2/g0_b0__28_i_8/O
                         net (fo=1, unplaced)         0.224     1.786    m2/g0_b0__28_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.820 r  m2/g0_b0__28_i_4/O
                         net (fo=32, unplaced)        0.260     2.080    m2/SBOX1[43]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.117 r  m2/g0_b1__28/O
                         net (fo=1, unplaced)         0.000     2.117    m2/g0_b1__28_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.178 r  m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_117/O
                         net (fo=1, unplaced)         0.025     2.203    m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_117_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.259 r  m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_51/O
                         net (fo=5, unplaced)         0.246     2.505    m2/p_27_in94_in[1]
                         LUT4 (Prop_LUT4_I0_O)        0.115     2.620 r  m2/r_i1_reg_rep_bsel_i_44/O
                         net (fo=1, unplaced)         0.224     2.844    m2/r_i1_reg_rep_bsel_i_44_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.034     2.878 r  m2/r_i1_reg_rep_bsel_i_7/O
                         net (fo=2, unplaced)         0.132     3.010    m3/Q[121]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel/CLKARDCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.307     3.192    m3/r_i1_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          3.192    
                         arrival time                          -3.077    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__5/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 1.491ns (49.224%)  route 1.471ns (48.564%))
  Logic Levels:           7  (LUT4=4 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  m2/r_i1_reg_rep_bsel__1/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    m2/p_19_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  m2/g0_b0__16_i_8/O
                         net (fo=1, unplaced)         0.224     1.786    m2/g0_b0__16_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.820 r  m2/g0_b0__16_i_4/O
                         net (fo=32, unplaced)        0.260     2.080    m2/SBOX1[75]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.117 r  m2/g0_b1__16/O
                         net (fo=1, unplaced)         0.000     2.117    m2/g0_b1__16_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.178 r  m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_117/O
                         net (fo=1, unplaced)         0.025     2.203    m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_117_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.259 r  m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_51/O
                         net (fo=5, unplaced)         0.246     2.505    m2/p_1_in47_in[1]
                         LUT4 (Prop_LUT4_I0_O)        0.115     2.620 r  m2/r_i1_reg_rep_bsel__5_i_44/O
                         net (fo=1, unplaced)         0.224     2.844    m2/r_i1_reg_rep_bsel__5_i_44_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.034     2.878 r  m2/r_i1_reg_rep_bsel__5_i_7/O
                         net (fo=2, unplaced)         0.132     3.010    m3/Q[25]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__5/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__5/CLKARDCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.307     3.192    m3/r_i1_reg_rep_bsel__5
  -------------------------------------------------------------------
                         required time                          3.192    
                         arrival time                          -3.077    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 1.477ns (48.794%)  route 1.483ns (48.992%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.055     1.103 r  m2/r_i1_reg_rep_bsel__0/DOUTBDOUT[3]
                         net (fo=5, unplaced)         0.360     1.463    m2/p_42_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.563 r  m2/g0_b0__26_i_8/O
                         net (fo=1, unplaced)         0.224     1.787    m2/g0_b0__26_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.821 r  m2/g0_b0__26_i_4/O
                         net (fo=32, unplaced)        0.260     2.081    m2/SBOX1[91]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.118 r  m2/g0_b7__26/O
                         net (fo=1, unplaced)         0.000     2.118    m2/g0_b7__26_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.179 r  m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_103/O
                         net (fo=1, unplaced)         0.025     2.204    m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_103_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.260 r  m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_43/O
                         net (fo=11, unplaced)        0.258     2.518    m2/p_19_in84_in[7]
                         LUT3 (Prop_LUT3_I0_O)        0.100     2.618 r  m2/r_i1_reg_rep_bsel__1_i_42/O
                         net (fo=1, unplaced)         0.224     2.842    m2/r_i1_reg_rep_bsel__1_i_42_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.876 r  m2/r_i1_reg_rep_bsel__1_i_7/O
                         net (fo=2, unplaced)         0.132     3.008    m3/Q[89]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__1/CLKARDCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.307     3.192    m3/r_i1_reg_rep_bsel__1
  -------------------------------------------------------------------
                         required time                          3.192    
                         arrival time                          -3.075    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__2/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__3/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 1.477ns (48.794%)  route 1.483ns (48.992%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.055     1.103 r  m2/r_i1_reg_rep_bsel__2/DOUTBDOUT[3]
                         net (fo=5, unplaced)         0.360     1.463    m2/p_39_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.563 r  m2/g0_b0__22_i_8/O
                         net (fo=1, unplaced)         0.224     1.787    m2/g0_b0__22_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.821 r  m2/g0_b0__22_i_4/O
                         net (fo=32, unplaced)        0.260     2.081    m2/SBOX1[59]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.118 r  m2/g0_b7__22/O
                         net (fo=1, unplaced)         0.000     2.118    m2/g0_b7__22_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.179 r  m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_103/O
                         net (fo=1, unplaced)         0.025     2.204    m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_103_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.260 r  m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_43/O
                         net (fo=11, unplaced)        0.258     2.518    m2/p_10_in68_in[7]
                         LUT3 (Prop_LUT3_I0_O)        0.100     2.618 r  m2/r_i1_reg_rep_bsel__3_i_42/O
                         net (fo=1, unplaced)         0.224     2.842    m2/r_i1_reg_rep_bsel__3_i_42_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.876 r  m2/r_i1_reg_rep_bsel__3_i_7/O
                         net (fo=2, unplaced)         0.132     3.008    m3/Q[57]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__3/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__3/CLKARDCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.307     3.192    m3/r_i1_reg_rep_bsel__3
  -------------------------------------------------------------------
                         required time                          3.192    
                         arrival time                          -3.075    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__3/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 1.476ns (48.777%)  route 1.483ns (49.009%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  m2/r_i1_reg_rep_bsel__3/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    m2/p_10_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  m2/g0_b0__28_i_8/O
                         net (fo=1, unplaced)         0.224     1.786    m2/g0_b0__28_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.820 r  m2/g0_b0__28_i_4/O
                         net (fo=32, unplaced)        0.260     2.080    m2/SBOX1[43]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.117 r  m2/g0_b7__28/O
                         net (fo=1, unplaced)         0.000     2.117    m2/g0_b7__28_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.178 r  m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_54/O
                         net (fo=1, unplaced)         0.025     2.203    m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_54_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.259 r  m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_17/O
                         net (fo=11, unplaced)        0.258     2.517    m2/p_27_in94_in[7]
                         LUT3 (Prop_LUT3_I0_O)        0.100     2.617 r  m2/r_i1_reg_rep_bsel__0_i_19/O
                         net (fo=1, unplaced)         0.224     2.841    m2/r_i1_reg_rep_bsel__0_i_19_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.875 r  m2/r_i1_reg_rep_bsel__0_i_7/O
                         net (fo=2, unplaced)         0.132     3.007    m3/Q[105]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__0/CLKARDCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.307     3.192    m3/r_i1_reg_rep_bsel__0
  -------------------------------------------------------------------
                         required time                          3.192    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__6/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 1.476ns (48.777%)  route 1.483ns (49.009%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  m2/r_i1_reg_rep_bsel__1/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    m2/p_19_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  m2/g0_b0__16_i_8/O
                         net (fo=1, unplaced)         0.224     1.786    m2/g0_b0__16_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.820 r  m2/g0_b0__16_i_4/O
                         net (fo=32, unplaced)        0.260     2.080    m2/SBOX1[75]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.117 r  m2/g0_b7__16/O
                         net (fo=1, unplaced)         0.000     2.117    m2/g0_b7__16_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.178 r  m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_54/O
                         net (fo=1, unplaced)         0.025     2.203    m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_54_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.259 r  m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_17/O
                         net (fo=11, unplaced)        0.258     2.517    m2/p_1_in47_in[7]
                         LUT3 (Prop_LUT3_I0_O)        0.100     2.617 r  m2/r_i1_reg_rep_bsel__6_i_19/O
                         net (fo=1, unplaced)         0.224     2.841    m2/r_i1_reg_rep_bsel__6_i_19_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.875 r  m2/r_i1_reg_rep_bsel__6_i_7/O
                         net (fo=2, unplaced)         0.132     3.007    m3/Q[9]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__6/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__6/CLKARDCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.307     3.192    m3/r_i1_reg_rep_bsel__6
  -------------------------------------------------------------------
                         required time                          3.192    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 1.492ns (50.000%)  route 1.556ns (52.145%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.055     1.103 r  m2/r_i1_reg_rep_bsel__0/DOUTBDOUT[3]
                         net (fo=5, unplaced)         0.360     1.463    m2/p_42_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.563 r  m2/g0_b0__26_i_8/O
                         net (fo=1, unplaced)         0.224     1.787    m2/g0_b0__26_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.821 r  m2/g0_b0__26_i_4/O
                         net (fo=32, unplaced)        0.260     2.081    m2/SBOX1[91]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.118 r  m2/g0_b7__26/O
                         net (fo=1, unplaced)         0.000     2.118    m2/g0_b7__26_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.179 r  m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_103/O
                         net (fo=1, unplaced)         0.025     2.204    m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_103_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.260 r  m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_43/O
                         net (fo=11, unplaced)        0.264     2.524    m2/p_19_in84_in[7]
                         LUT5 (Prop_LUT5_I1_O)        0.115     2.639 r  m2/r_i1_reg_rep_bsel__2_i_22/O
                         net (fo=1, unplaced)         0.224     2.863    m2/r_i1_reg_rep_bsel__2_i_22_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.034     2.897 r  m2/r_i1_reg_rep_bsel__2_i_12/O
                         net (fo=2, unplaced)         0.199     3.096    m3/Q[68]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__2/CLKBWRCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.342     3.157    m3/r_i1_reg_rep_bsel__2
  -------------------------------------------------------------------
                         required time                          3.157    
                         arrival time                          -3.032    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__2/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__4/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 1.492ns (50.000%)  route 1.556ns (52.145%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.055     1.103 r  m2/r_i1_reg_rep_bsel__2/DOUTBDOUT[3]
                         net (fo=5, unplaced)         0.360     1.463    m2/p_39_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.563 r  m2/g0_b0__22_i_8/O
                         net (fo=1, unplaced)         0.224     1.787    m2/g0_b0__22_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.821 r  m2/g0_b0__22_i_4/O
                         net (fo=32, unplaced)        0.260     2.081    m2/SBOX1[59]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.118 r  m2/g0_b7__22/O
                         net (fo=1, unplaced)         0.000     2.118    m2/g0_b7__22_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.179 r  m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_103/O
                         net (fo=1, unplaced)         0.025     2.204    m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_103_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.260 r  m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_43/O
                         net (fo=11, unplaced)        0.264     2.524    m2/p_10_in68_in[7]
                         LUT5 (Prop_LUT5_I1_O)        0.115     2.639 r  m2/r_i1_reg_rep_bsel__4_i_22/O
                         net (fo=1, unplaced)         0.224     2.863    m2/r_i1_reg_rep_bsel__4_i_22_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.034     2.897 r  m2/r_i1_reg_rep_bsel__4_i_12/O
                         net (fo=2, unplaced)         0.199     3.096    m3/Q[36]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__4/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__4/CLKBWRCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.342     3.157    m3/r_i1_reg_rep_bsel__4
  -------------------------------------------------------------------
                         required time                          3.157    
                         arrival time                          -3.032    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__3/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 1.491ns (49.983%)  route 1.556ns (52.162%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  m2/r_i1_reg_rep_bsel__3/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    m2/p_10_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  m2/g0_b0__28_i_8/O
                         net (fo=1, unplaced)         0.224     1.786    m2/g0_b0__28_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.820 r  m2/g0_b0__28_i_4/O
                         net (fo=32, unplaced)        0.260     2.080    m2/SBOX1[43]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.117 r  m2/g0_b7__28/O
                         net (fo=1, unplaced)         0.000     2.117    m2/g0_b7__28_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.178 r  m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_54/O
                         net (fo=1, unplaced)         0.025     2.203    m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_54_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.259 r  m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_17/O
                         net (fo=11, unplaced)        0.264     2.523    m2/p_27_in94_in[7]
                         LUT5 (Prop_LUT5_I1_O)        0.115     2.638 r  m2/r_i1_reg_rep_bsel_i_49/O
                         net (fo=1, unplaced)         0.224     2.862    m2/r_i1_reg_rep_bsel_i_49_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.034     2.896 r  m2/r_i1_reg_rep_bsel_i_12/O
                         net (fo=2, unplaced)         0.199     3.095    m3/Q[116]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel/CLKBWRCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.342     3.157    m3/r_i1_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          3.157    
                         arrival time                          -3.031    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__5/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 1.491ns (49.983%)  route 1.556ns (52.162%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  m2/r_i1_reg_rep_bsel__1/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    m2/p_19_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  m2/g0_b0__16_i_8/O
                         net (fo=1, unplaced)         0.224     1.786    m2/g0_b0__16_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.820 r  m2/g0_b0__16_i_4/O
                         net (fo=32, unplaced)        0.260     2.080    m2/SBOX1[75]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.117 r  m2/g0_b7__16/O
                         net (fo=1, unplaced)         0.000     2.117    m2/g0_b7__16_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.178 r  m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_54/O
                         net (fo=1, unplaced)         0.025     2.203    m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_54_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.259 r  m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_17/O
                         net (fo=11, unplaced)        0.264     2.523    m2/p_1_in47_in[7]
                         LUT5 (Prop_LUT5_I1_O)        0.115     2.638 r  m2/r_i1_reg_rep_bsel__5_i_49/O
                         net (fo=1, unplaced)         0.224     2.862    m2/r_i1_reg_rep_bsel__5_i_49_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.034     2.896 r  m2/r_i1_reg_rep_bsel__5_i_12/O
                         net (fo=2, unplaced)         0.199     3.095    m3/Q[20]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__5/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__5/CLKBWRCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.342     3.157    m3/r_i1_reg_rep_bsel__5
  -------------------------------------------------------------------
                         required time                          3.157    
                         arrival time                          -3.031    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 1.496ns (53.352%)  route 1.286ns (45.863%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.055     1.103 r  m2/r_i1_reg_rep_bsel__0/DOUTBDOUT[3]
                         net (fo=5, unplaced)         0.360     1.463    m2/p_42_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.563 r  m2/g0_b0__26_i_8/O
                         net (fo=1, unplaced)         0.224     1.787    m2/g0_b0__26_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.821 r  m2/g0_b0__26_i_4/O
                         net (fo=32, unplaced)        0.260     2.081    m2/SBOX1[91]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.118 r  m2/g0_b0__26/O
                         net (fo=1, unplaced)         0.000     2.118    m2/g0_b0__26_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.179 r  m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_111/O
                         net (fo=1, unplaced)         0.025     2.204    m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_111_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.260 r  m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_50/O
                         net (fo=5, unplaced)         0.226     2.486    m2/p_19_in84_in[0]
                         LUT5 (Prop_LUT5_I0_O)        0.153     2.639 r  m2/r_i1_reg_rep_bsel__1_i_16/O
                         net (fo=2, unplaced)         0.191     2.830    m3/Q[80]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__1/CLKBWRCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.492     3.007    m3/r_i1_reg_rep_bsel__1
  -------------------------------------------------------------------
                         required time                          3.007    
                         arrival time                          -2.852    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__2/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__3/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 1.496ns (53.352%)  route 1.286ns (45.863%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.055     1.103 r  m2/r_i1_reg_rep_bsel__2/DOUTBDOUT[3]
                         net (fo=5, unplaced)         0.360     1.463    m2/p_39_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.563 r  m2/g0_b0__22_i_8/O
                         net (fo=1, unplaced)         0.224     1.787    m2/g0_b0__22_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.821 r  m2/g0_b0__22_i_4/O
                         net (fo=32, unplaced)        0.260     2.081    m2/SBOX1[59]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.118 r  m2/g0_b0__22/O
                         net (fo=1, unplaced)         0.000     2.118    m2/g0_b0__22_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.179 r  m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_111/O
                         net (fo=1, unplaced)         0.025     2.204    m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_111_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.260 r  m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_50/O
                         net (fo=5, unplaced)         0.226     2.486    m2/p_10_in68_in[0]
                         LUT5 (Prop_LUT5_I0_O)        0.153     2.639 r  m2/r_i1_reg_rep_bsel__3_i_16/O
                         net (fo=2, unplaced)         0.191     2.830    m3/Q[48]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__3/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__3/CLKBWRCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.492     3.007    m3/r_i1_reg_rep_bsel__3
  -------------------------------------------------------------------
                         required time                          3.007    
                         arrival time                          -2.852    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__2/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 1.458ns (51.997%)  route 1.324ns (47.218%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.055     1.103 r  m2/r_i1_reg_rep_bsel__0/DOUTBDOUT[3]
                         net (fo=5, unplaced)         0.360     1.463    m2/p_42_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.563 r  m2/g0_b0__26_i_8/O
                         net (fo=1, unplaced)         0.224     1.787    m2/g0_b0__26_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.821 r  m2/g0_b0__26_i_4/O
                         net (fo=32, unplaced)        0.260     2.081    m2/SBOX1[91]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.118 r  m2/g0_b7__26/O
                         net (fo=1, unplaced)         0.000     2.118    m2/g0_b7__26_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.179 r  m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_103/O
                         net (fo=1, unplaced)         0.025     2.204    m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_103_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.260 r  m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_43/O
                         net (fo=11, unplaced)        0.264     2.524    m2/p_19_in84_in[7]
                         LUT5 (Prop_LUT5_I1_O)        0.115     2.639 r  m2/r_i1_reg_rep_bsel__2_i_16/O
                         net (fo=2, unplaced)         0.191     2.830    m3/Q[64]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__2/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__2/CLKBWRCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.492     3.007    m3/r_i1_reg_rep_bsel__2
  -------------------------------------------------------------------
                         required time                          3.007    
                         arrival time                          -2.852    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__2/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__4/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 1.458ns (51.997%)  route 1.324ns (47.218%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.055     1.103 r  m2/r_i1_reg_rep_bsel__2/DOUTBDOUT[3]
                         net (fo=5, unplaced)         0.360     1.463    m2/p_39_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.563 r  m2/g0_b0__22_i_8/O
                         net (fo=1, unplaced)         0.224     1.787    m2/g0_b0__22_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.821 r  m2/g0_b0__22_i_4/O
                         net (fo=32, unplaced)        0.260     2.081    m2/SBOX1[59]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.118 r  m2/g0_b7__22/O
                         net (fo=1, unplaced)         0.000     2.118    m2/g0_b7__22_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.179 r  m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_103/O
                         net (fo=1, unplaced)         0.025     2.204    m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_103_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.260 r  m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_43/O
                         net (fo=11, unplaced)        0.264     2.524    m2/p_10_in68_in[7]
                         LUT5 (Prop_LUT5_I1_O)        0.115     2.639 r  m2/r_i1_reg_rep_bsel__4_i_16/O
                         net (fo=2, unplaced)         0.191     2.830    m3/Q[32]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__4/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__4/CLKBWRCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.492     3.007    m3/r_i1_reg_rep_bsel__4
  -------------------------------------------------------------------
                         required time                          3.007    
                         arrival time                          -2.852    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__3/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 1.457ns (51.980%)  route 1.324ns (47.235%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  m2/r_i1_reg_rep_bsel__3/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    m2/p_10_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  m2/g0_b0__28_i_8/O
                         net (fo=1, unplaced)         0.224     1.786    m2/g0_b0__28_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.820 r  m2/g0_b0__28_i_4/O
                         net (fo=32, unplaced)        0.260     2.080    m2/SBOX1[43]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.117 r  m2/g0_b7__28/O
                         net (fo=1, unplaced)         0.000     2.117    m2/g0_b7__28_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.178 r  m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_54/O
                         net (fo=1, unplaced)         0.025     2.203    m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_54_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.259 r  m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_17/O
                         net (fo=11, unplaced)        0.264     2.523    m2/p_27_in94_in[7]
                         LUT5 (Prop_LUT5_I1_O)        0.115     2.638 r  m2/r_i1_reg_rep_bsel_i_16/O
                         net (fo=2, unplaced)         0.191     2.829    m3/Q[112]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel/CLKBWRCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.492     3.007    m3/r_i1_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          3.007    
                         arrival time                          -2.851    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__3/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 1.495ns (53.336%)  route 1.286ns (45.879%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  m2/r_i1_reg_rep_bsel__3/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    m2/p_10_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  m2/g0_b0__28_i_8/O
                         net (fo=1, unplaced)         0.224     1.786    m2/g0_b0__28_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.820 r  m2/g0_b0__28_i_4/O
                         net (fo=32, unplaced)        0.260     2.080    m2/SBOX1[43]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.117 r  m2/g0_b0__28/O
                         net (fo=1, unplaced)         0.000     2.117    m2/g0_b0__28_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.178 r  m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_109/O
                         net (fo=1, unplaced)         0.025     2.203    m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_109_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.259 r  m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_45/O
                         net (fo=5, unplaced)         0.226     2.485    m2/p_27_in94_in[0]
                         LUT5 (Prop_LUT5_I0_O)        0.153     2.638 r  m2/r_i1_reg_rep_bsel__0_i_16/O
                         net (fo=2, unplaced)         0.191     2.829    m3/Q[96]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__0/CLKBWRCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.492     3.007    m3/r_i1_reg_rep_bsel__0
  -------------------------------------------------------------------
                         required time                          3.007    
                         arrival time                          -2.851    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__5/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 1.457ns (51.980%)  route 1.324ns (47.235%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  m2/r_i1_reg_rep_bsel__1/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    m2/p_19_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  m2/g0_b0__16_i_8/O
                         net (fo=1, unplaced)         0.224     1.786    m2/g0_b0__16_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.820 r  m2/g0_b0__16_i_4/O
                         net (fo=32, unplaced)        0.260     2.080    m2/SBOX1[75]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.117 r  m2/g0_b7__16/O
                         net (fo=1, unplaced)         0.000     2.117    m2/g0_b7__16_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.178 r  m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_54/O
                         net (fo=1, unplaced)         0.025     2.203    m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_54_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.259 r  m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_17/O
                         net (fo=11, unplaced)        0.264     2.523    m2/p_1_in47_in[7]
                         LUT5 (Prop_LUT5_I1_O)        0.115     2.638 r  m2/r_i1_reg_rep_bsel__5_i_16/O
                         net (fo=2, unplaced)         0.191     2.829    m3/Q[16]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__5/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__5/CLKBWRCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.492     3.007    m3/r_i1_reg_rep_bsel__5
  -------------------------------------------------------------------
                         required time                          3.007    
                         arrival time                          -2.851    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__6/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 1.495ns (53.336%)  route 1.286ns (45.879%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  m2/r_i1_reg_rep_bsel__1/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    m2/p_19_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  m2/g0_b0__16_i_8/O
                         net (fo=1, unplaced)         0.224     1.786    m2/g0_b0__16_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.820 r  m2/g0_b0__16_i_4/O
                         net (fo=32, unplaced)        0.260     2.080    m2/SBOX1[75]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.117 r  m2/g0_b0__16/O
                         net (fo=1, unplaced)         0.000     2.117    m2/g0_b0__16_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.178 r  m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_109/O
                         net (fo=1, unplaced)         0.025     2.203    m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_109_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.259 r  m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_45/O
                         net (fo=5, unplaced)         0.226     2.485    m2/p_1_in47_in[0]
                         LUT5 (Prop_LUT5_I0_O)        0.153     2.638 r  m2/r_i1_reg_rep_bsel__6_i_16/O
                         net (fo=2, unplaced)         0.191     2.829    m3/Q[0]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__6/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__6/CLKBWRCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.492     3.007    m3/r_i1_reg_rep_bsel__6
  -------------------------------------------------------------------
                         required time                          3.007    
                         arrival time                          -2.851    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 1.492ns (50.286%)  route 1.529ns (51.534%))
  Logic Levels:           7  (LUT4=4 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.055     1.103 r  m2/r_i1_reg_rep_bsel__0/DOUTBDOUT[3]
                         net (fo=5, unplaced)         0.360     1.463    m2/p_42_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.563 r  m2/g0_b0__26_i_8/O
                         net (fo=1, unplaced)         0.224     1.787    m2/g0_b0__26_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.821 r  m2/g0_b0__26_i_4/O
                         net (fo=32, unplaced)        0.260     2.081    m2/SBOX1[91]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.118 r  m2/g0_b4__26/O
                         net (fo=1, unplaced)         0.000     2.118    m2/g0_b4__26_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.179 r  m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_73/O
                         net (fo=1, unplaced)         0.025     2.204    m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_73_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.260 r  m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_26/O
                         net (fo=5, unplaced)         0.246     2.506    m2/p_19_in84_in[4]
                         LUT4 (Prop_LUT4_I0_O)        0.115     2.621 r  m2/r_i1_reg_rep_bsel__2_i_18/O
                         net (fo=1, unplaced)         0.224     2.845    m2/r_i1_reg_rep_bsel__2_i_18_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.034     2.879 r  m2/r_i1_reg_rep_bsel__2_i_4/O
                         net (fo=2, unplaced)         0.190     3.069    m3/Q[76]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__2/CLKARDCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.324     3.175    m3/r_i1_reg_rep_bsel__2
  -------------------------------------------------------------------
                         required time                          3.175    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__2/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__4/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 1.492ns (50.286%)  route 1.529ns (51.534%))
  Logic Levels:           7  (LUT4=4 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.055     1.103 r  m2/r_i1_reg_rep_bsel__2/DOUTBDOUT[3]
                         net (fo=5, unplaced)         0.360     1.463    m2/p_39_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.563 r  m2/g0_b0__22_i_8/O
                         net (fo=1, unplaced)         0.224     1.787    m2/g0_b0__22_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.821 r  m2/g0_b0__22_i_4/O
                         net (fo=32, unplaced)        0.260     2.081    m2/SBOX1[59]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.118 r  m2/g0_b4__22/O
                         net (fo=1, unplaced)         0.000     2.118    m2/g0_b4__22_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.179 r  m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_73/O
                         net (fo=1, unplaced)         0.025     2.204    m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_73_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.260 r  m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_26/O
                         net (fo=5, unplaced)         0.246     2.506    m2/p_10_in68_in[4]
                         LUT4 (Prop_LUT4_I0_O)        0.115     2.621 r  m2/r_i1_reg_rep_bsel__4_i_18/O
                         net (fo=1, unplaced)         0.224     2.845    m2/r_i1_reg_rep_bsel__4_i_18_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.034     2.879 r  m2/r_i1_reg_rep_bsel__4_i_4/O
                         net (fo=2, unplaced)         0.190     3.069    m3/Q[44]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__4/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__4/CLKARDCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.324     3.175    m3/r_i1_reg_rep_bsel__4
  -------------------------------------------------------------------
                         required time                          3.175    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__3/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 1.491ns (50.270%)  route 1.529ns (51.551%))
  Logic Levels:           7  (LUT4=4 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  m2/r_i1_reg_rep_bsel__3/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    m2/p_10_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  m2/g0_b0__28_i_8/O
                         net (fo=1, unplaced)         0.224     1.786    m2/g0_b0__28_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.820 r  m2/g0_b0__28_i_4/O
                         net (fo=32, unplaced)        0.260     2.080    m2/SBOX1[43]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.117 r  m2/g0_b4__28/O
                         net (fo=1, unplaced)         0.000     2.117    m2/g0_b4__28_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.178 r  m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_115/O
                         net (fo=1, unplaced)         0.025     2.203    m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_115_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.259 r  m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_48/O
                         net (fo=5, unplaced)         0.246     2.505    m2/p_27_in94_in[4]
                         LUT4 (Prop_LUT4_I0_O)        0.115     2.620 r  m2/r_i1_reg_rep_bsel_i_33/O
                         net (fo=1, unplaced)         0.224     2.844    m2/r_i1_reg_rep_bsel_i_33_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.034     2.878 r  m2/r_i1_reg_rep_bsel_i_4/O
                         net (fo=2, unplaced)         0.190     3.068    m3/Q[124]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel/CLKARDCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.324     3.175    m3/r_i1_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          3.175    
                         arrival time                          -3.014    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__5/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 1.491ns (50.270%)  route 1.529ns (51.551%))
  Logic Levels:           7  (LUT4=4 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  m2/r_i1_reg_rep_bsel__1/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    m2/p_19_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  m2/g0_b0__16_i_8/O
                         net (fo=1, unplaced)         0.224     1.786    m2/g0_b0__16_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.820 r  m2/g0_b0__16_i_4/O
                         net (fo=32, unplaced)        0.260     2.080    m2/SBOX1[75]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.117 r  m2/g0_b4__16/O
                         net (fo=1, unplaced)         0.000     2.117    m2/g0_b4__16_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.178 r  m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_115/O
                         net (fo=1, unplaced)         0.025     2.203    m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_115_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.259 r  m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_48/O
                         net (fo=5, unplaced)         0.246     2.505    m2/p_1_in47_in[4]
                         LUT4 (Prop_LUT4_I0_O)        0.115     2.620 r  m2/r_i1_reg_rep_bsel__5_i_33/O
                         net (fo=1, unplaced)         0.224     2.844    m2/r_i1_reg_rep_bsel__5_i_33_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.034     2.878 r  m2/r_i1_reg_rep_bsel__5_i_4/O
                         net (fo=2, unplaced)         0.190     3.068    m3/Q[28]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__5/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__5/CLKARDCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.324     3.175    m3/r_i1_reg_rep_bsel__5
  -------------------------------------------------------------------
                         required time                          3.175    
                         arrival time                          -3.014    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 1.477ns (49.831%)  route 1.541ns (51.991%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.055     1.103 r  m2/r_i1_reg_rep_bsel__0/DOUTBDOUT[3]
                         net (fo=5, unplaced)         0.360     1.463    m2/p_42_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.563 r  m2/g0_b0__26_i_8/O
                         net (fo=1, unplaced)         0.224     1.787    m2/g0_b0__26_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.821 r  m2/g0_b0__26_i_4/O
                         net (fo=32, unplaced)        0.260     2.081    m2/SBOX1[91]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.118 r  m2/g0_b7__26/O
                         net (fo=1, unplaced)         0.000     2.118    m2/g0_b7__26_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.179 r  m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_103/O
                         net (fo=1, unplaced)         0.025     2.204    m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_103_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.260 r  m2/SBOX_inferred__10/r_i1_reg_rep_bsel__1_i_43/O
                         net (fo=11, unplaced)        0.258     2.518    m2/p_19_in84_in[7]
                         LUT3 (Prop_LUT3_I0_O)        0.100     2.618 r  m2/r_i1_reg_rep_bsel__1_i_32/O
                         net (fo=1, unplaced)         0.224     2.842    m2/r_i1_reg_rep_bsel__1_i_32_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.876 r  m2/r_i1_reg_rep_bsel__1_i_4/O
                         net (fo=2, unplaced)         0.190     3.066    m3/Q[92]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__1/CLKARDCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.324     3.175    m3/r_i1_reg_rep_bsel__1
  -------------------------------------------------------------------
                         required time                          3.175    
                         arrival time                          -3.012    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__2/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 1.477ns (49.831%)  route 1.541ns (51.991%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.055     1.103 r  m2/r_i1_reg_rep_bsel__2/DOUTBDOUT[3]
                         net (fo=5, unplaced)         0.360     1.463    m2/p_39_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.563 r  m2/g0_b0__22_i_8/O
                         net (fo=1, unplaced)         0.224     1.787    m2/g0_b0__22_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.821 r  m2/g0_b0__22_i_4/O
                         net (fo=32, unplaced)        0.260     2.081    m2/SBOX1[59]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.118 r  m2/g0_b7__22/O
                         net (fo=1, unplaced)         0.000     2.118    m2/g0_b7__22_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.179 r  m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_103/O
                         net (fo=1, unplaced)         0.025     2.204    m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_103_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.260 r  m2/SBOX_inferred__6/r_i1_reg_rep_bsel__3_i_43/O
                         net (fo=11, unplaced)        0.258     2.518    m2/p_10_in68_in[7]
                         LUT3 (Prop_LUT3_I0_O)        0.100     2.618 r  m2/r_i1_reg_rep_bsel__3_i_32/O
                         net (fo=1, unplaced)         0.224     2.842    m2/r_i1_reg_rep_bsel__3_i_32_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.876 r  m2/r_i1_reg_rep_bsel__3_i_4/O
                         net (fo=2, unplaced)         0.190     3.066    m3/Q[60]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__3/CLKARDCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.324     3.175    m3/r_i1_reg_rep_bsel__3
  -------------------------------------------------------------------
                         required time                          3.175    
                         arrival time                          -3.012    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__3/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 1.476ns (49.814%)  route 1.541ns (52.008%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  m2/r_i1_reg_rep_bsel__3/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    m2/p_10_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  m2/g0_b0__28_i_8/O
                         net (fo=1, unplaced)         0.224     1.786    m2/g0_b0__28_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.820 r  m2/g0_b0__28_i_4/O
                         net (fo=32, unplaced)        0.260     2.080    m2/SBOX1[43]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.117 r  m2/g0_b7__28/O
                         net (fo=1, unplaced)         0.000     2.117    m2/g0_b7__28_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.178 r  m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_54/O
                         net (fo=1, unplaced)         0.025     2.203    m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_54_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.259 r  m2/SBOX_inferred__12/r_i1_reg_rep_bsel_i_17/O
                         net (fo=11, unplaced)        0.258     2.517    m2/p_27_in94_in[7]
                         LUT3 (Prop_LUT3_I0_O)        0.100     2.617 r  m2/r_i1_reg_rep_bsel__0_i_17/O
                         net (fo=1, unplaced)         0.224     2.841    m2/r_i1_reg_rep_bsel__0_i_17_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.875 r  m2/r_i1_reg_rep_bsel__0_i_4/O
                         net (fo=2, unplaced)         0.190     3.065    m3/Q[108]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__0/CLKARDCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.324     3.175    m3/r_i1_reg_rep_bsel__0
  -------------------------------------------------------------------
                         required time                          3.175    
                         arrival time                          -3.011    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__6/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 1.476ns (49.814%)  route 1.541ns (52.008%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  m2/r_i1_reg_rep_bsel__1/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    m2/p_19_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  m2/g0_b0__16_i_8/O
                         net (fo=1, unplaced)         0.224     1.786    m2/g0_b0__16_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.820 r  m2/g0_b0__16_i_4/O
                         net (fo=32, unplaced)        0.260     2.080    m2/SBOX1[75]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.117 r  m2/g0_b7__16/O
                         net (fo=1, unplaced)         0.000     2.117    m2/g0_b7__16_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.178 r  m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_54/O
                         net (fo=1, unplaced)         0.025     2.203    m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_54_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.259 r  m2/SBOX_inferred__0/r_i1_reg_rep_bsel__5_i_17/O
                         net (fo=11, unplaced)        0.258     2.517    m2/p_1_in47_in[7]
                         LUT3 (Prop_LUT3_I0_O)        0.100     2.617 r  m2/r_i1_reg_rep_bsel__6_i_17/O
                         net (fo=1, unplaced)         0.224     2.841    m2/r_i1_reg_rep_bsel__6_i_17_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     2.875 r  m2/r_i1_reg_rep_bsel__6_i_4/O
                         net (fo=2, unplaced)         0.190     3.065    m3/Q[12]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__6/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__6/CLKARDCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.324     3.175    m3/r_i1_reg_rep_bsel__6
  -------------------------------------------------------------------
                         required time                          3.175    
                         arrival time                          -3.011    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 1.410ns (48.370%)  route 1.496ns (51.321%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  m2/r_i1_reg_rep_bsel__1/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    m2/p_19_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  m2/g0_b0__29_i_8/O
                         net (fo=1, unplaced)         0.224     1.786    m2/g0_b0__29_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.820 r  m2/g0_b0__29_i_4/O
                         net (fo=32, unplaced)        0.260     2.080    m2/SBOX1[83]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.117 r  m2/g0_b3__29/O
                         net (fo=1, unplaced)         0.000     2.117    m2/g0_b3__29_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.178 r  m2/SBOX_inferred__13/r_i1_reg_rep_bsel_i_123/O
                         net (fo=1, unplaced)         0.025     2.203    m2/SBOX_inferred__13/r_i1_reg_rep_bsel_i_123_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.259 r  m2/SBOX_inferred__13/r_i1_reg_rep_bsel_i_89/O
                         net (fo=5, unplaced)         0.214     2.473    m2/p_25_in93_in[3]
                         LUT2 (Prop_LUT2_I1_O)        0.034     2.507 r  m2/r_i1_reg_rep_bsel__0_i_21/O
                         net (fo=1, unplaced)         0.224     2.731    m2/r_i1_reg_rep_bsel__0_i_21_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.765 r  m2/r_i1_reg_rep_bsel__0_i_13/O
                         net (fo=2, unplaced)         0.189     2.954    m3/Q[99]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__0/CLKBWRCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.163    m3/r_i1_reg_rep_bsel__0
  -------------------------------------------------------------------
                         required time                          3.163    
                         arrival time                          -2.963    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__4/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 1.410ns (48.370%)  route 1.496ns (51.321%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  m2/r_i1_reg_rep_bsel__4/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    m2/p_27_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  m2/g0_b0__23_i_8/O
                         net (fo=1, unplaced)         0.224     1.786    m2/g0_b0__23_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.820 r  m2/g0_b0__23_i_4/O
                         net (fo=32, unplaced)        0.260     2.080    m2/SBOX1[99]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.117 r  m2/g0_b3__23/O
                         net (fo=1, unplaced)         0.000     2.117    m2/g0_b3__23_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.178 r  m2/SBOX_inferred__7/r_i1_reg_rep_bsel__1_i_119/O
                         net (fo=1, unplaced)         0.025     2.203    m2/SBOX_inferred__7/r_i1_reg_rep_bsel__1_i_119_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.259 r  m2/SBOX_inferred__7/r_i1_reg_rep_bsel__1_i_90/O
                         net (fo=5, unplaced)         0.214     2.473    m2/p_42_in88_in[3]
                         LUT2 (Prop_LUT2_I1_O)        0.034     2.507 r  m2/r_i1_reg_rep_bsel__1_i_47/O
                         net (fo=1, unplaced)         0.224     2.731    m2/r_i1_reg_rep_bsel__1_i_47_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.765 r  m2/r_i1_reg_rep_bsel__1_i_13/O
                         net (fo=2, unplaced)         0.189     2.954    m3/Q[83]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__1/CLKBWRCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.163    m3/r_i1_reg_rep_bsel__1
  -------------------------------------------------------------------
                         required time                          3.163    
                         arrival time                          -2.963    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__3/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 1.410ns (48.370%)  route 1.496ns (51.321%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  m2/r_i1_reg_rep_bsel__6/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    m2/p_18_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  m2/g0_b0__19_i_8/O
                         net (fo=1, unplaced)         0.224     1.786    m2/g0_b0__19_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.820 r  m2/g0_b0__19_i_4/O
                         net (fo=32, unplaced)        0.260     2.080    m2/SBOX1[67]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.117 r  m2/g0_b3__19/O
                         net (fo=1, unplaced)         0.000     2.117    m2/g0_b3__19_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.178 r  m2/SBOX_inferred__3/r_i1_reg_rep_bsel__3_i_119/O
                         net (fo=1, unplaced)         0.025     2.203    m2/SBOX_inferred__3/r_i1_reg_rep_bsel__3_i_119_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.259 r  m2/SBOX_inferred__3/r_i1_reg_rep_bsel__3_i_90/O
                         net (fo=5, unplaced)         0.214     2.473    m2/p_39_in72_in[3]
                         LUT2 (Prop_LUT2_I1_O)        0.034     2.507 r  m2/r_i1_reg_rep_bsel__3_i_47/O
                         net (fo=1, unplaced)         0.224     2.731    m2/r_i1_reg_rep_bsel__3_i_47_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.765 r  m2/r_i1_reg_rep_bsel__3_i_13/O
                         net (fo=2, unplaced)         0.189     2.954    m3/Q[51]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__3/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__3/CLKBWRCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.163    m3/r_i1_reg_rep_bsel__3
  -------------------------------------------------------------------
                         required time                          3.163    
                         arrival time                          -2.963    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__6/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 1.410ns (48.370%)  route 1.496ns (51.321%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  m2/r_i1_reg_rep_bsel/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    m2/p_28_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  m2/g0_b0__17_i_8/O
                         net (fo=1, unplaced)         0.224     1.786    m2/g0_b0__17_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.820 r  m2/g0_b0__17_i_4/O
                         net (fo=32, unplaced)        0.260     2.080    m2/SBOX1[115]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.117 r  m2/g0_b3__17/O
                         net (fo=1, unplaced)         0.000     2.117    m2/g0_b3__17_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.178 r  m2/SBOX_inferred__1/r_i1_reg_rep_bsel__5_i_123/O
                         net (fo=1, unplaced)         0.025     2.203    m2/SBOX_inferred__1/r_i1_reg_rep_bsel__5_i_123_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.259 r  m2/SBOX_inferred__1/r_i1_reg_rep_bsel__5_i_89/O
                         net (fo=5, unplaced)         0.214     2.473    m2/p_0_in46_in[3]
                         LUT2 (Prop_LUT2_I1_O)        0.034     2.507 r  m2/r_i1_reg_rep_bsel__6_i_21/O
                         net (fo=1, unplaced)         0.224     2.731    m2/r_i1_reg_rep_bsel__6_i_21_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.765 r  m2/r_i1_reg_rep_bsel__6_i_13/O
                         net (fo=2, unplaced)         0.189     2.954    m3/Q[3]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__6/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__6/CLKBWRCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.163    m3/r_i1_reg_rep_bsel__6
  -------------------------------------------------------------------
                         required time                          3.163    
                         arrival time                          -2.963    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 1.410ns (48.404%)  route 1.494ns (51.287%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  m2/r_i1_reg_rep_bsel__1/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    m2/p_19_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  m2/g0_b0__29_i_8/O
                         net (fo=1, unplaced)         0.224     1.786    m2/g0_b0__29_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.820 r  m2/g0_b0__29_i_4/O
                         net (fo=32, unplaced)        0.260     2.080    m2/SBOX1[83]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.117 r  m2/g0_b1__29/O
                         net (fo=1, unplaced)         0.000     2.117    m2/g0_b1__29_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.178 r  m2/SBOX_inferred__13/r_i1_reg_rep_bsel_i_99/O
                         net (fo=1, unplaced)         0.025     2.203    m2/SBOX_inferred__13/r_i1_reg_rep_bsel_i_99_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.259 r  m2/SBOX_inferred__13/r_i1_reg_rep_bsel_i_39/O
                         net (fo=5, unplaced)         0.214     2.473    m2/p_25_in93_in[1]
                         LUT2 (Prop_LUT2_I1_O)        0.034     2.507 r  m2/r_i1_reg_rep_bsel__0_i_22/O
                         net (fo=1, unplaced)         0.224     2.731    m2/r_i1_reg_rep_bsel__0_i_22_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.765 r  m2/r_i1_reg_rep_bsel__0_i_15/O
                         net (fo=2, unplaced)         0.187     2.952    m3/Q[97]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__0/CLKBWRCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.329     3.170    m3/r_i1_reg_rep_bsel__0
  -------------------------------------------------------------------
                         required time                          3.170    
                         arrival time                          -2.961    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 m2/r_i1_reg_rep_bsel__4/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            m3/r_i1_reg_rep_bsel__1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (w_clk_out_clk_wiz_gen rise@3.636ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 1.410ns (48.404%)  route 1.494ns (51.287%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.352 - 3.636 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.041ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.584     0.048    m2/o_clk_out
                         RAMB18E2                                     r  m2/r_i1_reg_rep_bsel__4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  m2/r_i1_reg_rep_bsel__4/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    m2/p_27_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  m2/g0_b0__23_i_8/O
                         net (fo=1, unplaced)         0.224     1.786    m2/g0_b0__23_i_8_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.820 r  m2/g0_b0__23_i_4/O
                         net (fo=32, unplaced)        0.260     2.080    m2/SBOX1[99]
                         LUT6 (Prop_LUT6_I3_O)        0.037     2.117 r  m2/g0_b1__23/O
                         net (fo=1, unplaced)         0.000     2.117    m2/g0_b1__23_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.178 r  m2/SBOX_inferred__7/r_i1_reg_rep_bsel__2_i_27/O
                         net (fo=1, unplaced)         0.025     2.203    m2/SBOX_inferred__7/r_i1_reg_rep_bsel__2_i_27_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     2.259 r  m2/SBOX_inferred__7/r_i1_reg_rep_bsel__2_i_20/O
                         net (fo=5, unplaced)         0.214     2.473    m2/p_42_in88_in[1]
                         LUT2 (Prop_LUT2_I1_O)        0.034     2.507 r  m2/r_i1_reg_rep_bsel__1_i_49/O
                         net (fo=1, unplaced)         0.224     2.731    m2/r_i1_reg_rep_bsel__1_i_49_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.765 r  m2/r_i1_reg_rep_bsel__1_i_15/O
                         net (fo=2, unplaced)         0.187     2.952    m3/Q[81]
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.636     3.636 r  
                                                      0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.638 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.683    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.683 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.589 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.853    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.913 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       2.439     3.352    m3/o_clk_out
                         RAMB18E2                                     r  m3/r_i1_reg_rep_bsel__1/CLKBWRCLK
                         clock pessimism              0.188     3.540    
                         clock uncertainty           -0.041     3.499    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.329     3.170    m3/r_i1_reg_rep_bsel__1
  -------------------------------------------------------------------
                         required time                          3.170    
                         arrival time                          -2.961    
  -------------------------------------------------------------------
                         slack                                  0.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[0]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[0]
                         FDRE                                         r  F_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[0]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[100]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[100]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[100]
                         FDRE                                         r  F_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[100]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[100]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[101]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[101]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[101]
                         FDRE                                         r  F_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[101]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[101]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[102]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[102]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[102]
                         FDRE                                         r  F_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[102]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[102]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[103]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[103]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[103]
                         FDRE                                         r  F_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[103]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[103]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[104]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[104]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[104]
                         FDRE                                         r  F_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[104]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[104]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[105]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[105]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[105]
                         FDRE                                         r  F_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[105]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[105]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[106]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[106]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[106]
                         FDRE                                         r  F_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[106]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[106]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[107]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[107]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[107]
                         FDRE                                         r  F_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[107]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[107]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[108]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[108]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[108]
                         FDRE                                         r  F_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[108]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[108]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[109]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[109]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[109]
                         FDRE                                         r  F_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[109]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[109]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[10]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[10]
                         FDRE                                         r  F_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[10]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[110]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[110]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[110]
                         FDRE                                         r  F_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[110]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[110]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[111]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[111]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[111]
                         FDRE                                         r  F_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[111]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[111]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[112]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[112]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[112]
                         FDRE                                         r  F_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[112]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[112]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[113]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[113]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[113]
                         FDRE                                         r  F_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[113]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[113]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[114]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[114]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[114]
                         FDRE                                         r  F_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[114]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[114]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[115]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[115]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[115]
                         FDRE                                         r  F_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[115]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[115]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[116]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[116]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[116]
                         FDRE                                         r  F_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[116]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[116]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[117]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[117]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[117]
                         FDRE                                         r  F_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[117]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[117]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[118]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[118]
                         FDRE                                         r  F_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[118]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[118]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[119]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[119]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[119]
                         FDRE                                         r  F_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[119]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[119]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[11]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[11]
                         FDRE                                         r  F_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[11]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[120]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[120]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[120]
                         FDRE                                         r  F_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[120]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[120]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[121]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[121]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[121]
                         FDRE                                         r  F_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[121]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[121]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[122]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[122]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[122]
                         FDRE                                         r  F_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[122]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[122]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[123]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[123]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[123]
                         FDRE                                         r  F_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[123]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[123]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[124]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[124]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[124]
                         FDRE                                         r  F_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[124]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[124]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[125]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[125]
                         FDRE                                         r  F_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[125]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[125]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[126]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[126]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[126]
                         FDRE                                         r  F_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[126]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[126]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[127]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[127]
                         FDRE                                         r  F_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[127]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[127]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[12]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[12]
                         FDRE                                         r  F_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[12]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[13]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[13]
                         FDRE                                         r  F_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[13]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[14]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[14]
                         FDRE                                         r  F_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[14]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[15]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[15]
                         FDRE                                         r  F_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[15]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[16]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[16]
                         FDRE                                         r  F_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[16]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[17]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[17]
                         FDRE                                         r  F_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[17]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[18]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[18]
                         FDRE                                         r  F_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[18]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[19]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[19]
                         FDRE                                         r  F_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[19]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[1]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[1]
                         FDRE                                         r  F_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[1]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[20]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[20]
                         FDRE                                         r  F_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[20]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[21]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[21]
                         FDRE                                         r  F_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[21]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[22]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[22]
                         FDRE                                         r  F_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[22]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[23]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[23]
                         FDRE                                         r  F_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[23]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[24]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[24]
                         FDRE                                         r  F_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[24]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[25]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[25]
                         FDRE                                         r  F_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[25]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[26]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[26]
                         FDRE                                         r  F_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[26]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[27]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[27]
                         FDRE                                         r  F_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[27]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[28]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[28]
                         FDRE                                         r  F_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[28]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 E_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            F_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  E_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  E_reg[29]/Q
                         net (fo=2, unplaced)         0.109     0.323    E[29]
                         FDRE                                         r  F_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=432, unplaced)       1.259     0.232    clk_out
                         FDRE                                         r  F_reg[29]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    F_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk_out_clk_wiz_gen
Waveform(ns):       { 0.000 1.818 }
Period(ns):         3.636
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.636       2.121                m1/r_i1_reg_rep_bsel__0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.636       2.121                m1/r_i1_reg_rep_bsel__0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.636       2.121                m1/r_i1_reg_rep_bsel__4/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.636       2.121                m1/r_i1_reg_rep_bsel__4/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.636       2.121                m2/r_i1_reg_rep_bsel__0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.636       2.121                m2/r_i1_reg_rep_bsel__0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.636       2.121                m3/r_i1_reg_rep_bsel__2/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.636       2.121                m3/r_i1_reg_rep_bsel__2/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.636       2.121                m3/r_i1_reg_rep_bsel__6/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.636       2.121                m3/r_i1_reg_rep_bsel__6/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.636       2.121                m1/r_i1_reg_rep_bsel__1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.636       2.121                m1/r_i1_reg_rep_bsel__1/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.636       2.121                m1/r_i1_reg_rep_bsel__5/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.636       2.121                m1/r_i1_reg_rep_bsel__5/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.636       2.121                m2/r_i1_reg_rep_bsel__4/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.636       2.121                m2/r_i1_reg_rep_bsel__4/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.636       2.121                m3/r_i1_reg_rep_bsel__3/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.636       2.121                m3/r_i1_reg_rep_bsel__3/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.636       2.121                m2/r_i1_reg_rep_bsel__1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.636       2.121                m2/r_i1_reg_rep_bsel__1/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.636       2.121                m1/r_i1_reg_rep_bsel__2/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.636       2.121                m1/r_i1_reg_rep_bsel__2/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.636       2.121                m1/r_i1_reg_rep_bsel__6/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.636       2.121                m1/r_i1_reg_rep_bsel__6/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.636       2.121                m3/r_i1_reg_rep_bsel__4/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.636       2.121                m3/r_i1_reg_rep_bsel__4/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.636       2.121                m2/r_i1_reg_rep_bsel__5/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.636       2.121                m2/r_i1_reg_rep_bsel__5/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.636       2.121                m1/r_i1_reg_rep_bsel__3/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.636       2.121                m1/r_i1_reg_rep_bsel__3/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.636       2.121                m3/r_i1_reg_rep_bsel/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.636       2.121                m3/r_i1_reg_rep_bsel/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.636       2.121                m3/r_i1_reg_rep_bsel__5/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.636       2.121                m3/r_i1_reg_rep_bsel__5/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.636       2.121                m2/r_i1_reg_rep_bsel__2/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.636       2.121                m2/r_i1_reg_rep_bsel__2/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.636       2.121                m3/r_i1_reg_rep_bsel__0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.636       2.121                m3/r_i1_reg_rep_bsel__0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.636       2.121                m2/r_i1_reg_rep_bsel__6/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.636       2.121                m2/r_i1_reg_rep_bsel__6/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.636       2.121                m2/r_i1_reg_rep_bsel__3/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.636       2.121                m2/r_i1_reg_rep_bsel__3/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.636       2.121                m3/r_i1_reg_rep_bsel__1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.636       2.121                m3/r_i1_reg_rep_bsel__1/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.636       2.121                m1/r_i1_reg_rep_bsel/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.636       2.121                m1/r_i1_reg_rep_bsel/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.636       2.121                m2/r_i1_reg_rep_bsel/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.636       2.121                m2/r_i1_reg_rep_bsel/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.176         3.636       2.460                clk_gen_instance/clkout1_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            0.938         3.636       2.698                clk_gen_instance/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__4/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__4/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel__0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel__0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel__2/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel__2/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel__6/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel__6/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__1/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__1/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__5/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__5/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel__4/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel__4/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel__3/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel__3/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel__1/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel__1/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__2/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__2/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__6/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__6/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel__4/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel__4/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel__5/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel__5/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__3/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__3/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel__5/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel__5/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel__2/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel__2/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel__0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel__0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel__6/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel__6/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel__3/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel__3/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel__1/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel__1/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__4/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__4/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel__0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel__0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel__2/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel__2/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel__6/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel__6/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__1/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__1/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__5/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__5/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel__4/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel__4/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel__3/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel__3/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel__1/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel__1/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__2/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__2/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__6/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__6/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel__4/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel__4/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel__5/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel__5/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__3/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__3/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel__5/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel__5/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel__2/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel__2/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel__0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel__0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel__6/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel__6/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel__3/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel__3/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel__1/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m3/r_i1_reg_rep_bsel__1/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m2/r_i1_reg_rep_bsel/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.818       1.061                m1/r_i1_reg_rep_bsel__0/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  w_clkfbout_clk_wiz_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.824ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clkfbout_clk_wiz_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I             n/a            1.176         10.000      8.824                clk_gen_instance/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            0.938         10.000      9.062                clk_gen_instance/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            0.938         10.000      9.062                clk_gen_instance/mmcm_adv_inst/CLKFBIN



