report_utilization|1.0|zedboard_base_axi_intc_0_0_synth_1_synth_report_utilization_0|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_axi_intc_0_0_synth_1/zedboard_base_axi_intc_0_0_utilization_synth.rpt|
report_utilization|1.0|zedboard_base_s01_regslice_0_synth_1_synth_report_utilization_0|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_s01_regslice_0_synth_1/zedboard_base_s01_regslice_0_utilization_synth.rpt|
report_utilization|1.0|zedboard_base_compute_matrices_1_0_synth_1_synth_report_utilization_0|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_compute_matrices_1_0_synth_1/zedboard_base_compute_matrices_1_0_utilization_synth.rpt|compute_matrices
report_utilization|1.0|zedboard_base_xbar_1_synth_1_synth_report_utilization_0|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_xbar_1_synth_1/zedboard_base_xbar_1_utilization_synth.rpt|
report_utilization|1.0|zedboard_base_xbar_0_synth_1_synth_report_utilization_0|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_xbar_0_synth_1/zedboard_base_xbar_0_utilization_synth.rpt|
report_utilization|1.0|zedboard_base_xbar_3_synth_1_synth_report_utilization_0|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_xbar_3_synth_1/zedboard_base_xbar_3_utilization_synth.rpt|
report_utilization|1.0|zedboard_base_dpa_converter_0_synth_1_synth_report_utilization_0|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_dpa_converter_0_synth_1/zedboard_base_dpa_converter_0_utilization_synth.rpt|
report_utilization|1.0|zedboard_base_dpa_cdc_0_synth_1_synth_report_utilization_0|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_dpa_cdc_0_synth_1/zedboard_base_dpa_cdc_0_utilization_synth.rpt|
report_utilization|1.0|zedboard_base_dpa_hub_0_synth_1_synth_report_utilization_0|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_dpa_hub_0_synth_1/zedboard_base_dpa_hub_0_utilization_synth.rpt|
report_utilization|1.0|zedboard_base_dpa_fifo_0_synth_1_synth_report_utilization_0|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_dpa_fifo_0_synth_1/zedboard_base_dpa_fifo_0_utilization_synth.rpt|
report_utilization|1.0|zedboard_base_dpa_mon0_0_synth_1_synth_report_utilization_0|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_dpa_mon0_0_synth_1/zedboard_base_dpa_mon0_0_utilization_synth.rpt|
report_utilization|1.0|zedboard_base_dpa_mon1_0_synth_1_synth_report_utilization_0|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_dpa_mon1_0_synth_1/zedboard_base_dpa_mon1_0_utilization_synth.rpt|
report_utilization|1.0|zedboard_base_dpa_reg_slice_0_synth_1_synth_report_utilization_0|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_dpa_reg_slice_0_synth_1/zedboard_base_dpa_reg_slice_0_utilization_synth.rpt|
report_utilization|1.0|zedboard_base_dpa_reg_slice2_0_synth_1_synth_report_utilization_0|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_dpa_reg_slice2_0_synth_1/zedboard_base_dpa_reg_slice2_0_utilization_synth.rpt|
report_utilization|1.0|zedboard_base_auto_pc_4_synth_1_synth_report_utilization_0|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_auto_pc_4_synth_1/zedboard_base_auto_pc_4_utilization_synth.rpt|
report_utilization|1.0|zedboard_base_auto_pc_2_synth_1_synth_report_utilization_0|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_auto_pc_2_synth_1/zedboard_base_auto_pc_2_utilization_synth.rpt|
report_utilization|1.0|zedboard_base_m01_regslice_2_synth_1_synth_report_utilization_0|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_m01_regslice_2_synth_1/zedboard_base_m01_regslice_2_utilization_synth.rpt|
report_utilization|1.0|zedboard_base_auto_pc_3_synth_1_synth_report_utilization_0|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_auto_pc_3_synth_1/zedboard_base_auto_pc_3_utilization_synth.rpt|
report_utilization|1.0|zedboard_base_m02_regslice_2_synth_1_synth_report_utilization_0|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_m02_regslice_2_synth_1/zedboard_base_m02_regslice_2_utilization_synth.rpt|
report_utilization|1.0|zedboard_base_m03_regslice_2_synth_1_synth_report_utilization_0|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_m03_regslice_2_synth_1/zedboard_base_m03_regslice_2_utilization_synth.rpt|
report_utilization|1.0|zedboard_base_s00_regslice_3_synth_1_synth_report_utilization_0|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_s00_regslice_3_synth_1/zedboard_base_s00_regslice_3_utilization_synth.rpt|
report_utilization|1.0|zedboard_base_auto_pc_5_synth_1_synth_report_utilization_0|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_auto_pc_5_synth_1/zedboard_base_auto_pc_5_utilization_synth.rpt|
report_utilization|1.0|zedboard_base_m00_regslice_0_synth_1_synth_report_utilization_0|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_m00_regslice_0_synth_1/zedboard_base_m00_regslice_0_utilization_synth.rpt|
report_utilization|1.0|zedboard_base_m01_regslice_3_synth_1_synth_report_utilization_0|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_m01_regslice_3_synth_1/zedboard_base_m01_regslice_3_utilization_synth.rpt|
report_utilization|1.0|zedboard_base_m02_regslice_3_synth_1_synth_report_utilization_0|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_m02_regslice_3_synth_1/zedboard_base_m02_regslice_3_utilization_synth.rpt|
report_utilization|1.0|zedboard_base_m03_regslice_3_synth_1_synth_report_utilization_0|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_m03_regslice_3_synth_1/zedboard_base_m03_regslice_3_utilization_synth.rpt|
report_utilization|1.0|zedboard_base_s00_regslice_2_synth_1_synth_report_utilization_0|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_s00_regslice_2_synth_1/zedboard_base_s00_regslice_2_utilization_synth.rpt|
report_utilization|1.0|zedboard_base_auto_pc_0_synth_1_synth_report_utilization_0|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_auto_pc_0_synth_1/zedboard_base_auto_pc_0_utilization_synth.rpt|
report_utilization|1.0|zedboard_base_auto_us_df_0_synth_1_synth_report_utilization_0|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_auto_us_df_0_synth_1/zedboard_base_auto_us_df_0_utilization_synth.rpt|
report_utilization|1.0|zedboard_base_auto_us_0_synth_1_synth_report_utilization_0|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/zedboard_base_auto_us_0_synth_1/zedboard_base_auto_us_0_utilization_synth.rpt|
report_timing_summary|1.0|impl_report_timing_summary_route_design_summary|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/impl_1/zedboard_base_wrapper_timing_summary_routed.rpt|
report_timing_summary|1.0|impl_report_timing_summary_route_design_summary|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/impl_1/zedboard_base_wrapper_timing_summary_routed.rpx|
report_timing_summary|1.0|impl_report_timing_summary_post_route_phys_opt_design_summary|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/impl_1/zedboard_base_wrapper_timing_summary_postroute_physopted.rpt|
report_timing_summary|1.0|impl_report_timing_summary_post_route_phys_opt_design_summary|/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/impl_1/zedboard_base_wrapper_timing_summary_postroute_physopted.rpx|
