$date
	Tue May 28 20:53:48 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Test_pr $end
$var wire 1 ! F $end
$var reg 1 " Ai $end
$var reg 1 # Ai1 $end
$var reg 1 $ Ai2 $end
$var reg 1 % Bi $end
$var reg 1 & S0 $end
$var reg 1 ' S1 $end
$var reg 1 ( S2 $end
$var reg 1 ) S3 $end
$scope module LF $end
$var wire 1 " Ai $end
$var wire 1 # Ai_1 $end
$var wire 1 $ Aii $end
$var wire 1 % Bi $end
$var wire 1 * D1 $end
$var wire 1 & s0 $end
$var wire 1 ' s1 $end
$var wire 1 ( s2 $end
$var wire 1 ) s3 $end
$var wire 1 + E1 $end
$var reg 1 ! F $end
$scope module U1 $end
$var wire 1 " A $end
$var wire 1 % B $end
$var wire 1 & S0 $end
$var wire 1 ' S1 $end
$var reg 1 + Ei $end
$upscope $end
$scope module U2 $end
$var wire 1 " A0 $end
$var wire 1 % B0 $end
$var wire 1 ( CIN $end
$var wire 1 * D $end
$var wire 1 + O $end
$var wire 1 & S0 $end
$var wire 1 ' S1 $end
$var wire 1 , Y0 $end
$scope module U1 $end
$var wire 1 - And1 $end
$var wire 1 . And2 $end
$var wire 1 / Cout $end
$var wire 1 * S $end
$var wire 1 " X1 $end
$var wire 1 , X2 $end
$var wire 1 0 Xor1 $end
$var wire 1 ( cin $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
10
0/
0.
0-
1,
0+
x*
0)
0(
0'
0&
0%
0$
0#
0"
x!
$end
#60000
1/
x*
1-
1!
1+
0,
1#
1"
1(
1&
#120000
0/
1,
10
x*
0-
0!
1$
0#
1%
0"
1)
0(
#180000
1/
00
1.
0-
1!
0+
1*
1#
1"
1(
1'
#240000
