
---------- Begin Simulation Statistics ----------
final_tick                                40945116000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  73949                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684096                       # Number of bytes of host memory used
host_op_rate                                   104982                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   135.23                       # Real time elapsed on the host
host_tick_rate                              302785404                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      14196517                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.040945                       # Number of seconds simulated
sim_ticks                                 40945116000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.536639                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  561740                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               564355                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               924                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            560989                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 14                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             123                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              109                       # Number of indirect misses.
system.cpu.branchPred.lookups                  567793                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2302                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           50                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000001                       # Number of instructions committed
system.cpu.committedOps                      14196517                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.094511                       # CPI: cycles per instruction
system.cpu.discardedOps                          2851                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4890971                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2075531                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           166780                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        24718014                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.244229                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         40945116                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 7650230     53.89%     53.89% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114597      0.81%     54.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               17      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::MemRead                2073890     14.61%     69.30% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4357783     30.70%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 14196517                       # Class of committed instruction
system.cpu.tickCycles                        16227102                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       261550                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        526594                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           36                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           30                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       262620                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       263245                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       527711                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         263275                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  40945116000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                566                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       261420                       # Transaction distribution
system.membus.trans_dist::CleanEvict              128                       # Transaction distribution
system.membus.trans_dist::ReadExReq            264480                       # Transaction distribution
system.membus.trans_dist::ReadExResp           264480                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           566                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       791640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 791640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     33693824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33693824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            265046                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  265046    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              265046                       # Request fanout histogram
system.membus.respLayer1.occupancy         1393788500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1572274000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  40945116000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               609                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       523872                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          263484                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           264482                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          264482                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           423                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          186                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       791956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                792802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        27072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     33735616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               33762688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          524736                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16730944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           789827                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.333416                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.471515                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 526516     66.66%     66.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 263281     33.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     30      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             789827                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1052613000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         794009994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1269999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  40945116000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   17                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   22                       # number of demand (read+write) hits
system.l2.demand_hits::total                       39                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  17                       # number of overall hits
system.l2.overall_hits::.cpu.data                  22                       # number of overall hits
system.l2.overall_hits::total                      39                       # number of overall hits
system.l2.demand_misses::.cpu.inst                406                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             264646                       # number of demand (read+write) misses
system.l2.demand_misses::total                 265052                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               406                       # number of overall misses
system.l2.overall_misses::.cpu.data            264646                       # number of overall misses
system.l2.overall_misses::total                265052                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40094000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  26677362000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26717456000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40094000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  26677362000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26717456000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              423                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           264668                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               265091                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             423                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          264668                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              265091                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.959811                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999917                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999853                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.959811                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999917                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999853                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98753.694581                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 100803.949427                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100800.808898                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98753.694581                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 100803.949427                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100800.808898                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              261421                       # number of writebacks
system.l2.writebacks::total                    261421                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        264641                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            265046                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       264641                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           265046                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31891000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  21384137000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21416028000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31891000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  21384137000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21416028000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.957447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999830                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.957447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999830                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78743.209877                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80804.323593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80801.174136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78743.209877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80804.323593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80801.174136                       # average overall mshr miss latency
system.l2.replacements                         524736                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       262451                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           262451                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       262451                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       262451                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           88                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            88                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          264480                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              264480                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  26660337000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   26660337000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        264482                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            264482                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999992                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999992                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 100802.847096                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100802.847096                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       264480                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         264480                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  21370737000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21370737000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999992                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999992                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 80802.847096                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80802.847096                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          406                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              406                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40094000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40094000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          423                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            423                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.959811                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.959811                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98753.694581                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98753.694581                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31891000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31891000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.957447                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.957447                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78743.209877                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78743.209877                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            20                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                20                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          166                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             166                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     17025000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     17025000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.892473                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.892473                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102560.240964                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102560.240964                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          161                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          161                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     13400000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     13400000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.865591                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.865591                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83229.813665                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83229.813665                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  40945116000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2014.880142                       # Cycle average of tags in use
system.l2.tags.total_refs                      527581                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    526784                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.001513                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     885.721967                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        24.544137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1104.614037                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.432481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.011984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.539362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983828                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1344                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          552                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4748184                       # Number of tag accesses
system.l2.tags.data_accesses                  4748184                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  40945116000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          25920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16937024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16962944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        25920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16730880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16730880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          264641                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              265046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       261420                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             261420                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            633043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         413651875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             414284917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       633043                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           633043                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      408617233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            408617233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      408617233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           633043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        413651875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            822902150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    261420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    264637.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005498476500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16334                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16334                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              784932                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             245809                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      265046                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     261420                       # Number of write requests accepted
system.mem_ctrls.readBursts                    265046                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   261420                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16328                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2860599500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1325210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7830137000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10793.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29543.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   243787                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  242414                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                265046                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               261420                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  264841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        40232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    837.429310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   689.216515                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   325.508106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2549      6.34%      6.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2649      6.58%     12.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          946      2.35%     15.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          888      2.21%     17.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          195      0.48%     17.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2837      7.05%     25.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          504      1.25%     26.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2374      5.90%     32.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        27290     67.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        40232                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16334                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.225664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.031216                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.289079                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         16332     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16334                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16334                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.002939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.002773                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.075806                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16307     99.83%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.05%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               17      0.10%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16334                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16962688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16729088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16962944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16730880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       414.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       408.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    414.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    408.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   40944994000                       # Total gap between requests
system.mem_ctrls.avgGap                      77773.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        25920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16936768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16729088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 633042.534303725115                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 413645622.593913316727                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 408573466.979553818703                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          405                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       264641                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       261420                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     11097750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7819039250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 891922140000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27401.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29545.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3411835.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            143985240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             76526175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           944586300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          681919920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3231777120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11295223170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6211157760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        22585175685                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        551.596329                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  15891830750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1367080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23686205250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            143278380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             76154265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           947813580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          682546320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3231777120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11326630740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6184709280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        22592909685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        551.785216                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15822541250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1367080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23755494750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     40945116000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  40945116000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1870643                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1870643                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1870643                       # number of overall hits
system.cpu.icache.overall_hits::total         1870643                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          423                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            423                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          423                       # number of overall misses
system.cpu.icache.overall_misses::total           423                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     42603000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     42603000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     42603000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     42603000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1871066                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1871066                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1871066                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1871066                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000226                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000226                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000226                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000226                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100716.312057                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100716.312057                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100716.312057                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100716.312057                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          423                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          423                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          423                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          423                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41757000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41757000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41757000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41757000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000226                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000226                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000226                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000226                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98716.312057                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98716.312057                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98716.312057                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98716.312057                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1870643                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1870643                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          423                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           423                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     42603000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     42603000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1871066                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1871066                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000226                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000226                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100716.312057                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100716.312057                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          423                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          423                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41757000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41757000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000226                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000226                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98716.312057                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98716.312057                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  40945116000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           413.203981                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1871066                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               423                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4423.323877                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   413.203981                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.201760                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.201760                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          423                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          423                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.206543                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3742555                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3742555                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  40945116000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  40945116000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  40945116000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      5866311                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5866311                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5866341                       # number of overall hits
system.cpu.dcache.overall_hits::total         5866341                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       526567                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         526567                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       526594                       # number of overall misses
system.cpu.dcache.overall_misses::total        526594                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  55961221000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  55961221000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  55961221000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  55961221000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      6392878                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6392878                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6392935                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6392935                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.082368                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.082368                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.082371                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.082371                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 106275.594559                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 106275.594559                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 106270.145501                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 106270.145501                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          103                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       262451                       # number of writebacks
system.cpu.dcache.writebacks::total            262451                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       261923                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       261923                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       261923                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       261923                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       264644                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       264644                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       264668                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       264668                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27469432000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27469432000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27471859000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27471859000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041397                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041397                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041400                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041400                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 103797.675368                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 103797.675368                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 103797.433010                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 103797.433010                       # average overall mshr miss latency
system.cpu.dcache.replacements                 262620                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2035025                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2035025                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          173                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           173                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16851000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16851000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2035198                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2035198                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000085                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000085                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 97404.624277                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 97404.624277                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          162                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          162                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     15604000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15604000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 96320.987654                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 96320.987654                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3831286                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3831286                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       526394                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       526394                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  55944370000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  55944370000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4357680                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4357680                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.120797                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.120797                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 106278.510013                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 106278.510013                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       261912                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       261912                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       264482                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       264482                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  27453828000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27453828000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.060693                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.060693                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 103802.254974                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 103802.254974                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.473684                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.473684                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2427000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2427000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.421053                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.421053                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       101125                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       101125                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  40945116000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1970.270401                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6131049                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            264668                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.165056                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1970.270401                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.962046                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.962046                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          672                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1300                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13050618                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13050618                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  40945116000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  40945116000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
