<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\BASIC20\VZROM.vhd<br>
C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\CHRROM\CHRROM.vhd<br>
C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.vhd<br>
C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\VZ_VRAM\VZ_VRAM.vhd<br>
C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\VZ_WRAM\VZ_WRAM.vhd<br>
C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\VideoGen.vhd<br>
C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\dvi_tx\dvi_tx.vhd<br>
C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\gowin_rpll\gowin_rpll.vhd<br>
C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80.vhd<br>
C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80_ALU.vhd<br>
C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80_MCode.vhd<br>
C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80_Pack.vhd<br>
C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80_Reg.vhd<br>
C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\t80\T80se.vhd<br>
C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\gowin_flash_controller\gowin_flash_controller.vhd<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Dec 15 07:37:49 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>Main</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 218.539MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.578s, Elapsed time = 0h 0m 0.575s, Peak memory usage = 218.539MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.068s, Peak memory usage = 218.539MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.203s, Elapsed time = 0h 0m 0.204s, Peak memory usage = 218.539MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.06s, Peak memory usage = 218.539MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 218.539MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.034s, Peak memory usage = 218.539MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.011s, Peak memory usage = 218.539MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.484s, Elapsed time = 0h 0m 0.485s, Peak memory usage = 218.539MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.028s, Peak memory usage = 218.539MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.031s, Peak memory usage = 218.539MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 16s, Elapsed time = 0h 0m 16s, Peak memory usage = 218.539MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.196s, Peak memory usage = 218.539MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.184s, Peak memory usage = 218.539MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 18s, Elapsed time = 0h 0m 18s, Peak memory usage = 218.539MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>582</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>240</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>53</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>52</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>49</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>82</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>73</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1952</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>206</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>482</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1264</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>177</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>177</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>21</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>21</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>11</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>2222(1973 LUT, 177 ALU, 12 RAM16) / 8640</td>
<td>26%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>582 / 6693</td>
<td>9%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>582 / 6693</td>
<td>9%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>20 / 26</td>
<td>77%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clkin_i</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clkin_i_ibuf/I </td>
</tr>
<tr>
<td>LedPrescaler[2]_3</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>LedPrescaler_2_s0/Q </td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.004</td>
<td>249.8</td>
<td>0.000</td>
<td>2.002</td>
<td>clkin_i_ibuf/I</td>
<td>clkin_i</td>
<td>PLLClk/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>40.040</td>
<td>25.0</td>
<td>0.000</td>
<td>20.020</td>
<td>clkin_i_ibuf/I</td>
<td>clkin_i</td>
<td>PLLClk/rpll_inst/CLKOUTD </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>LedPrescaler[2]_3</td>
<td>50.0(MHz)</td>
<td>41.0(MHz)</td>
<td>20</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>25.0(MHz)</td>
<td>61.7(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/BusB_0_s35</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/IncDecZ_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]_3[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]_3[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>LedPrescaler[2]_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/BusB_0_s35/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>CPU/u0/BusB_0_s35/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I1</td>
</tr>
<tr>
<td>2.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>2.880</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I0</td>
</tr>
<tr>
<td>3.912</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>4.392</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>5.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>5.971</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>6.793</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>7.273</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>7.422</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>7.902</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>8.528</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>9.008</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>10.107</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>10.587</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>11.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>12.166</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.211</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.268</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.325</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.382</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>13.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>13.439</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>13.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>13.496</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>13.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>13.553</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>14.033</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1373_s18/I2</td>
</tr>
<tr>
<td>14.855</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/n1373_s18/F</td>
</tr>
<tr>
<td>15.335</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1373_s15/I0</td>
</tr>
<tr>
<td>16.367</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>CPU/u0/n1373_s15/F</td>
</tr>
<tr>
<td>16.847</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1349_s37/I1</td>
</tr>
<tr>
<td>17.946</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1349_s37/F</td>
</tr>
<tr>
<td>18.426</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1349_s18/I0</td>
</tr>
<tr>
<td>19.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1349_s18/F</td>
</tr>
<tr>
<td>19.938</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1349_s6/I2</td>
</tr>
<tr>
<td>20.760</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/n1349_s6/F</td>
</tr>
<tr>
<td>21.240</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1349_s2/I0</td>
</tr>
<tr>
<td>22.272</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/n1349_s2/F</td>
</tr>
<tr>
<td>22.752</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1830_s0/I1</td>
</tr>
<tr>
<td>23.851</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1830_s0/F</td>
</tr>
<tr>
<td>24.331</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/IncDecZ_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>LedPrescaler[2]_3</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>20.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/IncDecZ_s1/CLK</td>
</tr>
<tr>
<td>19.963</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>CPU/u0/IncDecZ_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.350, 64.043%; route: 8.160, 34.045%; tC2Q: 0.458, 1.912%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/BusB_0_s35</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/F_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]_3[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]_3[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>LedPrescaler[2]_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/BusB_0_s35/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>CPU/u0/BusB_0_s35/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I1</td>
</tr>
<tr>
<td>2.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>2.880</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I0</td>
</tr>
<tr>
<td>3.912</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>4.392</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>5.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>5.971</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>6.793</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>7.273</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>7.422</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>7.902</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>8.528</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>9.008</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>10.107</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>10.587</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>11.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>12.166</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.211</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.268</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.325</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.382</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>13.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>13.439</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>13.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>13.496</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>13.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>13.553</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>14.033</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1373_s18/I2</td>
</tr>
<tr>
<td>14.855</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/n1373_s18/F</td>
</tr>
<tr>
<td>15.335</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1373_s15/I0</td>
</tr>
<tr>
<td>16.367</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>CPU/u0/n1373_s15/F</td>
</tr>
<tr>
<td>16.847</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1349_s37/I1</td>
</tr>
<tr>
<td>17.946</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1349_s37/F</td>
</tr>
<tr>
<td>18.426</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1349_s18/I0</td>
</tr>
<tr>
<td>19.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1349_s18/F</td>
</tr>
<tr>
<td>19.938</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1349_s6/I2</td>
</tr>
<tr>
<td>20.760</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/n1349_s6/F</td>
</tr>
<tr>
<td>21.240</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1349_s2/I0</td>
</tr>
<tr>
<td>22.272</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/n1349_s2/F</td>
</tr>
<tr>
<td>22.752</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1349_s1/I0</td>
</tr>
<tr>
<td>23.784</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1349_s1/F</td>
</tr>
<tr>
<td>24.264</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/F_6_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>LedPrescaler[2]_3</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>20.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/F_6_s1/CLK</td>
</tr>
<tr>
<td>19.963</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>CPU/u0/F_6_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.283, 63.942%; route: 8.160, 34.140%; tC2Q: 0.458, 1.918%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/BusB_0_s35</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/F_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]_3[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]_3[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>LedPrescaler[2]_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/BusB_0_s35/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>CPU/u0/BusB_0_s35/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I1</td>
</tr>
<tr>
<td>2.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>2.880</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I0</td>
</tr>
<tr>
<td>3.912</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>4.392</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>5.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>5.971</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>6.793</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>7.273</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>7.422</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>7.902</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>8.528</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>9.008</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>10.107</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>10.587</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>11.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>12.166</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.211</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.268</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.325</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.382</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>13.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>13.439</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>13.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>13.496</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>13.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>13.553</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>14.033</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1373_s18/I2</td>
</tr>
<tr>
<td>14.855</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/n1373_s18/F</td>
</tr>
<tr>
<td>15.335</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1373_s15/I0</td>
</tr>
<tr>
<td>16.367</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>CPU/u0/n1373_s15/F</td>
</tr>
<tr>
<td>16.847</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1349_s37/I1</td>
</tr>
<tr>
<td>17.946</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1349_s37/F</td>
</tr>
<tr>
<td>18.426</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1349_s18/I0</td>
</tr>
<tr>
<td>19.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1349_s18/F</td>
</tr>
<tr>
<td>19.938</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1349_s6/I2</td>
</tr>
<tr>
<td>20.760</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/n1349_s6/F</td>
</tr>
<tr>
<td>21.240</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1489_s8/I2</td>
</tr>
<tr>
<td>22.062</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1489_s8/F</td>
</tr>
<tr>
<td>22.542</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1489_s7/I0</td>
</tr>
<tr>
<td>23.574</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1489_s7/F</td>
</tr>
<tr>
<td>24.054</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/F_2_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>LedPrescaler[2]_3</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>20.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/F_2_s1/CLK</td>
</tr>
<tr>
<td>19.963</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>CPU/u0/F_2_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.073, 63.622%; route: 8.160, 34.443%; tC2Q: 0.458, 1.935%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.721</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.320</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/BusB_0_s35</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]_3[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]_3[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>LedPrescaler[2]_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/BusB_0_s35/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>CPU/u0/BusB_0_s35/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I1</td>
</tr>
<tr>
<td>2.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>2.880</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I0</td>
</tr>
<tr>
<td>3.912</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>4.392</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>5.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>5.971</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>6.793</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>7.273</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>7.422</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>7.902</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>8.528</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>9.008</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>10.107</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>10.587</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>11.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>12.166</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.211</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.774</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_1_s/SUM</td>
</tr>
<tr>
<td>14.254</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1486_s15/I0</td>
</tr>
<tr>
<td>15.286</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>CPU/u0/n1486_s15/F</td>
</tr>
<tr>
<td>15.766</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1486_s9/I2</td>
</tr>
<tr>
<td>16.588</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/n1486_s9/F</td>
</tr>
<tr>
<td>17.068</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1379_s4/I1</td>
</tr>
<tr>
<td>18.167</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/n1379_s4/F</td>
</tr>
<tr>
<td>18.647</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/RegDIH_1_s3/I2</td>
</tr>
<tr>
<td>19.469</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/RegDIH_1_s3/F</td>
</tr>
<tr>
<td>19.949</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/RegDIH_1_s1/I1</td>
</tr>
<tr>
<td>21.048</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/RegDIH_1_s1/F</td>
</tr>
<tr>
<td>21.528</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/RegDIH_1_s0/I0</td>
</tr>
<tr>
<td>22.560</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>CPU/u0/RegDIH_1_s0/F</td>
</tr>
<tr>
<td>23.040</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s1/DI[1]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>LedPrescaler[2]_3</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>20.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s1/CLK</td>
</tr>
<tr>
<td>20.320</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 14.539, 64.113%; route: 7.680, 33.866%; tC2Q: 0.458, 2.021%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.721</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.320</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/BusB_0_s35</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]_3[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]_3[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>LedPrescaler[2]_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/BusB_0_s35/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>CPU/u0/BusB_0_s35/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/I1</td>
</tr>
<tr>
<td>2.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>2.880</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I0</td>
</tr>
<tr>
<td>3.912</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>4.392</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>5.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>5.971</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>6.793</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>7.273</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>7.422</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>7.902</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>8.528</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>9.008</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>10.107</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>10.587</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>11.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>12.166</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.211</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.774</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/alu/Q_v_1_s/SUM</td>
</tr>
<tr>
<td>14.254</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1486_s15/I0</td>
</tr>
<tr>
<td>15.286</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>CPU/u0/n1486_s15/F</td>
</tr>
<tr>
<td>15.766</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1486_s9/I2</td>
</tr>
<tr>
<td>16.588</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/n1486_s9/F</td>
</tr>
<tr>
<td>17.068</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/n1379_s4/I1</td>
</tr>
<tr>
<td>18.167</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/n1379_s4/F</td>
</tr>
<tr>
<td>18.647</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/RegDIH_1_s3/I2</td>
</tr>
<tr>
<td>19.469</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/RegDIH_1_s3/F</td>
</tr>
<tr>
<td>19.949</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/RegDIL_1_s1/I1</td>
</tr>
<tr>
<td>21.048</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/RegDIL_1_s1/F</td>
</tr>
<tr>
<td>21.528</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/RegDIL_1_s0/I0</td>
</tr>
<tr>
<td>22.560</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>CPU/u0/RegDIL_1_s0/F</td>
</tr>
<tr>
<td>23.040</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_0_s1/DI[1]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>LedPrescaler[2]_3</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>20.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_0_s1/CLK</td>
</tr>
<tr>
<td>20.320</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 14.539, 64.113%; route: 7.680, 33.866%; tC2Q: 0.458, 2.021%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
