; PUBLIC DEMO NETLIST
; This file shows the RX testbench topology and parameterization
; used by CONTOUR. It omits proprietary foundry model includes.
; Generate your own schematic design in ADS and extract the netlist.
; THIS FILE IS ONLY AN EXAMPLE

; Top Design: "rf_rx_lib:DC_VDC2_a_0618:schematic"
; Netlisted using Hierarchy Policy: "Standard"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="rf_rx_lib:DC_VDC2_a_0618:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=2
; Library Name: rf_rx_lib
; Cell Name: MNlo_1_N
; View Name: schematic
define MNlo_1_N ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3aMNlo__1__N_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3aMNlo__1__N_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif
R:R1  vout vb R=20 kOhm Noise=yes 
C:C1  vin vout C=10 nF 
end MNlo_1_N

; Library Name: rf_rx_lib
; Cell Name: MNlo_1_P
; View Name: schematic
define MNlo_1_P ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3aMNlo__1__P_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3aMNlo__1__P_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif
R:R1  vout vb R=20 kOhm Noise=yes 
C:C1  vin vout C=1 nF 
end MNlo_1_P

; Library Name: rf_rx_lib
; Cell Name: case2_ADD_sd1
; View Name: schematic
define case2_ADD_sd1 ( vin  voutp  voutn  vdd  gnd  vb1  vb2  vb3 ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase2__ADD__sd1_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase2__ADD__sd1_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif
"nmos":MOSFET3  N__14 vb1 gnd gnd Length=L3 um Width=1 um Mode=1 Noise=yes _M=W3 
"pmos":MOSFET5  vdd vb3 voutn vdd Length=L2 um Width=1 um Mode=1 Noise=yes _M=W2 
"pmos":MOSFET4  vdd vb3 voutp vdd Length=L2 um Width=1 um Mode=1 Noise=yes _M=W2 
"nmos":MOSFET1  voutn vin N__14 gnd Length=L1 um Width=1 um Mode=1 Noise=yes _M=W1 
"nmos":MOSFET2  voutp vb2 N__14 gnd Length=L1 um Width=1 um Mode=1 Noise=yes _M=W1 

L1=0.3106614943460669
W1=47.61124812347125
L2=0.39256381666829265
W2=79.66786490679767
L3=0.3765890298776172
W3=142.71182988949144
end case2_ADD_sd1

; Library Name: rf_rx_lib
; Cell Name: case2_ADD_sd2
; View Name: schematic
define case2_ADD_sd2 ( vin  voutp  voutn  vdd  gnd  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase2__ADD__sd2_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase2__ADD__sd2_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif
"nmos":MOSFET3  voutp N__14 gnd gnd Length=L3 um Width=1 um Mode=1 Noise=yes _M=W3 
R:R2  vdd voutp R=R_l Ohm Noise=yes 
R:R1  vdd voutn R=R_l Ohm Noise=yes 
"nmos":MOSFET1  N__14 vin gnd gnd Length=L1 um Width=1 um Mode=1 Noise=yes _M=W1 
"nmos":MOSFET2  voutn vb N__14 gnd Length=L2 um Width=1 um Mode=1 Noise=yes _M=W2 

L1=0.5782356568146367
W1=169.78735911993252
L2=0.5537936532303949
W2=11.948277676615636
L3=0.4316737218391788
W3=138.49353101272803
R_l=587.1293095688746
end case2_ADD_sd2

; Library Name: rf_rx_lib
; Cell Name: case3_ADD_dd1
; View Name: schematic
define case3_ADD_dd1 ( vinp  vinn  voutp  voutn  vdd  gnd ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase3__ADD__dd1_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase3__ADD__dd1_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif
R:R2  vdd voutp R=R_l Ohm Noise=yes 
R:R1  vdd voutn R=R_l Ohm Noise=yes 
"nmos":MOSFET1  voutn vinp gnd gnd Length=L1 um Width=1 um Mode=1 Noise=yes _M=W1 
"nmos":MOSFET2  voutp vinn gnd gnd Length=L1 um Width=1 um Mode=1 Noise=yes _M=W1 

L1=0.5643572977064037
W1=37.64073931997449
R_l=6483.523292937543
end case3_ADD_dd1

#ifndef inc_rf__rx__lib_3aDC__VDC2__0618_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3aDC__VDC2__0618_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif
case2_ADD_sd1:X33  N__9 case2_voutp_add_sd1 case2_voutn_add_sd1 case2_vdd_add_sd1 case2_gnd case2_vb1_add_sd1 case2_vb2_add_sd1 case2_vb3_add_sd1 
Port:Term26  N__37 0 Num=8 Z=Rs Ohm Noise=yes 
V_Source:SRC160  case2_vdd_mx_dd2 0 Type="V_DC" Vdc=case2_Vdd_mx_dd2 SaveCurrent=1 
V_Source:SRC137  case2_vb2_add_sd1 0 Type="V_DC" Vdc=case2_Vb2_add_sd1 V SaveCurrent=1 
V_Source:SRC116  case2_vdd_lna_ss1 0 Type="V_DC" Vdc=case2_Vdd_lna_ss1 SaveCurrent=1 
V_Source:SRC117  case2_vb_lna_ss1 0 Type="V_DC" Vdc=case2_Vb_lna_ss1 V SaveCurrent=1 
V_Source:SRC102  case1_vb_mn1_3 0 Type="V_DC" Vdc=case1_Vb_mn1_3 V SaveCurrent=1 
MNlo_1_P:X49  case1_LO_Qp_mx_sd1 case1_LO_Qp_mxin_sd1 case1_vb_mnlo_mx_sd1 
V_Source:SRC175  case2_LO_Qn_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,270) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 

case2_Vdd_add_sd1=2.5
case2_Vb1_add_sd1=1.5
case2_Vb2_add_sd1=case2_VoutDC_mn2
case2_Vb3_add_sd1=1.9
case2_Vdd_add_sd2=2.5
case2_Vb_add_sd2=1.5
V_Source:SRC164  case2_vb_mnlo_mx_dd1 0 Type="V_DC" Vdc=case2_Vb_mnlo_mx_dd1 SaveCurrent=1 
V_Source:SRC165  case2_vb_mnlo_mx_dd2 0 Type="V_DC" Vdc=case2_Vb_mnlo_mx_dd2 V SaveCurrent=1 
Short:DC_Block53  case2_voutn_add_sd2 N__37 Mode=1 
MNlo_1_P:X53  case2_LO_Qp_mx_dd2 case2_LO_Qp_mxin_dd2 case2_vb_mnlo_mx_dd2 
V_Source:SRC159  case2_vb_mx_dd2 0 Type="V_DC" Vdc=case2_Vb_mx_dd2 V SaveCurrent=1 

case2_mn3_1_p=1.0
case2_mn3_1_n=case2_mn3_1_p
case2_mn3_2_p=0.0
case2_mn3_2_n=case2_mn3_2_p
case2_mn3_4_p=0.0
case2_mn3_4_n=case2_mn3_4_p

case2_Vdd_mx_dd2=2.5
case2_Vb_mx_dd2=0.5
V_Source:SRC123  case1_vb_mn2_1 0 Type="V_DC" Vdc=case1_Vb_mn2_1 V SaveCurrent=1 
V_Source:SRC49  N__85 0 Type="V_1Tone" V[1]=(polar(vtest1/2.0,0)) mV Freq[1]=RFfreq GHz    Vdc=case3_VoutpDC_mn2 V Vac=(polar(vtest1/2.0,0)) mV SaveCurrent=1 

case2_mx_dd1=0.0
case2_mx_dd2=1.0
V_Source:SRC128  case2_vb_mn2_1 0 Type="V_DC" Vdc=case2_Vb_mn2_1 SaveCurrent=1 

case1_Vb_mn1_1=0.5
case1_Vb_mn1_2=0.5
case1_Vb_mn1_3=0.5
V_Source:SRC178  case2_LO_In_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,180) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 

vtest0=2
vtest1=5
vtest2=10

case1_Vb_mn2_1=0.5
case1_Vb_mn2_2=0.8
case1_Vb_mn2_3=0.5

case2_Vb_mn2_1=0.5
case2_Vb_mn2_2=0.8
case2_Vb_mn2_3=0.5

RFfreq=5
IFfreq=0.05
df=0.01
LOfreq=RFfreq-IFfreq
RFpower=-50
V_Source:SRC140  case2_vb3_add_sd1 0 Type="V_DC" Vdc=case2_Vb3_add_sd1 V SaveCurrent=1 
V_Source:SRC48  N__68 0 Type="V_1Tone" V[1]=(polar(vtest1,0)) mV Freq[1]=RFfreq GHz    Vdc=case2_VoutDC_mn2 V Vac=(polar(vtest1,0)) mV SaveCurrent=1 
DC:DC1 StatusLevel=2 DevOpPtLevel=0 UseFiniteDiff=no PrintOpPoint=no Restart=1 \
OutputPlan="DC1_Output" 

OutputPlan:DC1_Output \
      Type="Output" \
      UseNodeNestLevel=yes \
      NodeNestLevel=2 \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2 \
      SavedEquationName[1]="case1_VoutDC_add" \
      SavedEquationName[2]="case1_VoutDC_mn3" \
      SavedEquationName[3]="case2_VoutnDC_add" \
      SavedEquationName[4]="case2_VoutnDC_mn3" \
      SavedEquationName[5]="case2_VoutpDC_add" \
      SavedEquationName[6]="case2_VoutpDC_mn3" \
      SavedEquationName[7]="case3_VoutnDC_add" \
      SavedEquationName[8]="case3_VoutnDC_mn3" \
      SavedEquationName[9]="case3_VoutpDC_add" \
      SavedEquationName[10]="case3_VoutpDC_mn3" \
      UseDeviceCurrentNestLevel=no \
      DeviceCurrentNestLevel=0 \
      DeviceCurrentDeviceType="All" \
      DeviceCurrentSymSyntax=yes \
      UseCurrentNestLevel=yes \
      CurrentNestLevel=999 \
      UseDeviceVoltageNestLevel=no \
      DeviceVoltageNestLevel=0 \
      DeviceVoltageDeviceType="All"

V_Source:SRC136  case2_vb1_add_sd1 0 Type="V_DC" Vdc=case2_Vb1_add_sd1 V SaveCurrent=1 
V_Source:SRC100  case1_gnd 0 Type="V_DC" Vdc=0.0 V SaveCurrent=1 

case2_mn2_0=1.0
case2_mn2_1=0.0
case2_mn2_2=0.0
case2_mn2_3=0.0
case2_mn2_4=0.0
case2_mn2_5=0.0
MNlo_1_N:X52  case1_LO_Qn_mx_sd1 case1_LO_Qn_mxin_sd1 case1_vb_mnlo_mx_sd1 
V_Source:SRC158  case1_vb_mx_sd1 0 Type="V_DC" Vdc=case1_Vb_mx_sd1 V SaveCurrent=1 
V_Source:SRC148  case2_vb_mn3_2_n 0 Type="V_DC" Vdc=case2_Vb_mn3_2_n V SaveCurrent=1 
V_Source:SRC119  case2_vdd_lna_ss2 0 Type="V_DC" Vdc=case2_Vdd_lna_ss2 V SaveCurrent=1 
Short:DC_Block52  case2_voutp_add_sd2 N__77 Mode=1 
case2_ADD_sd2:X34  N__69 case2_voutp_add_sd2 case2_voutn_add_sd2 case2_vdd_add_sd2 case2_gnd case2_vb_add_sd2 
V_Source:SRC47  N__53 0 Type="V_1Tone" V[1]=(polar(vtest1,0)) mV Freq[1]=RFfreq GHz    Vdc=case2_VoutDC_mn2 V Vac=(polar(vtest1,0)) mV SaveCurrent=1 
aele case1_VoutDC_mn3_0=case1_VoutDC_add;case1_VoutDC_mn3_1=case1_Vb_mn3_1;case1_VoutDC_mn3_2=case1_Vb_mn3_2;case1_VoutDC_mn3_4=0;

case2_mn1_0=1.0
case2_mn1_1=0.0
case2_mn1_2=0.0
case2_mn1_3=0.0
case2_mn1_4=0.0
case2_mn1_5=0.0
V_Source:SRC179  case2_LO_Ip_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,0) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC106  case2_vb_mn1_2 0 Type="V_DC" Vdc=case2_Vb_mn1_2 V SaveCurrent=1 
MNlo_1_N:X51  case1_LO_In_mx_sd1 case1_LO_In_mxin_sd1 case1_vb_mnlo_mx_sd1 

case3_VoutpDC_mn3_1=case3_Vb_mn3_1_p
case3_VoutnDC_mn3_1=case3_Vb_mn3_1_n
case3_VoutpDC_mn3_2=case3_Vb_mn3_2_p
case3_VoutnDC_mn3_2=case3_Vb_mn3_2_n
case3_VoutpDC_mn3_4=0
case3_VoutnDC_mn3_4=0
V_Source:SRC176  case2_LO_Qp_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,90) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC172  case2_LO_Ip_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,0) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC173  case2_LO_In_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,180) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
aele case1_VoutDC_mn3=case1_mn3_0*case1_VoutDC_mn3_0+case1_mn3_1*case1_VoutDC_mn3_1+case1_mn3_2*case1_VoutDC_mn3_2+case1_mn3_4*case1_VoutDC_mn3_4;

case2_VoutpDC_mn3=case2_mn3_1_p*case2_VoutpDC_mn3_1+case2_mn3_2_p*case2_VoutpDC_mn3_2+case2_mn3_4_p*case2_VoutpDC_mn3_4
case2_VoutnDC_mn3=case2_mn3_1_n*case2_VoutnDC_mn3_1+case2_mn3_2_n*case2_VoutnDC_mn3_2+case2_mn3_4_n*case2_VoutnDC_mn3_4
Port:Term24  N__46 0 Num=6 Z=Rs Ohm Noise=yes 

Rs=50.0
Short:DC_Block48  N__85 N__64 Mode=1 
MNlo_1_P:X56  case2_LO_Qp_mx_dd1 case2_LO_Qp_mxin_dd1 case2_vb_mnlo_mx_dd1 
V_Source:SRC127  case2_vb_mn2_3 0 Type="V_DC" Vdc=case2_Vb_mn2_3 V SaveCurrent=1 
#uselib "ckt" , "DAC"
DAC:DAC3  File="/home/local/ace/hy7557/rf_rx_0306_wrk/DC_VDC1_a_0618.ds" Type="dataset" Block="aele_33.DC1" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="freq" iVal1=freq 
aele case1_VoutDC_add=case1_add_ss0*case1_VoutDC_add_ss0;

case1_add_ss0=1.0
V_Source:SRC163  case1_vb_mnlo_mx_sd1 0 Type="V_DC" Vdc=case1_Vb_mnlo_mx_sd1 V SaveCurrent=1 
Short:DC_Block50  case2_voutp_add_sd1 N__74 Mode=1 
V_Source:SRC145  case2_vb_mn3_1_n 0 Type="V_DC" Vdc=case2_Vb_mn3_1_n V SaveCurrent=1 
MNlo_1_N:X60  case2_LO_In_mx_dd2 case2_LO_In_mxin_dd2 case2_vb_mnlo_mx_dd2 

case1_mn2_0=1.0
case1_mn2_1=0.0
case1_mn2_2=0.0
case1_mn2_3=0.0
case1_mn2_4=0.0
case1_mn2_5=0.0
V_Source:SRC105  case2_vb_mn1_3 0 Type="V_DC" Vdc=case2_Vb_mn1_3 V SaveCurrent=1 

case1_mn3_0=1.0
case1_mn3_1=0.0
case1_mn3_2=0.0
case1_mn3_4=0.0
V_Source:SRC138  case2_vb_add_sd2 0 Type="V_DC" Vdc=case2_Vb_add_sd2 V SaveCurrent=1 
MNlo_1_P:X55  case2_LO_Ip_mx_dd2 case2_LO_Ip_mxin_dd2 case2_vb_mnlo_mx_dd2 
V_Source:SRC171  case1_LO_Ip_mx_sd1 0 Type="V_1Tone" V[1]=polar(1.2,0) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC103  case1_vb_mn1_2 0 Type="V_DC" Vdc=case1_Vb_mn1_2 V SaveCurrent=1 

case2_Vb_mn1_1=0.5
case2_Vb_mn1_2=0.5
case2_Vb_mn1_3=0.5
V_Source:SRC126  case2_vb_mn2_2 0 Type="V_DC" Vdc=case2_Vb_mn2_2 V SaveCurrent=1 
#uselib "ckt" , "DAC"
DAC:DAC2  File="/home/local/ace/hy7557/rf_rx_0306_wrk/DC_VDC1_a_0618.ds" Type="dataset" Block="aele_37.DC1" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="freq" iVal1=freq 

case1_lna_ss0=0.0
case1_lna_ss1=1.0
case1_lna_ss2=0.0
V_Source:SRC169  case1_LO_Qn_mx_sd1 0 Type="V_1Tone" V[1]=polar(1.2,270) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 

case2_lna_ss0=0.0
case2_lna_ss1=1.0
case2_lna_ss2=0.0

case1_Vb_mn3_1=1.0
case1_Vb_mn3_2=0.8

case2_Vdd_lna_ss1=2.0
case2_Vb_lna_ss1=1.47
case2_Vdd_lna_ss2=2.5
case2_Vb_lna_ss2=1.5

case2_add_sd1=1.0
case2_add_sd2=0.0
V_Source:SRC174  case2_LO_Qp_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,90) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 

case2_Vb_mn3_1_p=1.0
case2_Vb_mn3_1_n=case2_Vb_mn3_1_p
case2_Vb_mn3_2_p=0.8
case2_Vb_mn3_2_n=case2_Vb_mn3_2_p
V_Source:SRC146  case2_vb_mn3_1_p 0 Type="V_DC" Vdc=case2_Vb_mn3_1_p SaveCurrent=1 
V_Source:SRC157  case1_vdd_mx_sd1 0 Type="V_DC" Vdc=case1_Vdd_mx_sd1 V SaveCurrent=1 
V_Source:SRC113  case1_vdd_lna_ss1 0 Type="V_DC" Vdc=case1_Vdd_lna_ss1 V SaveCurrent=1 
#uselib "ckt" , "DAC"
DAC:DAC1  File="/home/local/ace/hy7557/rf_rx_0306_wrk/DC_VDC1_a_0618.ds" Type="dataset" Block="aele_39.DC1" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="freq" iVal1=freq 
V_Source:SRC168  case1_LO_In_mx_sd1 0 Type="V_1Tone" V[1]=polar(1.2,180) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 

case1_VoutDC_mn2=file{DAC1, "case1_VoutDC_mn2"}
V_Source:SRC107  case2_gnd 0 Type="V_DC" Vdc=0.0 V SaveCurrent=1 
V_Source:SRC50  N__55 0 Type="V_1Tone" V[1]=(polar(-vtest1/2.0,0)) mV Freq[1]=RFfreq GHz    Vdc=case3_VoutnDC_mn2 V Vac=(polar(-vtest1/2.0,0)) mV SaveCurrent=1 
MNlo_1_N:X57  case2_LO_Qn_mx_dd2 case2_LO_Qn_mxin_dd2 case2_vb_mnlo_mx_dd2 
V_Source:SRC114  case1_vdd_lna_ss2 0 Type="V_DC" Vdc=case1_Vdd_lna_ss2 V SaveCurrent=1 
Port:Term25  N__77 0 Num=7 Z=Rs Ohm Noise=yes 
MNlo_1_P:X54  case2_LO_Ip_mx_dd1 case2_LO_Ip_mxin_dd1 case2_vb_mnlo_mx_dd1 
V_Source:SRC115  case1_vb_lna_ss2 0 Type="V_DC" Vdc=case1_Vb_lna_ss2 V SaveCurrent=1 
V_Source:SRC139  case2_vdd_add_sd2 0 Type="V_DC" Vdc=case2_Vdd_add_sd2 V SaveCurrent=1 
V_Source:SRC135  case2_vdd_add_sd1 0 Type="V_DC" Vdc=case2_Vdd_add_sd1 SaveCurrent=1 
V_Source:SRC104  case2_vb_mn1_1 0 Type="V_DC" Vdc=case2_Vb_mn1_1 V SaveCurrent=1 
V_Source:SRC144  case1_vb_mn3_2 0 Type="V_DC" Vdc=case1_Vb_mn3_2 V SaveCurrent=1 
V_Source:SRC118  case2_vb_lna_ss2 0 Type="V_DC" Vdc=case2_Vb_lna_ss2 V SaveCurrent=1 
case3_ADD_dd1:X35  N__64 N__101 case3_voutp_add_dd1 case3_voutn_add_dd1 case3_vdd_add_dd1 case3_gnd 
aele case1_VoutDC_add_ss0=case1_VoutDC_mn2;
V_Source:SRC125  case1_vb_mn2_2 0 Type="V_DC" Vdc=case1_Vb_mn2_2 V SaveCurrent=1 

case1_mn1_0=1.0
case1_mn1_1=0.0
case1_mn1_2=0.0
case1_mn1_3=0.0
case1_mn1_4=0.0
case1_mn1_5=0.0
Port:Term28  N__59 0 Num=10 Z=Rs Ohm Noise=yes 
Port:Term27  N__102 0 Num=9 Z=Rs Ohm Noise=yes 
V_Source:SRC177  case2_LO_Qn_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,270) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 

case1_Vdd_mx_sd1=2.5
case1_Vb_mx_sd1=1.6
V_Source:SRC142  case1_vb_mn3_1 0 Type="V_DC" Vdc=case1_Vb_mn3_1 V SaveCurrent=1 
V_Source:SRC124  case1_vb_mn2_3 0 Type="V_DC" Vdc=case1_Vb_mn2_3 V SaveCurrent=1 
V_Source:SRC101  case1_vb_mn1_1 0 Type="V_DC" Vdc=case1_Vb_mn1_1 V SaveCurrent=1 
V_Source:SRC112  case1_vb_lna_ss1 0 Type="V_DC" Vdc=case1_Vb_lna_ss1 V SaveCurrent=1 
Short:DC_Block51  case2_voutn_add_sd1 N__46 Mode=1 
Port:Term23  N__74 0 Num=5 Z=Rs Ohm Noise=yes 

case2_Vb_mnlo_mx_dd1=0.0
case2_Vb_mnlo_mx_dd2=0.5

case1_Vb_mnlo_mx_sd1=2.5

case1_Vdd_lna_ss1=2.0
case1_Vb_lna_ss1=1.47
case1_Vdd_lna_ss2=2.5
case1_Vb_lna_ss2=1.5
MNlo_1_P:X50  case1_LO_Ip_mx_sd1 case1_LO_Ip_mxin_sd1 case1_vb_mnlo_mx_sd1 
V_Source:SRC170  case1_LO_Qp_mx_sd1 0 Type="V_1Tone" V[1]=polar(1.2,90) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
Short:DC_Block49  N__55 N__101 Mode=1 

case1_mx_sd1=1.0
Short:DC_Block55  case3_voutn_add_dd1 N__59 Mode=1 

case1=0
case2=0
case3=1.0
V_Source:SRC150  case2_vb_mn3_2_p 0 Type="V_DC" Vdc=case2_Vb_mn3_2_p V SaveCurrent=1 
Short:DC_Block54  case3_voutp_add_dd1 N__102 Mode=1 
MNlo_1_N:X59  case2_LO_Qn_mx_dd1 case2_LO_Qn_mxin_dd1 case2_vb_mnlo_mx_dd1 
MNlo_1_N:X58  case2_LO_In_mx_dd1 case2_LO_In_mxin_dd1 case2_vb_mnlo_mx_dd1 
MNlo_1_N:X66  case3_LO_Qn_mx_dd1 case3_LO_Qn_mxin_dd1 case3_vb_mnlo_mx_dd1 
V_Source:SRC185  case3_LO_Qp_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,90) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 

case3_mn3_1_p=1.0
case3_mn3_1_n=case3_mn3_1_p
case3_mn3_2_p=0.0
case3_mn3_2_n=case3_mn3_2_p
case3_mn3_4_p=0.0
case3_mn3_4_n=case3_mn3_4_p
V_Source:SRC121  case3_vb1_lna_sd1 0 Type="V_DC" Vdc=case3_Vb1_lna_sd1 V SaveCurrent=1 
V_Source:SRC181  case3_LO_In_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,180) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC166  case3_vb_mnlo_mx_dd2 0 Type="V_DC" Vdc=case3_Vb_mnlo_mx_dd2 V SaveCurrent=1 
V_Source:SRC184  case3_LO_Qn_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,270) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
MNlo_1_P:X64  case3_LO_Qp_mx_dd2 case3_LO_Qp_mxin_dd2 case3_vb_mnlo_mx_dd2 
V_Source:SRC167  case3_vb_mnlo_mx_dd1 0 Type="V_DC" Vdc=case3_Vb_mnlo_mx_dd1 V SaveCurrent=1 
V_Source:SRC108  case3_vb_mn1_1 0 Type="V_DC" Vdc=case3_Vb_mn1_1 SaveCurrent=1 
V_Source:SRC141  case3_vdd_add_dd1 0 Type="V_DC" Vdc=case3_Vdd_add_dd1 V SaveCurrent=1 
V_Source:SRC134  case3_vb_mn2_2_p 0 Type="V_DC" Vdc=case3_Vb_mn2_2_p V SaveCurrent=1 
V_Source:SRC111  case3_gnd 0 Type="V_DC" Vdc=0.0 V SaveCurrent=1 
V_Source:SRC109  case3_vb_mn1_3 0 Type="V_DC" Vdc=case3_Vb_mn1_3 V SaveCurrent=1 

case3_Vdd_mx_dd2=2.5
case3_Vb_mx_dd2=0.5
MNlo_1_P:X63  case3_LO_Ip_mx_dd1 case3_LO_Ip_mxin_dd1 case3_vb_mnlo_mx_dd1 
V_Source:SRC132  case3_vb_mn2_3_p 0 Type="V_DC" Vdc=case3_Vb_mn2_3_p V SaveCurrent=1 
MNlo_1_N:X67  case3_LO_In_mx_dd1 case3_LO_In_mxin_dd1 case3_vb_mnlo_mx_dd1 
V_Source:SRC187  case3_LO_Ip_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,0) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC161  case3_vdd_mx_dd2 0 Type="V_DC" Vdc=case3_Vdd_mx_dd2 V SaveCurrent=1 

case3_lna_sd1=1.0
MNlo_1_N:X65  case3_LO_In_mx_dd2 case3_LO_In_mxin_dd2 case3_vb_mnlo_mx_dd2 
V_Source:SRC133  case3_vb_mn2_2_n 0 Type="V_DC" Vdc=case3_Vb_mn2_2_n V SaveCurrent=1 
V_Source:SRC156  case3_vb_mn3_2_p 0 Type="V_DC" Vdc=case3_Vb_mn3_2_p V SaveCurrent=1 
V_Source:SRC110  case3_vb_mn1_2 0 Type="V_DC" Vdc=case3_Vb_mn1_2 V SaveCurrent=1 

case2_VoutpDC_mn3_1=case2_Vb_mn3_1_p
case2_VoutnDC_mn3_1=case2_Vb_mn3_1_n
case2_VoutpDC_mn3_2=case2_Vb_mn3_2_p
case2_VoutnDC_mn3_2=case2_Vb_mn3_2_n
case2_VoutpDC_mn3_4=0
case2_VoutnDC_mn3_4=0

case3_Vb_mn1_1=0.5
case3_Vb_mn1_2=0.5
case3_Vb_mn1_3=0.5
MNlo_1_P:X62  case3_LO_Ip_mx_dd2 case3_LO_Ip_mxin_dd2 case3_vb_mnlo_mx_dd2 

case3_mn2_0_p=1.0
case3_mn2_0_n=case3_mn2_0_p
case3_mn2_1_p=0.0
case3_mn2_1_n=case3_mn2_1_p
case3_mn2_2_p=0.0
case3_mn2_2_n=case3_mn2_2_p
case3_mn2_3_p=0.0
case3_mn2_3_n=case3_mn2_3_p
case3_mn2_4_p=0.0
case3_mn2_4_n=case3_mn2_4_p
case3_mn2_5_p=0.0
case3_mn2_5_n=case3_mn2_5_p
MNlo_1_P:X61  case3_LO_Qp_mx_dd1 case3_LO_Qp_mxin_dd1 case3_vb_mnlo_mx_dd1 
V_Source:SRC152  case3_vb_mn3_1_p 0 Type="V_DC" Vdc=case3_Vb_mn3_1_p V SaveCurrent=1 
V_Source:SRC151  case3_vb_mn3_1_n 0 Type="V_DC" Vdc=case3_Vb_mn3_1_n V SaveCurrent=1 
V_Source:SRC129  case3_vb_mn2_1_n 0 Type="V_DC" Vdc=case3_Vb_mn2_1_n V SaveCurrent=1 
V_Source:SRC130  case3_vb_mn2_1_p 0 Type="V_DC" Vdc=case3_Vb_mn2_1_p SaveCurrent=1 
V_Source:SRC154  case3_vb_mn3_2_n 0 Type="V_DC" Vdc=case3_Vb_mn3_2_n V SaveCurrent=1 
V_Source:SRC162  case3_vb_mx_dd2 0 Type="V_DC" Vdc=case3_Vb_mx_dd2 V SaveCurrent=1 
V_Source:SRC122  case3_vb2_lna_sd1 0 Type="V_DC" Vdc=case3_Vb2_lna_sd1 V SaveCurrent=1 
V_Source:SRC120  case3_vdd_lna_sd1 0 Type="V_DC" Vdc=case3_Vdd_lna_sd1 SaveCurrent=1 
V_Source:SRC131  case3_vb_mn2_3_n 0 Type="V_DC" Vdc=case3_Vb_mn2_3_n V SaveCurrent=1 
V_Source:SRC186  case3_LO_In_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,180) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC180  case3_LO_Ip_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,0) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC182  case3_LO_Qn_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,270) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC183  case3_LO_Qp_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,90) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 

case3_add_dd0=1.0
case3_add_dd1=0.0

case3_mn1_0=1.0
case3_mn1_1=0.0
case3_mn1_2=0.0
case3_mn1_3=0.0
case3_mn1_4=0.0
case3_mn1_5=0.0

case3_mx_dd1=0.0
case3_mx_dd2=1.0

case3_Vb_mn3_1_p=1.05
case3_Vb_mn3_1_n=case3_Vb_mn3_1_p
case3_Vb_mn3_2_p=0.8
case3_Vb_mn3_2_n=case3_Vb_mn3_2_p

case3_Vdd_add_dd1=2.0

case3_Vb_mn2_1_p=0.5
case3_Vb_mn2_1_n=case3_Vb_mn2_1_p
case3_Vb_mn2_2_p=0.8
case3_Vb_mn2_2_n=case3_Vb_mn2_2_p
case3_Vb_mn2_3_p=0.5
case3_Vb_mn2_3_n=case3_Vb_mn2_3_p

case3_Vdd_lna_sd1=2.5
case3_Vb1_lna_sd1=1.4
case3_Vb2_lna_sd1=0.6

case3_Vb_mnlo_mx_dd1=0.0
case3_Vb_mnlo_mx_dd2=1.4
MNlo_1_N:X68  case3_LO_Qn_mx_dd2 case3_LO_Qn_mxin_dd2 case3_vb_mnlo_mx_dd2 
aele case2_VoutpDC_add_sd1=DC.case2_voutp_add_sd1;case2_VoutnDC_add_sd1=DC.case2_voutn_add_sd1;case2_VoutpDC_add_sd2=DC.case2_voutp_add_sd2;case2_VoutnDC_add_sd2=DC.case2_voutn_add_sd2;
aele case2_VoutpDC_add=case2_add_sd1*case2_VoutpDC_add_sd1+case2_add_sd2*case2_VoutpDC_add_sd2;case2_VoutnDC_add=case2_add_sd1*case2_VoutnDC_add_sd1+case2_add_sd2*case2_VoutnDC_add_sd2;
aele case3_VoutpDC_add_dd0=case3_VoutpDC_mn2;case3_VoutnDC_add_dd0=case3_VoutnDC_mn2;case3_VoutpDC_add_dd1=DC.case3_voutp_add_dd1;case3_VoutnDC_add_dd1=DC.case3_voutn_add_dd1;
aele case3_VoutpDC_add=case3_add_dd0*case3_VoutpDC_add_dd0+case3_add_dd1*case3_VoutpDC_add_dd1;case3_VoutnDC_add=case3_add_dd0*case3_VoutnDC_add_dd0+case3_add_dd1*case3_VoutnDC_add_dd1;
V_Source:SRC193  N__106 0 Type="V_DC" Vdc=case2_VoutDC_mn2 V SaveCurrent=1 
R:R6  N__9 N__106 R=1 MOhm Noise=yes 
V_Source:SRC194  N__10 0 Type="V_DC" Vdc=case2_VoutDC_mn2 V SaveCurrent=1 
R:R7  N__69 N__10 R=1 MOhm Noise=yes 
V_Source:SRC195  N__19 0 Type="V_DC" Vdc=case3_VoutpDC_mn2 V SaveCurrent=1 
R:R8  N__64 N__19 R=1 MOhm Noise=yes 
V_Source:SRC196  N__20 0 Type="V_DC" Vdc=case3_VoutnDC_mn2 V SaveCurrent=1 
R:R9  N__101 N__20 R=1 MOhm Noise=yes 
Short:DC_Block67  N__53 N__9 Mode=1 
Short:DC_Block68  N__68 N__69 Mode=1 

case2_VoutDC_mn2=file{DAC2, "case2_VoutDC_mn2"}
#uselib "ckt" , "DAC"
DAC:DAC4  File="/home/local/ace/hy7557/rf_rx_0306_wrk/DC_VDC1_a_0618.ds" Type="dataset" Block="aele_35.DC1" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="freq" iVal1=freq 

case3_VoutpDC_mn2=file{DAC3, "case3_VoutpDC_mn2"}
case3_VoutnDC_mn2=file{DAC4, "case3_VoutnDC_mn2"}

case3_VoutpDC_mn3=case3_mn3_1_p*case3_VoutpDC_mn3_1+case3_mn3_2_p*case3_VoutpDC_mn3_2+case3_mn3_4_p*case3_VoutpDC_mn3_4
case3_VoutnDC_mn3=case3_mn3_1_n*case3_VoutnDC_mn3_1+case3_mn3_2_n*case3_VoutnDC_mn3_2+case3_mn3_4_n*case3_VoutnDC_mn3_4
