
<!DOCTYPE html
  PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<HTML>
   <HEAD>
      <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
   
      <TITLE>ISO/TS 10303-1690:2009 Interconnect placement requirements</TITLE>
      <link rel="schema.DC" href="http://www.dublincore.org/documents/2003/02/04/dces/">
      <META name="DC.Title" content="Product data representation and exchange: Application module: Interconnect placement requirements">
      <META name="DC.Dates" content="2009-05-04 09:16:36">
      <META name="DC.Published" content="2009-07-01">
      <META name="DC.Contributor" content="Nettles, Darla">
      <META name="DC.Creator" content="Thurman, Thomas">
      <META name="DC.Description" content="The application module Interconnect placement requirements">
      <META name="DC.Subject" content="module, electrical, electronic, isolation, requirement, interconnect substrate, design, placement, constraint region">
      <META name="DC.Identifier" content="ISO TC184/SC4/WG12 N6410">
      <META name="DC.Replaces" content="ISO TC184/SC4/WG12 N5679">
      <META name="SC4.version" content="2">
      <META name="SC4.checklist.internal_review" content="ISO TC184/SC4/WG12 N6566">
      <META name="SC4.checklist.project_leader" content="ISO TC184/SC4/WG12 N6567">
      <META name="SC4.checklist.convener" content="ISO TC184/SC4/WG12 N6568">
      <META name="STEPMOD.module.rcs.date" content="Date: 2009-05-04 09:16:36">
      <META name="STEPMOD.module.rcs.revision" content="Revision: 1.83">
      <META name="PART1000.module.rcs.revision" content="$Revision: $">
      <META name="PART1000.module.rcs.date" content="$Date: $">
      <META name="STEPMOD.arm.rcs.revision" content="Revision: 1.61">
      <META name="STEPMOD.mim.rcs.revision" content="Revision: 1.52">
   </HEAD>
   <body>
      <TABLE cellspacing="0" border="0" width="100%">
         <TR>
            <TD><small></small></TD>
         </TR>
         <TR>
            <TD valign="MIDDLE"><B>
                  Application module:
                  Interconnect placement requirements</B></TD>
            <TD valign="MIDDLE" align="RIGHT"><b>ISO/TS 10303-1690:2009(E) <br>
                  &copy; ISO
                  </b></TD>
         </TR>
      </TABLE>
      <TABLE border="1" cellspacing="1" width="100%">
         <TR>
            <TD valign="TOP">
               <p class="toc"><A HREF="./sys/cover.htm">Cover page</A><BR><A HREF="./sys/contents.htm">Table of contents</A><BR><A HREF="./sys/cover.htm#copyright">Copyright</A><BR><A HREF="./sys/foreword.htm">Foreword</A><BR><A HREF="./sys/introduction.htm">Introduction</A><BR><A HREF="./sys/1_scope.htm">1 Scope</A><BR><A HREF="./sys/2_refs.htm">2 Normative references</A><BR><A HREF="./sys/3_defs.htm">
                     3 Terms, definitions and abbreviations
                     </A></p>
            </TD>
            <TD valign="TOP">
               <p class="toc"><A HREF="./sys/4_info_reqs.htm">4 Information requirements</A><BR><small>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#interfaces">4.1 Required AM ARM</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#types">4.2 ARM type definitions</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#entities">4.3 ARM entity definitions</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#subtype_constraints">4.4 ARM subtype constraint definitions</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#functions">4.5 ARM function definitions</A><BR></small><A HREF="./sys/5_main.htm">5 Module interpreted model</A><BR><small>
                     &nbsp; &nbsp;<A HREF="./sys/5_mapping.htm#mapping">5.1 Mapping specification</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/5_mim.htm#mim_express">5.2 MIM EXPRESS short listing</A><BR>
                     &nbsp; &nbsp; &nbsp;<A HREF="./sys/5_mim.htm#types">5.2.1 MIM type definitions</A><BR>
                     &nbsp; &nbsp; &nbsp;<A HREF="./sys/5_mim.htm#entities">5.2.2 MIM entity definitions</A><BR>
                     &nbsp; &nbsp; &nbsp;<A HREF="./sys/5_mim.htm#subtype_constraints">5.2.3 MIM subtype constraint definitions</A><BR></small></p>
            </TD>
            <TD valign="TOP">
               <p class="toc"><A HREF="./sys/a_short_names.htm">A MIM short names</A><BR><A HREF="./sys/b_obj_reg.htm">B Information object
                     registration</A><BR><A HREF="./sys/c_arm_expg.htm">
                     C ARM EXPRESS-G
                     </A>
                  &nbsp;&nbsp;<a href="./armexpg1.htm"><img align="middle" border="0" alt="EXPRESS-G" src="./../../../images/expg.gif"></a><br><A HREF="./sys/d_mim_expg.htm">
                     D MIM EXPRESS-G
                     </A>
                  &nbsp;&nbsp;<a href="./mimexpg1.htm"><img align="middle" border="0" alt="EXPRESS-G" src="./../../../images/expg.gif"></a><BR><A HREF="./sys/e_exp.htm">E Computer interpretable listings</A><BR><A HREF="./sys/biblio.htm#bibliography">Bibliography</A><BR><A HREF="./sys/modindex.htm">Index</A><BR></p>
            </TD>
         </TR>
      </TABLE><a href="./sys/5_mapping.htm#mapping"><img align="middle" border="0" alt="Mapping table" src="../../../images/mapping.gif"></a><a href="././sys/c_arm_expg.htm"><img align="middle" border="0" alt="Index of EXPRESS-G pages" src="../../../images/home.gif"></a><a href="./armexpg1.htm"><img align="middle" border="0" alt="First page" src="../../../images/start.gif"></a><a href="./armexpg1.htm"><img align="middle" border="0" alt="Previous page" src="../../../images/prev.gif"></a><a href="./armexpg3.htm"><img align="middle" border="0" alt="Next page" src="../../../images/next.gif"></a><a href="./armexpg3.htm"><img align="middle" border="0" alt="Last page" src="../../../images/end.gif"></a><div align="center"><IMG src="armexpg2.gif" border="0" usemap="#map" alt="Figure C.2 &#8212; ARM entity level EXPRESS-G diagram 1 of 2"><MAP ID="map" name="map">
               <AREA shape="rect" coords="477,694,773,715" href="../interconnect_placement_requirements/sys/4_info_reqs.htm#interconnect_placement_requirements_arm.interconnect_module_design_object_select" alt="../interconnect_placement_requirements/sys/4_info_reqs.htm#interconnect_placement_requirements_arm.interconnect_module_design_object_select">
               <AREA shape="rect" coords="379,533,726,554" href="../interconnect_placement_requirements/sys/4_info_reqs.htm#interconnect_placement_requirements_arm.interconnect_module_design_object_category_or_group" alt="../interconnect_placement_requirements/sys/4_info_reqs.htm#interconnect_placement_requirements_arm.interconnect_module_design_object_category_or_group">
               <AREA shape="rect" coords="174,267,411,288" href="../interconnect_placement_requirements/sys/4_info_reqs.htm#interconnect_placement_requirements_arm.ipr_requirement_assignment_item" alt="../interconnect_placement_requirements/sys/4_info_reqs.htm#interconnect_placement_requirements_arm.ipr_requirement_assignment_item">
               <AREA shape="poly" coords="674,672,681,683,718,683,725,672,718,662,681,662,674,672" href="./armexpg3.htm" alt="./armexpg3.htm">
               <AREA shape="rect" coords="39,884,467,911" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.component_termination_passage" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.component_termination_passage">
               <AREA shape="rect" coords="422,232,842,259" href="../non_feature_shape_element/sys/4_info_reqs.htm#non_feature_shape_element_arm.non_feature_shape_element_relationship" alt="../non_feature_shape_element/sys/4_info_reqs.htm#non_feature_shape_element_arm.non_feature_shape_element_relationship">
               <AREA shape="rect" coords="553,129,842,156" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.stratum" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.stratum">
               <AREA shape="rect" coords="103,852,467,879" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.inter_stratum_feature" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.inter_stratum_feature">
               <AREA shape="rect" coords="371,1014,467,1041" href="../land/sys/4_info_reqs.htm#land_arm.land" alt="../land/sys/4_info_reqs.htm#land_arm.land">
               <AREA shape="rect" coords="547,85,844,127" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.layered_interconnect_module_design_view" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.layered_interconnect_module_design_view">
               <AREA shape="rect" coords="34,723,529,750" href="../layered_interconnect_module_with_printed_component_design/sys/4_info_reqs.htm#layered_interconnect_module_with_printed_component_design_arm.printed_component" alt="../layered_interconnect_module_with_printed_component_design/sys/4_info_reqs.htm#layered_interconnect_module_with_printed_component_design_arm.printed_component">
               <AREA shape="rect" coords="134,949,467,976" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.stratum_feature" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.stratum_feature">
               <AREA shape="rect" coords="553,195,842,222" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.stratum" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.stratum">
               <AREA shape="rect" coords="505,264,842,291" href="../requirement_assignment/sys/4_info_reqs.htm#requirement_assignment_arm.requirement_assignment_item" alt="../requirement_assignment/sys/4_info_reqs.htm#requirement_assignment_arm.requirement_assignment_item">
               <AREA shape="rect" coords="413,588,521,615" href="../group/sys/4_info_reqs.htm#group_arm.group" alt="../group/sys/4_info_reqs.htm#group_arm.group">
               <AREA shape="rect" coords="201,819,466,846" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.via" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.via">
               <AREA shape="rect" coords="416,361,836,388" href="../non_feature_shape_element/sys/4_info_reqs.htm#non_feature_shape_element_arm.non_feature_shape_element_relationship" alt="../non_feature_shape_element/sys/4_info_reqs.htm#non_feature_shape_element_arm.non_feature_shape_element_relationship">
               <AREA shape="rect" coords="126,981,467,1008" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.conductor" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.conductor">
               <AREA shape="rect" coords="95,917,467,944" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.conductive_filled_area" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.conductive_filled_area">
               <AREA shape="rect" coords="530,57,842,84" href="../requirement_assignment/sys/4_info_reqs.htm#requirement_assignment_arm.requirement_assignment" alt="../requirement_assignment/sys/4_info_reqs.htm#requirement_assignment_arm.requirement_assignment">
               <AREA shape="rect" coords="524,327,836,354" href="../requirement_assignment/sys/4_info_reqs.htm#requirement_assignment_arm.requirement_assignment" alt="../requirement_assignment/sys/4_info_reqs.htm#requirement_assignment_arm.requirement_assignment">
               <AREA shape="rect" coords="422,451,645,494" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.inter_stratum_extent" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.inter_stratum_extent">
               <AREA shape="rect" coords="179,1044,468,1071" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.stratum" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.stratum">
               <AREA shape="rect" coords="10,10,242,52" href="../non_feature_shape_element/sys/4_info_reqs.htm#non_feature_shape_element_arm.non_feature_shape_element" alt="../non_feature_shape_element/sys/4_info_reqs.htm#non_feature_shape_element_arm.non_feature_shape_element">
               <AREA shape="rect" coords="181,787,466,814" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.cutout" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.cutout">
               <AREA shape="rect" coords="305,494,791,521" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.layered_interconnect_module_design_view" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.layered_interconnect_module_design_view">
               <AREA shape="rect" coords="103,755,466,782" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.laminate_component" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.laminate_component">
               <AREA shape="rect" coords="236,620,550,641" href="../interconnect_placement_requirements/sys/4_info_reqs.htm#interconnect_placement_requirements_arm.interconnect_module_design_object_category" alt="../interconnect_placement_requirements/sys/4_info_reqs.htm#interconnect_placement_requirements_arm.interconnect_module_design_object_category">
               <AREA shape="rect" coords="134,110,209,219" href="../interconnect_placement_requirements/sys/4_info_reqs.htm#interconnect_placement_requirements_arm.stratum_constraint_region" alt="../interconnect_placement_requirements/sys/4_info_reqs.htm#interconnect_placement_requirements_arm.stratum_constraint_region">
               <AREA shape="rect" coords="71,384,161,560" href="../interconnect_placement_requirements/sys/4_info_reqs.htm#interconnect_placement_requirements_arm.interconnect_module_constraint_region" alt="../interconnect_placement_requirements/sys/4_info_reqs.htm#interconnect_placement_requirements_arm.interconnect_module_constraint_region">
               <AREA shape="poly" coords="364,31,377,45,674,45,687,31,674,18,377,18,364,31" href="../interconnect_placement_requirements/sys/4_info_reqs.htm#interconnect_placement_requirements_arm.ipr_non_feature_shape_element_subtypes" alt="../interconnect_placement_requirements/sys/4_info_reqs.htm#interconnect_placement_requirements_arm.ipr_non_feature_shape_element_subtypes"></MAP></div>
      <div align="center"><br><br><b>Figure C.2 &#8212; ARM entity level EXPRESS-G diagram 1 of 2</b><br></div><br><br><p>&copy; ISO 2009 &#8212; All
         rights reserved
      </p>
   </body>
</HTML>