

================================================================
== Vitis HLS Report for 'matrix_vector'
================================================================
* Date:           Wed Mar 10 23:57:29 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        dft_hls
* Solution:       text_solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       55|       55|  0.550 us|  0.550 us|   56|   56|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_loop  |       53|       53|        47|          1|          1|     8|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 47


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 49
* Pipeline : 1
  Pipeline-0 : II = 1, D = 47, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 49 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 2 
49 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 50 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_0"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_1"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_2"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_3"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_4"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_5"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_6, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_6"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_7"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_0"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_1"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_2"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_3"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_4"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_5"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_6"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_7"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_Out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_Out"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%V_In_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_0"   --->   Operation 85 'read' 'V_In_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%empty = bitcast i32 %V_In_0_read"   --->   Operation 86 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%V_In_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_1"   --->   Operation 87 'read' 'V_In_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%empty_6 = bitcast i32 %V_In_1_read"   --->   Operation 88 'bitcast' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%V_In_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_2"   --->   Operation 89 'read' 'V_In_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%empty_7 = bitcast i32 %V_In_2_read"   --->   Operation 90 'bitcast' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%V_In_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_3"   --->   Operation 91 'read' 'V_In_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%empty_8 = bitcast i32 %V_In_3_read"   --->   Operation 92 'bitcast' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%V_In_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_4"   --->   Operation 93 'read' 'V_In_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%empty_9 = bitcast i32 %V_In_4_read"   --->   Operation 94 'bitcast' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%V_In_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_5"   --->   Operation 95 'read' 'V_In_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%empty_10 = bitcast i32 %V_In_5_read"   --->   Operation 96 'bitcast' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%V_In_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_6"   --->   Operation 97 'read' 'V_In_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%empty_11 = bitcast i32 %V_In_6_read"   --->   Operation 98 'bitcast' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%V_In_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_7"   --->   Operation 99 'read' 'V_In_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%empty_12 = bitcast i32 %V_In_7_read"   --->   Operation 100 'bitcast' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.58ns)   --->   "%br_ln9 = br void %arrayidx518.case.0" [simple_dft.cpp:9]   --->   Operation 101 'br' 'br_ln9' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%i = phi i4 0, void %.case.0, i4 %add_ln9, void %arrayidx518.case.0.split" [simple_dft.cpp:9]   --->   Operation 102 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.73ns)   --->   "%add_ln9 = add i4 %i, i4 1" [simple_dft.cpp:9]   --->   Operation 103 'add' 'add_ln9' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (1.30ns)   --->   "%icmp_ln9 = icmp_eq  i4 %i, i4 8" [simple_dft.cpp:9]   --->   Operation 104 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 105 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %arrayidx518.case.0.split, void" [simple_dft.cpp:9]   --->   Operation 106 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i4 %i" [simple_dft.cpp:9]   --->   Operation 107 'zext' 'zext_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%M_0_addr = getelementptr i32 %M_0, i64 0, i64 %zext_ln9" [simple_dft.cpp:16]   --->   Operation 108 'getelementptr' 'M_0_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 109 [2/2] (2.32ns)   --->   "%M_0_load = load i3 %M_0_addr" [simple_dft.cpp:16]   --->   Operation 109 'load' 'M_0_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 110 [1/2] (2.32ns)   --->   "%M_0_load = load i3 %M_0_addr" [simple_dft.cpp:16]   --->   Operation 110 'load' 'M_0_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %M_0_load" [simple_dft.cpp:16]   --->   Operation 111 'bitcast' 'bitcast_ln16' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 112 [4/4] (5.70ns)   --->   "%mul = fmul i32 %empty, i32 %bitcast_ln16" [simple_dft.cpp:16]   --->   Operation 112 'fmul' 'mul' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 113 [3/4] (5.70ns)   --->   "%mul = fmul i32 %empty, i32 %bitcast_ln16" [simple_dft.cpp:16]   --->   Operation 113 'fmul' 'mul' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 114 [2/4] (5.70ns)   --->   "%mul = fmul i32 %empty, i32 %bitcast_ln16" [simple_dft.cpp:16]   --->   Operation 114 'fmul' 'mul' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 115 [1/4] (5.70ns)   --->   "%mul = fmul i32 %empty, i32 %bitcast_ln16" [simple_dft.cpp:16]   --->   Operation 115 'fmul' 'mul' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%M_1_addr = getelementptr i32 %M_1, i64 0, i64 %zext_ln9" [simple_dft.cpp:16]   --->   Operation 116 'getelementptr' 'M_1_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 117 [2/2] (2.32ns)   --->   "%M_1_load = load i3 %M_1_addr" [simple_dft.cpp:16]   --->   Operation 117 'load' 'M_1_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 118 [5/5] (7.25ns)   --->   "%sum = fadd i32 %mul, i32 0" [simple_dft.cpp:16]   --->   Operation 118 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/2] (2.32ns)   --->   "%M_1_load = load i3 %M_1_addr" [simple_dft.cpp:16]   --->   Operation 119 'load' 'M_1_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 120 [4/5] (7.25ns)   --->   "%sum = fadd i32 %mul, i32 0" [simple_dft.cpp:16]   --->   Operation 120 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%bitcast_ln16_1 = bitcast i32 %M_1_load" [simple_dft.cpp:16]   --->   Operation 121 'bitcast' 'bitcast_ln16_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 122 [4/4] (5.70ns)   --->   "%mul_1 = fmul i32 %empty_6, i32 %bitcast_ln16_1" [simple_dft.cpp:16]   --->   Operation 122 'fmul' 'mul_1' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 123 [3/5] (7.25ns)   --->   "%sum = fadd i32 %mul, i32 0" [simple_dft.cpp:16]   --->   Operation 123 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [3/4] (5.70ns)   --->   "%mul_1 = fmul i32 %empty_6, i32 %bitcast_ln16_1" [simple_dft.cpp:16]   --->   Operation 124 'fmul' 'mul_1' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 125 [2/5] (7.25ns)   --->   "%sum = fadd i32 %mul, i32 0" [simple_dft.cpp:16]   --->   Operation 125 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [2/4] (5.70ns)   --->   "%mul_1 = fmul i32 %empty_6, i32 %bitcast_ln16_1" [simple_dft.cpp:16]   --->   Operation 126 'fmul' 'mul_1' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 127 [1/5] (7.25ns)   --->   "%sum = fadd i32 %mul, i32 0" [simple_dft.cpp:16]   --->   Operation 127 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/4] (5.70ns)   --->   "%mul_1 = fmul i32 %empty_6, i32 %bitcast_ln16_1" [simple_dft.cpp:16]   --->   Operation 128 'fmul' 'mul_1' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%M_2_addr = getelementptr i32 %M_2, i64 0, i64 %zext_ln9" [simple_dft.cpp:16]   --->   Operation 129 'getelementptr' 'M_2_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 130 [2/2] (2.32ns)   --->   "%M_2_load = load i3 %M_2_addr" [simple_dft.cpp:16]   --->   Operation 130 'load' 'M_2_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 131 [5/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul_1" [simple_dft.cpp:16]   --->   Operation 131 'fadd' 'sum_1' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [1/2] (2.32ns)   --->   "%M_2_load = load i3 %M_2_addr" [simple_dft.cpp:16]   --->   Operation 132 'load' 'M_2_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 133 [4/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul_1" [simple_dft.cpp:16]   --->   Operation 133 'fadd' 'sum_1' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln16_2 = bitcast i32 %M_2_load" [simple_dft.cpp:16]   --->   Operation 134 'bitcast' 'bitcast_ln16_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 135 [4/4] (5.70ns)   --->   "%mul_2 = fmul i32 %empty_7, i32 %bitcast_ln16_2" [simple_dft.cpp:16]   --->   Operation 135 'fmul' 'mul_2' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 136 [3/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul_1" [simple_dft.cpp:16]   --->   Operation 136 'fadd' 'sum_1' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 137 [3/4] (5.70ns)   --->   "%mul_2 = fmul i32 %empty_7, i32 %bitcast_ln16_2" [simple_dft.cpp:16]   --->   Operation 137 'fmul' 'mul_2' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 138 [2/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul_1" [simple_dft.cpp:16]   --->   Operation 138 'fadd' 'sum_1' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 139 [2/4] (5.70ns)   --->   "%mul_2 = fmul i32 %empty_7, i32 %bitcast_ln16_2" [simple_dft.cpp:16]   --->   Operation 139 'fmul' 'mul_2' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 140 [1/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul_1" [simple_dft.cpp:16]   --->   Operation 140 'fadd' 'sum_1' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 141 [1/4] (5.70ns)   --->   "%mul_2 = fmul i32 %empty_7, i32 %bitcast_ln16_2" [simple_dft.cpp:16]   --->   Operation 141 'fmul' 'mul_2' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 142 [1/1] (0.00ns)   --->   "%M_3_addr = getelementptr i32 %M_3, i64 0, i64 %zext_ln9" [simple_dft.cpp:16]   --->   Operation 142 'getelementptr' 'M_3_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_17 : Operation 143 [2/2] (2.32ns)   --->   "%M_3_load = load i3 %M_3_addr" [simple_dft.cpp:16]   --->   Operation 143 'load' 'M_3_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 144 [5/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul_2" [simple_dft.cpp:16]   --->   Operation 144 'fadd' 'sum_2' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 145 [1/2] (2.32ns)   --->   "%M_3_load = load i3 %M_3_addr" [simple_dft.cpp:16]   --->   Operation 145 'load' 'M_3_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 146 [4/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul_2" [simple_dft.cpp:16]   --->   Operation 146 'fadd' 'sum_2' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln16_3 = bitcast i32 %M_3_load" [simple_dft.cpp:16]   --->   Operation 147 'bitcast' 'bitcast_ln16_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_19 : Operation 148 [4/4] (5.70ns)   --->   "%mul_3 = fmul i32 %empty_8, i32 %bitcast_ln16_3" [simple_dft.cpp:16]   --->   Operation 148 'fmul' 'mul_3' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 149 [3/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul_2" [simple_dft.cpp:16]   --->   Operation 149 'fadd' 'sum_2' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 150 [3/4] (5.70ns)   --->   "%mul_3 = fmul i32 %empty_8, i32 %bitcast_ln16_3" [simple_dft.cpp:16]   --->   Operation 150 'fmul' 'mul_3' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 151 [2/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul_2" [simple_dft.cpp:16]   --->   Operation 151 'fadd' 'sum_2' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 152 [2/4] (5.70ns)   --->   "%mul_3 = fmul i32 %empty_8, i32 %bitcast_ln16_3" [simple_dft.cpp:16]   --->   Operation 152 'fmul' 'mul_3' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 153 [1/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul_2" [simple_dft.cpp:16]   --->   Operation 153 'fadd' 'sum_2' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 154 [1/4] (5.70ns)   --->   "%mul_3 = fmul i32 %empty_8, i32 %bitcast_ln16_3" [simple_dft.cpp:16]   --->   Operation 154 'fmul' 'mul_3' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 155 [1/1] (0.00ns)   --->   "%M_4_addr = getelementptr i32 %M_4, i64 0, i64 %zext_ln9" [simple_dft.cpp:16]   --->   Operation 155 'getelementptr' 'M_4_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_22 : Operation 156 [2/2] (2.32ns)   --->   "%M_4_load = load i3 %M_4_addr" [simple_dft.cpp:16]   --->   Operation 156 'load' 'M_4_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 157 [5/5] (7.25ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul_3" [simple_dft.cpp:16]   --->   Operation 157 'fadd' 'sum_3' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 158 [1/2] (2.32ns)   --->   "%M_4_load = load i3 %M_4_addr" [simple_dft.cpp:16]   --->   Operation 158 'load' 'M_4_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 159 [4/5] (7.25ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul_3" [simple_dft.cpp:16]   --->   Operation 159 'fadd' 'sum_3' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 160 [1/1] (0.00ns)   --->   "%bitcast_ln16_4 = bitcast i32 %M_4_load" [simple_dft.cpp:16]   --->   Operation 160 'bitcast' 'bitcast_ln16_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_24 : Operation 161 [4/4] (5.70ns)   --->   "%mul_4 = fmul i32 %empty_9, i32 %bitcast_ln16_4" [simple_dft.cpp:16]   --->   Operation 161 'fmul' 'mul_4' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 162 [3/5] (7.25ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul_3" [simple_dft.cpp:16]   --->   Operation 162 'fadd' 'sum_3' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 163 [3/4] (5.70ns)   --->   "%mul_4 = fmul i32 %empty_9, i32 %bitcast_ln16_4" [simple_dft.cpp:16]   --->   Operation 163 'fmul' 'mul_4' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 164 [2/5] (7.25ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul_3" [simple_dft.cpp:16]   --->   Operation 164 'fadd' 'sum_3' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 165 [2/4] (5.70ns)   --->   "%mul_4 = fmul i32 %empty_9, i32 %bitcast_ln16_4" [simple_dft.cpp:16]   --->   Operation 165 'fmul' 'mul_4' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 166 [1/5] (7.25ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul_3" [simple_dft.cpp:16]   --->   Operation 166 'fadd' 'sum_3' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 167 [1/4] (5.70ns)   --->   "%mul_4 = fmul i32 %empty_9, i32 %bitcast_ln16_4" [simple_dft.cpp:16]   --->   Operation 167 'fmul' 'mul_4' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 168 [1/1] (0.00ns)   --->   "%M_5_addr = getelementptr i32 %M_5, i64 0, i64 %zext_ln9" [simple_dft.cpp:16]   --->   Operation 168 'getelementptr' 'M_5_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_27 : Operation 169 [2/2] (2.32ns)   --->   "%M_5_load = load i3 %M_5_addr" [simple_dft.cpp:16]   --->   Operation 169 'load' 'M_5_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 170 [5/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_4" [simple_dft.cpp:16]   --->   Operation 170 'fadd' 'sum_4' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 171 [1/2] (2.32ns)   --->   "%M_5_load = load i3 %M_5_addr" [simple_dft.cpp:16]   --->   Operation 171 'load' 'M_5_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 172 [4/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_4" [simple_dft.cpp:16]   --->   Operation 172 'fadd' 'sum_4' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 173 [1/1] (0.00ns)   --->   "%bitcast_ln16_5 = bitcast i32 %M_5_load" [simple_dft.cpp:16]   --->   Operation 173 'bitcast' 'bitcast_ln16_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_29 : Operation 174 [4/4] (5.70ns)   --->   "%mul_5 = fmul i32 %empty_10, i32 %bitcast_ln16_5" [simple_dft.cpp:16]   --->   Operation 174 'fmul' 'mul_5' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 175 [3/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_4" [simple_dft.cpp:16]   --->   Operation 175 'fadd' 'sum_4' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 176 [3/4] (5.70ns)   --->   "%mul_5 = fmul i32 %empty_10, i32 %bitcast_ln16_5" [simple_dft.cpp:16]   --->   Operation 176 'fmul' 'mul_5' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 177 [2/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_4" [simple_dft.cpp:16]   --->   Operation 177 'fadd' 'sum_4' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 178 [2/4] (5.70ns)   --->   "%mul_5 = fmul i32 %empty_10, i32 %bitcast_ln16_5" [simple_dft.cpp:16]   --->   Operation 178 'fmul' 'mul_5' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 179 [1/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_4" [simple_dft.cpp:16]   --->   Operation 179 'fadd' 'sum_4' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 180 [1/4] (5.70ns)   --->   "%mul_5 = fmul i32 %empty_10, i32 %bitcast_ln16_5" [simple_dft.cpp:16]   --->   Operation 180 'fmul' 'mul_5' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 181 [1/1] (0.00ns)   --->   "%M_6_addr = getelementptr i32 %M_6, i64 0, i64 %zext_ln9" [simple_dft.cpp:16]   --->   Operation 181 'getelementptr' 'M_6_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_32 : Operation 182 [2/2] (2.32ns)   --->   "%M_6_load = load i3 %M_6_addr" [simple_dft.cpp:16]   --->   Operation 182 'load' 'M_6_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 183 [5/5] (7.25ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul_5" [simple_dft.cpp:16]   --->   Operation 183 'fadd' 'sum_5' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 184 [1/2] (2.32ns)   --->   "%M_6_load = load i3 %M_6_addr" [simple_dft.cpp:16]   --->   Operation 184 'load' 'M_6_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 185 [4/5] (7.25ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul_5" [simple_dft.cpp:16]   --->   Operation 185 'fadd' 'sum_5' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 186 [1/1] (0.00ns)   --->   "%bitcast_ln16_6 = bitcast i32 %M_6_load" [simple_dft.cpp:16]   --->   Operation 186 'bitcast' 'bitcast_ln16_6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_34 : Operation 187 [4/4] (5.70ns)   --->   "%mul_6 = fmul i32 %empty_11, i32 %bitcast_ln16_6" [simple_dft.cpp:16]   --->   Operation 187 'fmul' 'mul_6' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 188 [3/5] (7.25ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul_5" [simple_dft.cpp:16]   --->   Operation 188 'fadd' 'sum_5' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 189 [3/4] (5.70ns)   --->   "%mul_6 = fmul i32 %empty_11, i32 %bitcast_ln16_6" [simple_dft.cpp:16]   --->   Operation 189 'fmul' 'mul_6' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 190 [2/5] (7.25ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul_5" [simple_dft.cpp:16]   --->   Operation 190 'fadd' 'sum_5' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 191 [2/4] (5.70ns)   --->   "%mul_6 = fmul i32 %empty_11, i32 %bitcast_ln16_6" [simple_dft.cpp:16]   --->   Operation 191 'fmul' 'mul_6' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 192 [1/5] (7.25ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul_5" [simple_dft.cpp:16]   --->   Operation 192 'fadd' 'sum_5' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 193 [1/4] (5.70ns)   --->   "%mul_6 = fmul i32 %empty_11, i32 %bitcast_ln16_6" [simple_dft.cpp:16]   --->   Operation 193 'fmul' 'mul_6' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 194 [1/1] (0.00ns)   --->   "%M_7_addr = getelementptr i32 %M_7, i64 0, i64 %zext_ln9" [simple_dft.cpp:16]   --->   Operation 194 'getelementptr' 'M_7_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_37 : Operation 195 [2/2] (2.32ns)   --->   "%M_7_load = load i3 %M_7_addr" [simple_dft.cpp:16]   --->   Operation 195 'load' 'M_7_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 196 [5/5] (7.25ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_6" [simple_dft.cpp:16]   --->   Operation 196 'fadd' 'sum_6' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 197 [1/2] (2.32ns)   --->   "%M_7_load = load i3 %M_7_addr" [simple_dft.cpp:16]   --->   Operation 197 'load' 'M_7_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 198 [4/5] (7.25ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_6" [simple_dft.cpp:16]   --->   Operation 198 'fadd' 'sum_6' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 199 [1/1] (0.00ns)   --->   "%bitcast_ln16_7 = bitcast i32 %M_7_load" [simple_dft.cpp:16]   --->   Operation 199 'bitcast' 'bitcast_ln16_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_39 : Operation 200 [4/4] (5.70ns)   --->   "%mul_7 = fmul i32 %empty_12, i32 %bitcast_ln16_7" [simple_dft.cpp:16]   --->   Operation 200 'fmul' 'mul_7' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 201 [3/5] (7.25ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_6" [simple_dft.cpp:16]   --->   Operation 201 'fadd' 'sum_6' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 202 [3/4] (5.70ns)   --->   "%mul_7 = fmul i32 %empty_12, i32 %bitcast_ln16_7" [simple_dft.cpp:16]   --->   Operation 202 'fmul' 'mul_7' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 203 [2/5] (7.25ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_6" [simple_dft.cpp:16]   --->   Operation 203 'fadd' 'sum_6' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 204 [2/4] (5.70ns)   --->   "%mul_7 = fmul i32 %empty_12, i32 %bitcast_ln16_7" [simple_dft.cpp:16]   --->   Operation 204 'fmul' 'mul_7' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 205 [1/5] (7.25ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_6" [simple_dft.cpp:16]   --->   Operation 205 'fadd' 'sum_6' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 206 [1/4] (5.70ns)   --->   "%mul_7 = fmul i32 %empty_12, i32 %bitcast_ln16_7" [simple_dft.cpp:16]   --->   Operation 206 'fmul' 'mul_7' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 207 [5/5] (7.25ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_7" [simple_dft.cpp:16]   --->   Operation 207 'fadd' 'sum_7' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 208 [4/5] (7.25ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_7" [simple_dft.cpp:16]   --->   Operation 208 'fadd' 'sum_7' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 209 [3/5] (7.25ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_7" [simple_dft.cpp:16]   --->   Operation 209 'fadd' 'sum_7' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 210 [2/5] (7.25ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_7" [simple_dft.cpp:16]   --->   Operation 210 'fadd' 'sum_7' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 211 [1/5] (7.25ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_7" [simple_dft.cpp:16]   --->   Operation 211 'fadd' 'sum_7' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.32>
ST_48 : Operation 212 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [simple_dft.cpp:11]   --->   Operation 212 'specpipeline' 'specpipeline_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_48 : Operation 213 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [simple_dft.cpp:11]   --->   Operation 213 'specloopname' 'specloopname_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_48 : Operation 214 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i32 %sum_7" [simple_dft.cpp:19]   --->   Operation 214 'bitcast' 'bitcast_ln19' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_48 : Operation 215 [1/1] (0.00ns)   --->   "%V_Out_addr = getelementptr i32 %V_Out, i64 0, i64 %zext_ln9" [simple_dft.cpp:19]   --->   Operation 215 'getelementptr' 'V_Out_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_48 : Operation 216 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i3 %V_Out_addr" [simple_dft.cpp:19]   --->   Operation 216 'store' 'store_ln19' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_48 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx518.case.0"   --->   Operation 217 'br' 'br_ln0' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 49 <SV = 2> <Delay = 0.00>
ST_49 : Operation 218 [1/1] (0.00ns)   --->   "%ret_ln40 = ret" [simple_dft.cpp:40]   --->   Operation 218 'ret' 'ret_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', simple_dft.cpp:9) with incoming values : ('add_ln9', simple_dft.cpp:9) [71]  (1.59 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i', simple_dft.cpp:9) with incoming values : ('add_ln9', simple_dft.cpp:9) [71]  (0 ns)
	'getelementptr' operation ('M_0_addr', simple_dft.cpp:16) [80]  (0 ns)
	'load' operation ('M_0_load', simple_dft.cpp:16) on array 'M_0' [81]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('M_0_load', simple_dft.cpp:16) on array 'M_0' [81]  (2.32 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', simple_dft.cpp:16) [83]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', simple_dft.cpp:16) [83]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', simple_dft.cpp:16) [83]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', simple_dft.cpp:16) [83]  (5.7 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [84]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [84]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [84]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [84]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [84]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [89]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [89]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [89]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [89]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [89]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [94]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [94]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [94]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [94]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [94]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [99]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [99]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [99]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [99]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [99]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [104]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [104]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [104]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [104]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [104]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [109]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [109]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [109]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [109]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [109]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [114]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [114]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [114]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [114]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [114]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [119]  (7.26 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [119]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [119]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [119]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', simple_dft.cpp:16) [119]  (7.26 ns)

 <State 48>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln19', simple_dft.cpp:19) of variable 'bitcast_ln19', simple_dft.cpp:19 on array 'V_Out' [122]  (2.32 ns)

 <State 49>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
