Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 28 Nov 2018 12:09:34 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga007.jf.intel.com (orsmga007.jf.intel.com [10.7.209.58])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 7A177580460;
	Tue, 27 Nov 2018 16:59:17 -0800 (PST)
Received: from fmsmga102.fm.intel.com ([10.1.193.69])
  by orsmga007-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 27 Nov 2018 16:59:16 -0800
X-SG-BADATTACHMENTNOREPLY: True
IronPort-PHdr: =?us-ascii?q?9a23=3A6KIu8BBmJvhAsp4IE8ixUyQJP3N1i/DPJgcQr6Af?=
 =?us-ascii?q?oPdwSP7/pMqwAkXT6L1XgUPTWs2DsrQY07qQ6/iocFdDyK7JiGoFfp1IWk1Nou?=
 =?us-ascii?q?QttCtkPvS4D1bmJuXhdS0wEZcKflZk+3amLRodQ56mNBXdrXKo8DEdBAj0OxZr?=
 =?us-ascii?q?KeTpAI7SiNm82/yv95HJbAhEmDmwbaluIBmqsA7cqtQYjYx+J6gr1xDHuGFIe+?=
 =?us-ascii?q?NYxWNpIVKcgRPx7dqu8ZBg7ipdpesv+9ZPXqvmcas4S6dYDCk9PGAu+MLrrxjD?=
 =?us-ascii?q?QhCR6XYaT24bjwBHAwnB7BH9Q5fxri73vfdz1SWGIcH7S60/VDK/5KlpVRDokj?=
 =?us-ascii?q?8KODE38G7VisJ+gqFVrg+/qRNjzIDUe5mVOfhlc6PBZNMXX3ZNUtpNWyFDBI63?=
 =?us-ascii?q?cosBD/AGPeZdt4TzukUBogG4BQKxBOzg0DlIhnDr1qA9yOQuDxvJ3Ao6E9MAqn?=
 =?us-ascii?q?vUqtr1ObwRUe+r1qnIyyvMb/dM1Tf68ojIfQksrPeRVrx+dsrRzFMgFwLDjliI?=
 =?us-ascii?q?qIzlOT2V1v4XvGeG8eVvT/+gh3QgqwFrrTiiwNonhIrRho8N1FzI6SF0zJwoKd?=
 =?us-ascii?q?C2VkJ3e8OoHZhMuy2ANoZ7QNsuT390tCs+0LELup62cDIUxJg52hLTcfyKf5WO?=
 =?us-ascii?q?7xn+TuieOy14i2hgeL+nhxa970ygyurkW8mq31ZFsDBFnsPPtn8TzRzT7NaISv?=
 =?us-ascii?q?9n8kemwzaP2Bjf6uBCIU8qiarWM4AtzqI0m5YJrEjOEDH6lF/rgKKVakko4Oml?=
 =?us-ascii?q?5ub/brXjvJCcNot0ig/kMqQpn8yyGeA4MgkIX2iG9uWwzb7j8lPjQLVMkPI2lr?=
 =?us-ascii?q?DVsJfUJMQduKG5GRRY0pgs6xmhFTeqytcYkmcdLFJDZh2Hi5LlO1bUIPD3Ffu/?=
 =?us-ascii?q?mUijkC93x/DaOb3sGpHNLnnAkLj/Z7p85FNcxRE3zdBe4ZJUF74ALOjyWk/3qN?=
 =?us-ascii?q?zXEBs5PxaozObgDdV3zpkeVn6XAq+FLKPStkeF5uI1LOmNeI8aojH9J+Il5/7z?=
 =?us-ascii?q?l3A5n1AdcLKt3ZsWbnC4A/tnL1+YYXrqntcOD2MKshAiQ+ztjV2ISSRTaGqqX6?=
 =?us-ascii?q?Ig+jE7D5qrDYXERo+zmrCB3yC7HptQZmBBEV2MFXbod4OZW/YDci6SI8lhkiAa?=
 =?us-ascii?q?WrilUYMuyRautAriwbp9MuXU4jEYtY7k1NVt/eLTjhEy9Tt3D8iHyWGCVWN0k3?=
 =?us-ascii?q?gMRz832qB/vEN8xk2C0ah+n/xXC9hT6+lVXQc9MJ7W1/Z6BMzqWgLdYteJT06r?=
 =?us-ascii?q?Qta8DjE3VN4xx94ObFx7G9WtlR3D2yuqA7kIl72EHpA086Tc32TvKMZ50XrJyK?=
 =?us-ascii?q?4hj1w+SMtVKWKmnrJ/9xTUB4PRjkqWjbiqeroG0C7N7miDy3GOs19eUAJ3VaXF?=
 =?us-ascii?q?XnUfZk/NoNT950PCSaKuCLs9PgtAz86CNrVFatnzgVpaQ/fjPczUY3itlGeoGR?=
 =?us-ascii?q?aI2rSMYZL3dGoHwiXSFlIIkwAJ8naALggxGCGhrnnaDDxvE1Lvfkzt/fN/qHO9?=
 =?us-ascii?q?Uk870QWKY1d92Lqy/x4fneacRO8L3rIYpCchrC15HEq839LTDNqAuwphfaVGbd?=
 =?us-ascii?q?Mh+ltH0njZtwh8PpymIKBvnVoecwVxv0Pz2BR7EIRAkc42rHw0yAp+M76X0FRE?=
 =?us-ascii?q?dzmAx5D/JqXXKnXu/BCoc6PZwFXe38iZ+6gR6PU0sU7svBy0GUU49XVn0N5V02?=
 =?us-ascii?q?WH65XODQoSV4/xU0kt+xh7obHafjcy54fO2XJwNqm0tyfI28g1C+s91hagY9Bf?=
 =?us-ascii?q?PbuEFQ/vCcEVG9KiKe0qm1ezaBIEM/tf9Ko1P8OgavuH17SnPOdmnDK6k2tH5J?=
 =?us-ascii?q?px3V6L9yp5UuTIxYoKw+mE3gubUDfxlE2hssHrlo9efzEdA22/xTLiBIFPfK1y?=
 =?us-ascii?q?fJ8HBnu0LM2z29pxmYTtW3le9FO4A1MG2cmpeQedblDn3A1Q01gXrmKjmSei0z?=
 =?us-ascii?q?N0lDQppLKF3CPS2+TiaAYHOmlTSWhijFfgO4i1g8oBXEi1aQgkjx+l5Uf8x6hG?=
 =?us-ascii?q?q6VzNWjTQUFUfyfoK2FuSLe/tr2HY8RX8pMnrT1XUPigYVCdUrP9oQEV0zngH2?=
 =?us-ascii?q?tdwzA3bSqqtY/6nxx5iWKdKmh8rHzCdMF0xBff4sHcRPFL0joHQil4lSfYBlym?=
 =?us-ascii?q?M9a1+tWUko/JsvqiWGK5Sp1TbS7rwJuAtSSh4m1mGx+/n/G1mtD8FQg60Cn718?=
 =?us-ascii?q?RlVCnSrRb8ZJXr2Lq+Me59YkZoA1r84dJgGo5iioswmI0Q2X8Ci5WW53UHkH3/?=
 =?us-ascii?q?MdVG2a3kanoNSiUGw9rU4AjjxU1iIWiFx4P/VnWB3MRhY8O2bX8R2iI498pKEr?=
 =?us-ascii?q?ub7KRYnStppVq1tQfRYfl+njgH0/cv5mAVg/oVuAUz1CWSGa4dHVNXPSH3kxSI?=
 =?us-ascii?q?7ta+rLhYZWq1cLiw0lZ+ks6lDL2Yvg5cX3P5cI84HSBs9sV/LE7M0Hrr54H4f9?=
 =?us-ascii?q?nQaMgftxyOnBfGkuhVM4kxlvsRiCpjOGL9u2AlyuEhgRxv25G6oJaIK2F38K2l?=
 =?us-ascii?q?BR5YMyX/Z9kP9TH1kaZegsGW0pi0EZp7HTULWIboQeisEDIPrvnnMweOEDshqn?=
 =?us-ascii?q?aUA7bfHAmf6Ft4oHLLCZykK3aXJHwBx9V4WBadPFBfgBwTXDginJ42DAWqy9L6?=
 =?us-ascii?q?cEtj+jAd/F34qgZPyuJ1MRnwSHzfqRysajc1TpifMRVX4htD50fTLcyR8OZzEz?=
 =?us-ascii?q?tE8Z2mqQyHMnabaBhQDWEVRkyEAEjuP7mp5dnd6uiYG/CxL/3UbbWVruxeUfiI?=
 =?us-ascii?q?yImr0otn+TaMK8qOMmNjD/09xkpMQ3R5F97FlDUITiwdjzjNYNKDpBeg5i13qd?=
 =?us-ascii?q?iy8PT1VwLu5ouPCLpSPc9s+xCshqeDOPCfhDxkKTZDzZ4MwX7IyL4C3F8dkS1u?=
 =?us-ascii?q?dj+tEageui7JVq7fhqhXDxsDYSNpKMRI97483hVKOcPDkNz1y6V3juQrBFZFT1?=
 =?us-ascii?q?DhnsCpaNcOI2G8MlPHGUmKOK6HJT3N38H4f6e8RadMg+VTsh26oSybHFP7PjSf?=
 =?us-ascii?q?iznpUAiiMf1NjCGeJhBRpJuxfQptCWf9StLrcRm7MN5xjT0rzrw4nHLKNWgAMT?=
 =?us-ascii?q?did0NBtKGf7SRdgv9nAWxO8mJlLfWYmyae9+TZKowZsf1uAiR1keJV+HU7y7tP?=
 =?us-ascii?q?4yFCS/x4gy/Srt9oo1G7neiD0DtnUBxSqjlVgIKHp1ltOaLc9soIZXGR8AgM62?=
 =?us-ascii?q?abAggirNt/DdjupqUWzcLAx4zpLzIXyN/d+4MjDs7bYJacPXMndwXgHjH8DwYf?=
 =?us-ascii?q?SzOvc2bFiBoOw7mp6nSJo81i+dDXk50UR+oDWQ=3D=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0AbAADv5/1bh0O0hNFkHgEGBwaBUQkLA?=
 =?us-ascii?q?YJpgQIng3mWLRSXLIFzFBgLCAGEQIMaIjQJDQEDAQEBAQEBAgETAQEBCA0JCCk?=
 =?us-ascii?q?jDII2IoJkAQEBAQIBAQEBIAQZAQEsCwEFCQEBCAILCgMCAiYCAgMfBQEMAQUBH?=
 =?us-ascii?q?BkFgxwBgXkIBQqKbJAHPIodcHwzgnYBAQWHPAiBC4lmgRyBVz+BEYMSgx4BBIF?=
 =?us-ascii?q?egwSCV5AZj3UHAoIcBIRdhhiEHBiCJo5lLI0bimIPIYElgg0zGjBDMQaCNQmCE?=
 =?us-ascii?q?gwXhzWBKYMZgkcfMoEFAQGMVwEB?=
X-IPAS-Result: =?us-ascii?q?A0AbAADv5/1bh0O0hNFkHgEGBwaBUQkLAYJpgQIng3mWLRS?=
 =?us-ascii?q?XLIFzFBgLCAGEQIMaIjQJDQEDAQEBAQEBAgETAQEBCA0JCCkjDII2IoJkAQEBA?=
 =?us-ascii?q?QIBAQEBIAQZAQEsCwEFCQEBCAILCgMCAiYCAgMfBQEMAQUBHBkFgxwBgXkIBQq?=
 =?us-ascii?q?KbJAHPIodcHwzgnYBAQWHPAiBC4lmgRyBVz+BEYMSgx4BBIFegwSCV5AZj3UHA?=
 =?us-ascii?q?oIcBIRdhhiEHBiCJo5lLI0bimIPIYElgg0zGjBDMQaCNQmCEgwXhzWBKYMZgkc?=
 =?us-ascii?q?fMoEFAQGMVwEB?=
X-IronPort-AV: E=Sophos;i="5.56,288,1539673200"; 
   d="scan'208";a="54598377"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from vger.kernel.org ([209.132.180.67])
  by mtab.intel.com with ESMTP; 27 Nov 2018 16:59:14 -0800
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1727095AbeK1L6y (ORCPT <rfc822;like.xu@linux.intel.com>
        + 23 others); Wed, 28 Nov 2018 06:58:54 -0500
Received: from mail.kernel.org ([198.145.29.99]:52318 "EHLO mail.kernel.org"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1726457AbeK1L6x (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Wed, 28 Nov 2018 06:58:53 -0500
Received: from mail-wr1-f51.google.com (mail-wr1-f51.google.com [209.85.221.51])
        (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
        (No client certificate requested)
        by mail.kernel.org (Postfix) with ESMTPSA id 3A0DA20645;
        Wed, 28 Nov 2018 00:59:09 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
        s=default; t=1543366749;
        bh=7q54EERWrarCm09cdl5l6CxJn23chAyNp6Jjc1wr4Ck=;
        h=References:In-Reply-To:From:Date:Subject:To:Cc:From;
        b=NZYKLGhZD6YUBlFMzPwRuS+Zwp7BVa3wiC32o7vEPWqzxog4/XE2QFp5leOeR23JP
         AjNnbtdDjnDdvA/gfYJP33FTv2RCkIfGdkPYVGBKCO3uzGL8hMTm7LG+HQDZzb92zK
         Ot8vjMGpzJfai61AbTjIciuekTUs0sRG/ZBciyJg=
Received: by mail-wr1-f51.google.com with SMTP id j2so24601670wrw.1;
        Tue, 27 Nov 2018 16:59:09 -0800 (PST)
X-Gm-Message-State: AA+aEWZw7QNij29Y3BXPDiU0CUsoxGV96xfN0LdEqKjvWkND1KPVhSN+
        YcyQFK5WTBIdeXERr+yj6gWCL0HkQpNrUWpZg/I=
X-Google-Smtp-Source: AFSGD/W4Pe6m5arwhWIjPAcyjW9WvUUpUTdDj6zBbZ3ZMyQuFZwpSobhdTQnr7MY85JRZ2pW2R0e9Tkas6sy3VUI2+A=
X-Received: by 2002:a5d:66c1:: with SMTP id k1mr28529061wrw.132.1543366747701;
 Tue, 27 Nov 2018 16:59:07 -0800 (PST)
MIME-Version: 1.0
References: <20181127034254.24721-1-weiyi.lu@mediatek.com> <20181127034254.24721-5-weiyi.lu@mediatek.com>
 <CAGp9Lzro5YHCYqzOWFJJa4g75odf6yK52cean_aS3p2STOtJYg@mail.gmail.com> <CANMq1KB4tt9jdmE+LJXfji=QXC9-6wuhXWjJPkpNfo6hEMXH=A@mail.gmail.com>
In-Reply-To: <CANMq1KB4tt9jdmE+LJXfji=QXC9-6wuhXWjJPkpNfo6hEMXH=A@mail.gmail.com>
From: Sean Wang <sean.wang@kernel.org>
Date: Tue, 27 Nov 2018 16:58:57 -0800
X-Gmail-Original-Message-ID: <CAGp9LzqfgLa03p-bEOQaT2qtuOEqUL3e04nDS38TbZ2-2Ohauw@mail.gmail.com>
Message-ID: <CAGp9LzqfgLa03p-bEOQaT2qtuOEqUL3e04nDS38TbZ2-2Ohauw@mail.gmail.com>
Subject: Re: [PATCH v2 03/11] clk: mediatek: Disable tuner_en before change
 PLL rate
To: drinkcat@chromium.org
Cc: weiyi.lu@mediatek.com, Matthias Brugger <matthias.bgg@gmail.com>,
        sboyd@codeaurora.org, robh@kernel.org, jamesjj.liao@mediatek.com,
        srv_heupstream@mediatek.com, linux-kernel@vger.kernel.org,
        fan.chen@mediatek.com, linux-mediatek@lists.infradead.org,
        owen.chen@mediatek.com, linux-clk@vger.kernel.org,
        linux-arm-kernel@lists.infradead.org
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

>
> On Wed, Nov 28, 2018 at 4:37 AM Sean Wang <sean.wang@kernel.org> wrote:
> >
> > Weiyi Lu <weiyi.lu@mediatek.com> =E6=96=BC 2018=E5=B9=B411=E6=9C=8826=
=E6=97=A5 =E9=80=B1=E4=B8=80 =E4=B8=8B=E5=8D=887:45=E5=AF=AB=E9=81=93=EF=BC=
=9A
> > >
> > > From: Owen Chen <owen.chen@mediatek.com>
> > >
> > > PLLs with tuner_en bit, such as APLL1, need to disable
> > > tuner_en before apply new frequency settings, or the new frequency
> > > settings (pcw) will not be applied.
> > > The tuner_en bit will be disabled during changing PLL rate
> > > and be restored after new settings applied.
> >
> > It looks like a bug fix. If so, you should add a fixes tag and even cc
> > stable tree
> >
> > >
> > > Signed-off-by: Owen Chen <owen.chen@mediatek.com>
> > > ---
> > >  drivers/clk/mediatek/clk-pll.c | 33 +++++++++++++++++++++++++++++++-=
-
> > >  1 file changed, 31 insertions(+), 2 deletions(-)
> > >
> > > diff --git a/drivers/clk/mediatek/clk-pll.c b/drivers/clk/mediatek/cl=
k-pll.c
> > > index 1db161aced31..81400601f107 100644
> > > --- a/drivers/clk/mediatek/clk-pll.c
> > > +++ b/drivers/clk/mediatek/clk-pll.c
> > > @@ -27,7 +27,7 @@
> > >  #define CON0_BASE_EN           BIT(0)
> > >  #define CON0_PWR_ON            BIT(0)
> > >  #define CON0_ISO_EN            BIT(1)
> > > -#define CON0_PCW_CHG           BIT(31)
> > > +#define CON1_PCW_CHG           BIT(31)
> >
> > it seems like an unnecessary change
>
> Below, you have:
> con1 |=3D CON1_PCW_CHG;
>
> Presumably PCW_CHG is on BIT(31) of CON1(?), so I think this is a good
> change. Maybe this needs to be a separate patch, though?
>

Sure, for me it's not easily understood why the change is necessary
from the description. If it's really another fixup, it should be moved
to a separate patch or add more explanations about that in the same
patch.

> > >
> > >  #define AUDPLL_TUNER_EN                BIT(31)
> > >
> > > @@ -97,9 +97,31 @@ static void mtk_pll_set_rate_regs(struct mtk_clk_p=
ll *pll, u32 pcw,
> > >  {
> > >         u32 con1, val;
> > >         int pll_en;
> > > +       u32 tuner_en =3D 0;
> > > +       u32 tuner_en_mask;
> > > +       void __iomem *tuner_en_addr =3D NULL;
> > >
> > >         pll_en =3D readl(pll->base_addr + REG_CON0) & CON0_BASE_EN;
> > >
> > > +       /* disable tuner */
> >
> > similar code pieces are ready on mtk_pll_[un]prepare. maybe we can add
> > common tuner operations for them to reuse.
> >
> > > +       if (pll->tuner_en_addr) {
> > > +               tuner_en_addr =3D pll->tuner_en_addr;
> > > +               tuner_en_mask =3D BIT(pll->data->tuner_en_bit);
> > > +       } else if (pll->tuner_addr) {
> > > +               tuner_en_addr =3D pll->tuner_addr;
> > > +               tuner_en_mask =3D AUDPLL_TUNER_EN;
> > > +       }
> > > +
> > > +       if (tuner_en_addr) {
> > > +               val =3D readl(tuner_en_addr);
> > > +               tuner_en =3D val & tuner_en_mask;
> > > +
> > > +               if (tuner_en) {
> > > +                       val &=3D ~tuner_en_mask;
> > > +                       writel(val, tuner_en_addr);
> > > +               }
> > > +       }
> > > +
> > >         /* set postdiv */
> > >         val =3D readl(pll->pd_addr);
> > >         val &=3D ~(POSTDIV_MASK << pll->data->pd_shift);
> > > @@ -120,12 +142,19 @@ static void mtk_pll_set_rate_regs(struct mtk_cl=
k_pll *pll, u32 pcw,
> > >         con1 =3D readl(pll->base_addr + REG_CON1);
> > >
> > >         if (pll_en)
> > > -               con1 |=3D CON0_PCW_CHG;
> > > +               con1 |=3D CON1_PCW_CHG;
> > >
> > >         writel(con1, pll->base_addr + REG_CON1);
> > >         if (pll->tuner_addr)
> > >                 writel(con1 + 1, pll->tuner_addr);
> > >
> > > +       /* restore tuner_en */
> > > +       if (tuner_en_addr && tuner_en) {
> >
> > if (tuner_en) is sufficient
> >
> > > +               val =3D readl(tuner_en_addr);
> > > +               val |=3D tuner_en_mask;
> > > +               writel(val, tuner_en_addr);
> > > +       }
> > > +
> > >         if (pll_en)
> > >                 udelay(20);
> > >  }
> > > --
> > > 2.18.0
> > >
> > >
> > > _______________________________________________
> > > Linux-mediatek mailing list
> > > Linux-mediatek@lists.infradead.org
> > > http://lists.infradead.org/mailman/listinfo/linux-mediatek
