

================================================================
== Vivado HLS Report for 'doHist'
================================================================
* Date:           Thu Mar 30 21:38:46 2017

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        hist_core
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.22|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  153858|  153858|  153859|  153859|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |     256|     256|         1|          1|          1|    256|    yes   |
        |- Loop 2  |  153600|  153600|         2|          -|          -|  76800|    no    |
        +----------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     91|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     548|    700|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     96|
|Register         |        -|      -|      53|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     601|    887|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+-----+-----+
    |         Instance        |         Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+-----------------------+---------+-------+-----+-----+
    |doHist_CRTL_BUS_s_axi_U  |doHist_CRTL_BUS_s_axi  |        0|      0|  548|  700|
    +-------------------------+-----------------------+---------+-------+-----+-----+
    |Total                    |                       |        0|      0|  548|  700|
    +-------------------------+-----------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |idxHist_1_fu_136_p2   |     +    |      0|  0|   9|           9|           1|
    |idxPixel_1_fu_153_p2  |     +    |      0|  0|  17|          17|           1|
    |tmp_4_fu_168_p2       |     +    |      0|  0|  32|          32|           1|
    |ap_sig_bdd_86         |    and   |      0|  0|   1|           1|           1|
    |exitcond2_fu_130_p2   |   icmp   |      0|  0|  11|           9|          10|
    |exitcond_fu_147_p2    |   icmp   |      0|  0|  21|          17|          17|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  91|          85|          31|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |   2|          5|    2|         10|
    |histo_Addr_A_orig  |  32|          4|   32|        128|
    |histo_Din_A        |  32|          3|   32|         96|
    |histo_WEN_A        |   4|          2|    4|          8|
    |idxHist_reg_107    |   9|          2|    9|         18|
    |idxPixel_reg_118   |  17|          2|   17|         34|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  96|         18|   96|        294|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   2|   0|    2|          0|
    |histo_addr_1_reg_191  |   8|   0|    8|          0|
    |idxHist_reg_107       |   9|   0|    9|          0|
    |idxPixel_1_reg_186    |  17|   0|   17|          0|
    |idxPixel_reg_118      |  17|   0|   17|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  53|   0|   53|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------------+-----+-----+------------+-------------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_AWADDR   |  in |    5|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_ARADDR   |  in |    5|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |      CRTL_BUS     |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |       doHist      | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |       doHist      | return value |
|interrupt               | out |    1| ap_ctrl_hs |       doHist      | return value |
|inStream_TDATA          |  in |    8|    axis    | inStream_V_data_V |    pointer   |
|inStream_TVALID         |  in |    1|    axis    | inStream_V_data_V |    pointer   |
|inStream_TREADY         | out |    1|    axis    | inStream_V_dest_V |    pointer   |
|inStream_TDEST          |  in |    6|    axis    | inStream_V_dest_V |    pointer   |
|inStream_TKEEP          |  in |    1|    axis    | inStream_V_keep_V |    pointer   |
|inStream_TSTRB          |  in |    1|    axis    | inStream_V_strb_V |    pointer   |
|inStream_TUSER          |  in |    2|    axis    | inStream_V_user_V |    pointer   |
|inStream_TLAST          |  in |    1|    axis    | inStream_V_last_V |    pointer   |
|inStream_TID            |  in |    5|    axis    |  inStream_V_id_V  |    pointer   |
|histo_Addr_A            | out |   32|    bram    |       histo       |     array    |
|histo_EN_A              | out |    1|    bram    |       histo       |     array    |
|histo_WEN_A             | out |    4|    bram    |       histo       |     array    |
|histo_Din_A             | out |   32|    bram    |       histo       |     array    |
|histo_Dout_A            |  in |   32|    bram    |       histo       |     array    |
|histo_Clk_A             | out |    1|    bram    |       histo       |     array    |
|histo_Rst_A             | out |    1|    bram    |       histo       |     array    |
+------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond2)
	2  / (!exitcond2)
3 --> 
	4  / (!exitcond)
4 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.39ns
ST_1: stg_5 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_V_data_V), !map !7

ST_1: stg_6 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_keep_V), !map !11

ST_1: stg_7 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_strb_V), !map !15

ST_1: stg_8 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !19

ST_1: stg_9 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !23

ST_1: stg_10 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !27

ST_1: stg_11 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !31

ST_1: stg_12 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %histo), !map !35

ST_1: stg_13 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @str) nounwind

ST_1: stg_14 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_15 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_16 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface([256 x i32]* %histo, [5 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_17 [1/1] 1.39ns
:12  br label %1


 <State 2>: 3.44ns
ST_2: idxHist [1/1] 0.00ns
:0  %idxHist = phi i9 [ 0, %0 ], [ %idxHist_1, %2 ]

ST_2: exitcond2 [1/1] 2.03ns
:1  %exitcond2 = icmp eq i9 %idxHist, -256

ST_2: idxHist_1 [1/1] 1.84ns
:2  %idxHist_1 = add i9 %idxHist, 1

ST_2: stg_21 [1/1] 1.40ns
:3  br i1 %exitcond2, label %.preheader, label %2

ST_2: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_2: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

ST_2: stg_24 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: tmp [1/1] 0.00ns
:3  %tmp = zext i9 %idxHist to i64

ST_2: histo_addr [1/1] 0.00ns
:4  %histo_addr = getelementptr [256 x i32]* %histo, i64 0, i64 %tmp

ST_2: stg_27 [1/1] 2.39ns
:5  store i32 0, i32* %histo_addr, align 4

ST_2: empty_2 [1/1] 0.00ns
:6  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_1)

ST_2: stg_29 [1/1] 0.00ns
:7  br label %1


 <State 3>: 2.39ns
ST_3: idxPixel [1/1] 0.00ns
.preheader:0  %idxPixel = phi i17 [ %idxPixel_1, %3 ], [ 0, %1 ]

ST_3: exitcond [1/1] 2.30ns
.preheader:1  %exitcond = icmp eq i17 %idxPixel, -54272

ST_3: empty_3 [1/1] 0.00ns
.preheader:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 76800, i64 76800, i64 76800)

ST_3: idxPixel_1 [1/1] 2.08ns
.preheader:3  %idxPixel_1 = add i17 %idxPixel, 1

ST_3: stg_34 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %4, label %3

ST_3: empty_4 [1/1] 0.00ns
:0  %empty_4 = call { i8, i1, i1, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_3: tmp_data_V [1/1] 0.00ns
:1  %tmp_data_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_4, 0

ST_3: tmp_3 [1/1] 0.00ns
:2  %tmp_3 = zext i8 %tmp_data_V to i64

ST_3: histo_addr_1 [1/1] 0.00ns
:3  %histo_addr_1 = getelementptr [256 x i32]* %histo, i64 0, i64 %tmp_3

ST_3: histo_load [2/2] 2.39ns
:4  %histo_load = load i32* %histo_addr_1, align 4

ST_3: stg_40 [1/1] 0.00ns
:0  ret void


 <State 4>: 7.22ns
ST_4: histo_load [1/2] 2.39ns
:4  %histo_load = load i32* %histo_addr_1, align 4

ST_4: tmp_4 [1/1] 2.44ns
:5  %tmp_4 = add nsw i32 %histo_load, 1

ST_4: stg_43 [1/1] 2.39ns
:6  store i32 %tmp_4, i32* %histo_addr_1, align 4

ST_4: stg_44 [1/1] 0.00ns
:7  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1397f060; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1397ef40; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1397efd0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_user_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x13c9ee40; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x13c9eed0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_id_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x13c9ef60; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_dest_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x13c9eff0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ histo]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; mode=0x13c9f080; pingpong=0; private_global=0; MemPort=[23]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_5        (specbitsmap      ) [ 00000]
stg_6        (specbitsmap      ) [ 00000]
stg_7        (specbitsmap      ) [ 00000]
stg_8        (specbitsmap      ) [ 00000]
stg_9        (specbitsmap      ) [ 00000]
stg_10       (specbitsmap      ) [ 00000]
stg_11       (specbitsmap      ) [ 00000]
stg_12       (specbitsmap      ) [ 00000]
stg_13       (spectopmodule    ) [ 00000]
stg_14       (specinterface    ) [ 00000]
stg_15       (specinterface    ) [ 00000]
stg_16       (specinterface    ) [ 00000]
stg_17       (br               ) [ 01100]
idxHist      (phi              ) [ 00100]
exitcond2    (icmp             ) [ 00100]
idxHist_1    (add              ) [ 01100]
stg_21       (br               ) [ 00111]
empty        (speclooptripcount) [ 00000]
tmp_1        (specregionbegin  ) [ 00000]
stg_24       (specpipeline     ) [ 00000]
tmp          (zext             ) [ 00000]
histo_addr   (getelementptr    ) [ 00000]
stg_27       (store            ) [ 00000]
empty_2      (specregionend    ) [ 00000]
stg_29       (br               ) [ 01100]
idxPixel     (phi              ) [ 00010]
exitcond     (icmp             ) [ 00011]
empty_3      (speclooptripcount) [ 00000]
idxPixel_1   (add              ) [ 00111]
stg_34       (br               ) [ 00000]
empty_4      (read             ) [ 00000]
tmp_data_V   (extractvalue     ) [ 00000]
tmp_3        (zext             ) [ 00000]
histo_addr_1 (getelementptr    ) [ 00001]
stg_40       (ret              ) [ 00000]
histo_load   (load             ) [ 00000]
tmp_4        (add              ) [ 00000]
stg_43       (store            ) [ 00000]
stg_44       (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="histo">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="histo"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="empty_4_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="24" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="0" index="3" bw="1" slack="0"/>
<pin id="73" dir="0" index="4" bw="2" slack="0"/>
<pin id="74" dir="0" index="5" bw="1" slack="0"/>
<pin id="75" dir="0" index="6" bw="5" slack="0"/>
<pin id="76" dir="0" index="7" bw="6" slack="0"/>
<pin id="77" dir="1" index="8" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_4/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="histo_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="9" slack="0"/>
<pin id="90" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="histo_addr/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_27/2 histo_load/3 stg_43/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="histo_addr_1_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="8" slack="0"/>
<pin id="103" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="histo_addr_1/3 "/>
</bind>
</comp>

<comp id="107" class="1005" name="idxHist_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="9" slack="1"/>
<pin id="109" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="idxHist (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="idxHist_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="9" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idxHist/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="idxPixel_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="17" slack="1"/>
<pin id="120" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="idxPixel (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="idxPixel_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="17" slack="0"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="1" slack="1"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idxPixel/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="exitcond2_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="9" slack="0"/>
<pin id="132" dir="0" index="1" bw="9" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="idxHist_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="9" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idxHist_1/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="9" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="exitcond_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="17" slack="0"/>
<pin id="149" dir="0" index="1" bw="17" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="idxPixel_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="17" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idxPixel_1/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_data_V_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="24" slack="0"/>
<pin id="161" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_3_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_4_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="178" class="1005" name="idxHist_1_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="9" slack="0"/>
<pin id="180" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="idxHist_1 "/>
</bind>
</comp>

<comp id="186" class="1005" name="idxPixel_1_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="17" slack="0"/>
<pin id="188" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="idxPixel_1 "/>
</bind>
</comp>

<comp id="191" class="1005" name="histo_addr_1_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="1"/>
<pin id="193" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="histo_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="66" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="68" pin=3"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="68" pin=4"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="68" pin=5"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="68" pin=6"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="68" pin=7"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="54" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="54" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="99" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="58" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="134"><net_src comp="111" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="38" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="111" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="40" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="111" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="151"><net_src comp="122" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="60" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="122" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="64" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="68" pin="8"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="172"><net_src comp="93" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="52" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="174"><net_src comp="168" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="181"><net_src comp="136" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="189"><net_src comp="153" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="194"><net_src comp="99" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="93" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		idxHist_1 : 1
		stg_21 : 2
		tmp : 1
		histo_addr : 2
		stg_27 : 3
		empty_2 : 1
	State 3
		exitcond : 1
		idxPixel_1 : 1
		stg_34 : 2
		tmp_3 : 1
		histo_addr_1 : 2
		histo_load : 3
	State 4
		tmp_4 : 1
		stg_43 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |  idxHist_1_fu_136  |    0    |    9    |
|    add   |  idxPixel_1_fu_153 |    0    |    17   |
|          |    tmp_4_fu_168    |    0    |    32   |
|----------|--------------------|---------|---------|
|   icmp   |  exitcond2_fu_130  |    0    |    9    |
|          |   exitcond_fu_147  |    0    |    21   |
|----------|--------------------|---------|---------|
|   read   | empty_4_read_fu_68 |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |     tmp_fu_142     |    0    |    0    |
|          |    tmp_3_fu_163    |    0    |    0    |
|----------|--------------------|---------|---------|
|extractvalue|  tmp_data_V_fu_159 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    88   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|histo_addr_1_reg_191|    8   |
|  idxHist_1_reg_178 |    9   |
|   idxHist_reg_107  |    9   |
| idxPixel_1_reg_186 |   17   |
|  idxPixel_reg_118  |   17   |
+--------------------+--------+
|        Total       |   60   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_93 |  p0  |   3  |   8  |   24   ||    8    |
| grp_access_fu_93 |  p1  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   88   ||  3.072  ||    40   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   88   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   40   |
|  Register |    -   |   60   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   60   |   128  |
+-----------+--------+--------+--------+
