{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529399329206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529399329208 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2016  Intel Corporation. All rights reserved. " "Copyright (C) 2016  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529399329208 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529399329208 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529399329208 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529399329208 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529399329208 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529399329208 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529399329208 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529399329208 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel MegaCore Function License Agreement, or other  " "the Intel MegaCore Function License Agreement, or other " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529399329208 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable license agreement, including, without limitation,  " "applicable license agreement, including, without limitation, " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529399329208 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "that your use is for the sole purpose of programming logic  " "that your use is for the sole purpose of programming logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529399329208 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "devices manufactured by Intel and sold by Intel or its  " "devices manufactured by Intel and sold by Intel or its " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529399329208 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "authorized distributors.  Please refer to the applicable  " "authorized distributors.  Please refer to the applicable " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529399329208 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement for further details. " "agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529399329208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 19 14:38:48 2018 " "Processing started: Tue Jun 19 14:38:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529399329208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399329208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LVDS_echo_FPGA12.qsf -c LVDS_echo_FPGA12.qsf " "Command: quartus_map --read_settings_files=on --write_settings_files=off LVDS_echo_FPGA12.qsf -c LVDS_echo_FPGA12.qsf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399329209 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1529399329468 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1529399329469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_onchip_memory2_0 " "Found entity 1: LVDS_echo_FPGA12_qsys_onchip_memory2_0" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench " "Found entity 1: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339372 ""} { "Info" "ISGN_ENTITY_NAME" "2 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339372 ""} { "Info" "ISGN_ENTITY_NAME" "3 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339372 ""} { "Info" "ISGN_ENTITY_NAME" "4 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339372 ""} { "Info" "ISGN_ENTITY_NAME" "5 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339372 ""} { "Info" "ISGN_ENTITY_NAME" "6 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339372 ""} { "Info" "ISGN_ENTITY_NAME" "7 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339372 ""} { "Info" "ISGN_ENTITY_NAME" "8 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339372 ""} { "Info" "ISGN_ENTITY_NAME" "9 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339372 ""} { "Info" "ISGN_ENTITY_NAME" "10 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339372 ""} { "Info" "ISGN_ENTITY_NAME" "11 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339372 ""} { "Info" "ISGN_ENTITY_NAME" "12 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339372 ""} { "Info" "ISGN_ENTITY_NAME" "13 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339372 ""} { "Info" "ISGN_ENTITY_NAME" "14 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339372 ""} { "Info" "ISGN_ENTITY_NAME" "15 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339372 ""} { "Info" "ISGN_ENTITY_NAME" "16 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339372 ""} { "Info" "ISGN_ENTITY_NAME" "17 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339372 ""} { "Info" "ISGN_ENTITY_NAME" "18 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339372 ""} { "Info" "ISGN_ENTITY_NAME" "19 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339372 ""} { "Info" "ISGN_ENTITY_NAME" "20 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339372 ""} { "Info" "ISGN_ENTITY_NAME" "21 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu " "Found entity 21: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_nios2_gen2_0 " "Found entity 1: LVDS_echo_FPGA12_qsys_nios2_gen2_0" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339376 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529399339377 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529399339377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004_default_decode " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004_default_decode" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339378 ""} { "Info" "ISGN_ENTITY_NAME" "2 LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004 " "Found entity 2: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529399339378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529399339378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002_default_decode" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339379 ""} { "Info" "ISGN_ENTITY_NAME" "2 LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002 " "Found entity 2: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339379 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529399339379 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529399339379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339380 ""} { "Info" "ISGN_ENTITY_NAME" "2 LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001 " "Found entity 2: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529399339380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529399339380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_default_decode" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339381 ""} { "Info" "ISGN_ENTITY_NAME" "2 LVDS_echo_FPGA12_qsys_mm_interconnect_0_router " "Found entity 2: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002 " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0 " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_jtag_uart_0_sim_scfifo_w " "Found entity 1: LVDS_echo_FPGA12_qsys_jtag_uart_0_sim_scfifo_w" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339393 ""} { "Info" "ISGN_ENTITY_NAME" "2 LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w " "Found entity 2: LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339393 ""} { "Info" "ISGN_ENTITY_NAME" "3 LVDS_echo_FPGA12_qsys_jtag_uart_0_sim_scfifo_r " "Found entity 3: LVDS_echo_FPGA12_qsys_jtag_uart_0_sim_scfifo_r" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339393 ""} { "Info" "ISGN_ENTITY_NAME" "4 LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r " "Found entity 4: LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339393 ""} { "Info" "ISGN_ENTITY_NAME" "5 LVDS_echo_FPGA12_qsys_jtag_uart_0 " "Found entity 5: LVDS_echo_FPGA12_qsys_jtag_uart_0" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_irq_mapper " "Found entity 1: LVDS_echo_FPGA12_qsys_irq_mapper" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_irq_mapper.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339403 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/SyncFIFO1.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/SyncFIFO1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyncFIFO1 " "Found entity 1: SyncFIFO1" {  } { { "src_files/SyncFIFO1.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/SyncFIFO1.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/SizedFIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/SizedFIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 SizedFIFO " "Found entity 1: SizedFIFO" {  } { { "src_files/SizedFIFO.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/SizedFIFO.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/RevertReg.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/RevertReg.v" { { "Info" "ISGN_ENTITY_NAME" "1 RevertReg " "Found entity 1: RevertReg" {  } { { "src_files/RevertReg.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/RevertReg.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/RegFileLoadSyn.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/RegFileLoadSyn.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFileLoadSyn " "Found entity 1: RegFileLoadSyn" {  } { { "src_files/RegFileLoadSyn.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/RegFileLoadSyn.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339408 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "template src_files/RegFile_1port.v(50) " "Unrecognized synthesis attribute \"template\" at src_files/RegFile_1port.v(50)" {  } { { "src_files/RegFile_1port.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/RegFile_1port.v" 50 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/RegFile_1port.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/RegFile_1port.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile_1port " "Found entity 1: RegFile_1port" {  } { { "src_files/RegFile_1port.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/RegFile_1port.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339409 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/RegFile.v(71) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/RegFile.v(71)" {  } { { "src_files/RegFile.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/RegFile.v" 71 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/RegFile.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/RegFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "src_files/RegFile.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/RegFile.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/module_outport_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/module_outport_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 module_outport_encoder " "Found entity 1: module_outport_encoder" {  } { { "src_files/module_outport_encoder.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/module_outport_encoder.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/module_gen_grant_carry.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/module_gen_grant_carry.v" { { "Info" "ISGN_ENTITY_NAME" "1 module_gen_grant_carry " "Found entity 1: module_gen_grant_carry" {  } { { "src_files/module_gen_grant_carry.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/module_gen_grant_carry.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkTop_fpga2.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkTop_fpga2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkTop_fpga2 " "Found entity 1: mkTop_fpga2" {  } { { "src_files/mkTop_fpga2.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkTop_fpga2.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkTop_fpga1.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkTop_fpga1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkTop_fpga1 " "Found entity 1: mkTop_fpga1" {  } { { "src_files/mkTop_fpga1.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkTop_fpga1.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkTb.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkTb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkTb " "Found entity 1: mkTb" {  } { { "src_files/mkTb.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkTb.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkSepRouterAllocator.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkSepRouterAllocator.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkSepRouterAllocator " "Found entity 1: mkSepRouterAllocator" {  } { { "src_files/mkSepRouterAllocator.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkSepRouterAllocator.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkRouterOutputArbitersStatic.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkRouterOutputArbitersStatic.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkRouterOutputArbitersStatic " "Found entity 1: mkRouterOutputArbitersStatic" {  } { { "src_files/mkRouterOutputArbitersStatic.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkRouterOutputArbitersStatic.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkRouterOutputArbitersRoundRobin.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkRouterOutputArbitersRoundRobin.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkRouterOutputArbitersRoundRobin " "Found entity 1: mkRouterOutputArbitersRoundRobin" {  } { { "src_files/mkRouterOutputArbitersRoundRobin.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkRouterOutputArbitersRoundRobin.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkRouterInputArbitersStatic.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkRouterInputArbitersStatic.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkRouterInputArbitersStatic " "Found entity 1: mkRouterInputArbitersStatic" {  } { { "src_files/mkRouterInputArbitersStatic.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkRouterInputArbitersStatic.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkRouterInputArbitersRoundRobin.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkRouterInputArbitersRoundRobin.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkRouterInputArbitersRoundRobin " "Found entity 1: mkRouterInputArbitersRoundRobin" {  } { { "src_files/mkRouterInputArbitersRoundRobin.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkRouterInputArbitersRoundRobin.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkOutputArbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkOutputArbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkOutputArbiter " "Found entity 1: mkOutputArbiter" {  } { { "src_files/mkOutputArbiter.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkOutputArbiter.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkOutPortFIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkOutPortFIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkOutPortFIFO " "Found entity 1: mkOutPortFIFO" {  } { { "src_files/mkOutPortFIFO.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkOutPortFIFO.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkNodeTask_host.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkNodeTask_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNodeTask_host " "Found entity 1: mkNodeTask_host" {  } { { "src_files/mkNodeTask_host.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_host.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkNodeTask_fpga2_5.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkNodeTask_fpga2_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNodeTask_fpga2_5 " "Found entity 1: mkNodeTask_fpga2_5" {  } { { "src_files/mkNodeTask_fpga2_5.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_fpga2_5.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkNodeTask_fpga1_4.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkNodeTask_fpga1_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNodeTask_fpga1_4 " "Found entity 1: mkNodeTask_fpga1_4" {  } { { "src_files/mkNodeTask_fpga1_4.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_fpga1_4.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkNodeTask_echo2.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkNodeTask_echo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNodeTask_echo2 " "Found entity 1: mkNodeTask_echo2" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkNodeTask_echo1.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkNodeTask_echo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNodeTask_echo1 " "Found entity 1: mkNodeTask_echo1" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkNetworkSimple2.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkNetworkSimple2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNetworkSimple2 " "Found entity 1: mkNetworkSimple2" {  } { { "src_files/mkNetworkSimple2.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNetworkSimple2.v" 2328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkNetworkSimple1.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkNetworkSimple1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNetworkSimple1 " "Found entity 1: mkNetworkSimple1" {  } { { "src_files/mkNetworkSimple1.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNetworkSimple1.v" 2328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkMFpgaTop.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkMFpgaTop.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkMFpgaTop " "Found entity 1: mkMFpgaTop" {  } { { "src_files/mkMFpgaTop.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkMFpgaTop.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkIQRouterCoreSimple.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkIQRouterCoreSimple.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkIQRouterCoreSimple " "Found entity 1: mkIQRouterCoreSimple" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkInterFPGA_LVDS.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkInterFPGA_LVDS.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkInterFPGA_LVDS " "Found entity 1: mkInterFPGA_LVDS" {  } { { "src_files/mkInterFPGA_LVDS.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkInterFPGA_LVDS.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkInputQueue.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkInputQueue.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkInputQueue " "Found entity 1: mkInputQueue" {  } { { "src_files/mkInputQueue.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkInputQueue.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkInputArbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkInputArbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkInputArbiter " "Found entity 1: mkInputArbiter" {  } { { "src_files/mkInputArbiter.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkInputArbiter.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkCnctBridge.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkCnctBridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkCnctBridge " "Found entity 1: mkCnctBridge" {  } { { "src_files/mkCnctBridge.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkCnctBridge.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/LVDS_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/LVDS_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_fpga " "Found entity 1: LVDS_fpga" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/LVDS_fpga.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/FPGA12_TopNiosInterface.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/FPGA12_TopNiosInterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA12_TopNiosInterface " "Found entity 1: FPGA12_TopNiosInterface" {  } { { "src_files/FPGA12_TopNiosInterface.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/FPGA12_TopNiosInterface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/FIFO10.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/FIFO10.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO10 " "Found entity 1: FIFO10" {  } { { "src_files/FIFO10.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/FIFO10.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/FIFO2.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/FIFO2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO2 " "Found entity 1: FIFO2" {  } { { "src_files/FIFO2.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/FIFO2.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/FIFO1.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/FIFO1.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO1 " "Found entity 1: FIFO1" {  } { { "src_files/FIFO1.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/FIFO1.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/connect_parameters.v 0 0 " "Found 0 design units, including 0 entities, in source file src_files/connect_parameters.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339465 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM2Load.v(65) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM2Load.v(65)" {  } { { "src_files/BRAM2Load.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM2Load.v" 65 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM2Load.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM2Load.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM2Load " "Found entity 1: BRAM2Load" {  } { { "src_files/BRAM2Load.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM2Load.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339465 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM2BELoad.v(67) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM2BELoad.v(67)" {  } { { "src_files/BRAM2BELoad.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM2BELoad.v" 67 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM2BELoad.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM2BELoad.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM2BELoad " "Found entity 1: BRAM2BELoad" {  } { { "src_files/BRAM2BELoad.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM2BELoad.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339466 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM2BE.v(65) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM2BE.v(65)" {  } { { "src_files/BRAM2BE.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM2BE.v" 65 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM2BE.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM2BE.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM2BE " "Found entity 1: BRAM2BE" {  } { { "src_files/BRAM2BE.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM2BE.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339467 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM2.v(63) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM2.v(63)" {  } { { "src_files/BRAM2.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM2.v" 63 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM2.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM2.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM2 " "Found entity 1: BRAM2" {  } { { "src_files/BRAM2.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM2.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339468 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM1Load.v(52) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM1Load.v(52)" {  } { { "src_files/BRAM1Load.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM1Load.v" 52 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM1Load.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM1Load.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM1Load " "Found entity 1: BRAM1Load" {  } { { "src_files/BRAM1Load.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM1Load.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339469 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM1BELoad.v(54) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM1BELoad.v(54)" {  } { { "src_files/BRAM1BELoad.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM1BELoad.v" 54 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM1BELoad.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM1BELoad.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM1BELoad " "Found entity 1: BRAM1BELoad" {  } { { "src_files/BRAM1BELoad.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM1BELoad.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339470 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM1BE.v(52) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM1BE.v(52)" {  } { { "src_files/BRAM1BE.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM1BE.v" 52 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM1BE.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM1BE.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM1BE " "Found entity 1: BRAM1BE" {  } { { "src_files/BRAM1BE.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM1BE.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339471 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM1.v(50) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM1.v(50)" {  } { { "src_files/BRAM1.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM1.v" 50 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM1.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM1.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM1 " "Found entity 1: BRAM1" {  } { { "src_files/BRAM1.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/BRAM1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339472 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style src_files/Bram.v(9) " "Unrecognized synthesis attribute \"ram_style\" at src_files/Bram.v(9)" {  } { { "src_files/Bram.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/Bram.v" 9 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/Bram.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/Bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bram " "Found entity 1: Bram" {  } { { "src_files/Bram.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/Bram.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx.v 1 1 " "Found 1 design units, including 1 entities, in source file tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "tx.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/tx.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "rx.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/rx.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys " "Found entity 1: LVDS_echo_FPGA12_qsys" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399339476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399339476 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LVDS_echo_FPGA12_qsys " "Elaborating entity \"LVDS_echo_FPGA12_qsys\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529399339620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA12_TopNiosInterface FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0 " "Elaborating entity \"FPGA12_TopNiosInterface\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "lvds_echo_fpga12_component_0" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399339624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkMFpgaTop FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1 " "Elaborating entity \"mkMFpgaTop\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\"" {  } { { "src_files/FPGA12_TopNiosInterface.v" "T1" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/FPGA12_TopNiosInterface.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399339630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkTop_fpga1 FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1 " "Elaborating entity \"mkTop_fpga1\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\"" {  } { { "src_files/mkMFpgaTop.v" "xfpga1" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkMFpgaTop.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399339631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SizedFIFO FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|SizedFIFO:flitsr_port_in_0_f " "Elaborating entity \"SizedFIFO\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|SizedFIFO:flitsr_port_in_0_f\"" {  } { { "src_files/mkTop_fpga1.v" "flitsr_port_in_0_f" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkTop_fpga1.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399339634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNetworkSimple1 FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc " "Elaborating entity \"mkNetworkSimple1\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\"" {  } { { "src_files/mkTop_fpga1.v" "noc" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkTop_fpga1.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399339637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple1.v" "net_routers_routeTable_1_rt_ifc_banks_banks_rf" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNetworkSimple1.v" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399339642 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339643 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339643 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339643 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339644 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339644 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339644 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339644 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339644 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339644 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339644 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339644 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339644 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339644 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339644 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339644 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339644 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple1.v" "net_routers_routeTable_2_rt_ifc_banks_banks_rf" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNetworkSimple1.v" 3324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399339653 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339654 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339654 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339654 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339654 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339655 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339655 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339655 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339655 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339655 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339655 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339655 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339655 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339655 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339655 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339655 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339655 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple1.v" "net_routers_routeTable_3_rt_ifc_banks_banks_rf" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNetworkSimple1.v" 3436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399339663 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339664 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339664 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339664 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339664 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339664 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339665 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339665 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339665 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339665 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339665 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339665 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339665 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339665 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339665 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339665 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339665 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple1.v" "net_routers_routeTable_rt_ifc_banks_banks_rf" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNetworkSimple1.v" 3548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399339673 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339674 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339674 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339674 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339674 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339674 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339674 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339674 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339674 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339674 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339674 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339674 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339675 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339675 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339675 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339675 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399339675 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkIQRouterCoreSimple FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core " "Elaborating entity \"mkIQRouterCoreSimple\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\"" {  } { { "src_files/mkNetworkSimple1.v" "net_routers_router_core" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNetworkSimple1.v" 3714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399339683 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL mkIQRouterCoreSimple.v(1592) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1592): object \"inPortVL\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1592 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339688 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_1 mkIQRouterCoreSimple.v(1597) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1597): object \"inPortVL_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1597 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_2 mkIQRouterCoreSimple.v(1602) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1602): object \"inPortVL_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1602 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_3 mkIQRouterCoreSimple.v(1607) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1607): object \"inPortVL_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1607 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_4 mkIQRouterCoreSimple.v(1612) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1612): object \"inPortVL_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1612 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_5 mkIQRouterCoreSimple.v(1617) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1617): object \"inPortVL_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1617 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_6 mkIQRouterCoreSimple.v(1622) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1622): object \"inPortVL_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1622 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_7 mkIQRouterCoreSimple.v(1627) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1627): object \"inPortVL_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1627 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL mkIQRouterCoreSimple.v(1632) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1632): object \"lockedVL\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1632 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_1 mkIQRouterCoreSimple.v(1636) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1636): object \"lockedVL_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1636 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_2 mkIQRouterCoreSimple.v(1640) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1640): object \"lockedVL_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1640 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_3 mkIQRouterCoreSimple.v(1644) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1644): object \"lockedVL_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1644 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_4 mkIQRouterCoreSimple.v(1648) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1648): object \"lockedVL_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1648 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_5 mkIQRouterCoreSimple.v(1652) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1652): object \"lockedVL_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1652 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_6 mkIQRouterCoreSimple.v(1656) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1656): object \"lockedVL_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1656 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_7 mkIQRouterCoreSimple.v(1660) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1660): object \"lockedVL_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1660 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0 mkIQRouterCoreSimple.v(1664) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1664): object \"selectedIO_reg_0\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1664 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_1 mkIQRouterCoreSimple.v(1668) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1668): object \"selectedIO_reg_0_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1668 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_2 mkIQRouterCoreSimple.v(1672) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1672): object \"selectedIO_reg_0_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1672 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_3 mkIQRouterCoreSimple.v(1676) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1676): object \"selectedIO_reg_0_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1676 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_4 mkIQRouterCoreSimple.v(1680) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1680): object \"selectedIO_reg_0_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1680 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_5 mkIQRouterCoreSimple.v(1684) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1684): object \"selectedIO_reg_0_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1684 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_6 mkIQRouterCoreSimple.v(1688) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1688): object \"selectedIO_reg_0_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1688 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_7 mkIQRouterCoreSimple.v(1692) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1692): object \"selectedIO_reg_0_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1692 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1 mkIQRouterCoreSimple.v(1696) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1696): object \"selectedIO_reg_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1696 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_1 mkIQRouterCoreSimple.v(1700) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1700): object \"selectedIO_reg_1_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1700 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_2 mkIQRouterCoreSimple.v(1704) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1704): object \"selectedIO_reg_1_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1704 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_3 mkIQRouterCoreSimple.v(1708) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1708): object \"selectedIO_reg_1_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1708 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_4 mkIQRouterCoreSimple.v(1712) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1712): object \"selectedIO_reg_1_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1712 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_5 mkIQRouterCoreSimple.v(1716) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1716): object \"selectedIO_reg_1_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1716 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_6 mkIQRouterCoreSimple.v(1720) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1720): object \"selectedIO_reg_1_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1720 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_7 mkIQRouterCoreSimple.v(1724) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1724): object \"selectedIO_reg_1_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1724 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2 mkIQRouterCoreSimple.v(1728) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1728): object \"selectedIO_reg_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339689 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_1 mkIQRouterCoreSimple.v(1732) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1732): object \"selectedIO_reg_2_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1732 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_2 mkIQRouterCoreSimple.v(1736) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1736): object \"selectedIO_reg_2_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1736 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_3 mkIQRouterCoreSimple.v(1740) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1740): object \"selectedIO_reg_2_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1740 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_4 mkIQRouterCoreSimple.v(1744) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1744): object \"selectedIO_reg_2_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1744 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_5 mkIQRouterCoreSimple.v(1748) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1748): object \"selectedIO_reg_2_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1748 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_6 mkIQRouterCoreSimple.v(1752) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1752): object \"selectedIO_reg_2_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1752 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_7 mkIQRouterCoreSimple.v(1756) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1756): object \"selectedIO_reg_2_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1756 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3 mkIQRouterCoreSimple.v(1760) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1760): object \"selectedIO_reg_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1760 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_1 mkIQRouterCoreSimple.v(1764) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1764): object \"selectedIO_reg_3_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1764 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_2 mkIQRouterCoreSimple.v(1768) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1768): object \"selectedIO_reg_3_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1768 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_3 mkIQRouterCoreSimple.v(1772) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1772): object \"selectedIO_reg_3_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1772 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_4 mkIQRouterCoreSimple.v(1776) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1776): object \"selectedIO_reg_3_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1776 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_5 mkIQRouterCoreSimple.v(1780) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1780): object \"selectedIO_reg_3_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1780 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_6 mkIQRouterCoreSimple.v(1784) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1784): object \"selectedIO_reg_3_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1784 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_7 mkIQRouterCoreSimple.v(1788) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1788): object \"selectedIO_reg_3_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1788 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4 mkIQRouterCoreSimple.v(1792) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1792): object \"selectedIO_reg_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1792 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_1 mkIQRouterCoreSimple.v(1796) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1796): object \"selectedIO_reg_4_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1796 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_2 mkIQRouterCoreSimple.v(1800) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1800): object \"selectedIO_reg_4_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1800 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_3 mkIQRouterCoreSimple.v(1804) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1804): object \"selectedIO_reg_4_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1804 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_4 mkIQRouterCoreSimple.v(1808) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1808): object \"selectedIO_reg_4_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1808 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_5 mkIQRouterCoreSimple.v(1812) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1812): object \"selectedIO_reg_4_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1812 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_6 mkIQRouterCoreSimple.v(1816) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1816): object \"selectedIO_reg_4_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1816 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_7 mkIQRouterCoreSimple.v(1820) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1820): object \"selectedIO_reg_4_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1820 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5 mkIQRouterCoreSimple.v(1824) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1824): object \"selectedIO_reg_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1824 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_1 mkIQRouterCoreSimple.v(1828) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1828): object \"selectedIO_reg_5_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1828 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_2 mkIQRouterCoreSimple.v(1832) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1832): object \"selectedIO_reg_5_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1832 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_3 mkIQRouterCoreSimple.v(1836) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1836): object \"selectedIO_reg_5_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1836 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_4 mkIQRouterCoreSimple.v(1840) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1840): object \"selectedIO_reg_5_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1840 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_5 mkIQRouterCoreSimple.v(1844) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1844): object \"selectedIO_reg_5_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1844 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_6 mkIQRouterCoreSimple.v(1848) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1848): object \"selectedIO_reg_5_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1848 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_7 mkIQRouterCoreSimple.v(1852) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1852): object \"selectedIO_reg_5_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1852 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6 mkIQRouterCoreSimple.v(1856) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1856): object \"selectedIO_reg_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1856 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_1 mkIQRouterCoreSimple.v(1860) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1860): object \"selectedIO_reg_6_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1860 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_2 mkIQRouterCoreSimple.v(1864) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1864): object \"selectedIO_reg_6_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1864 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_3 mkIQRouterCoreSimple.v(1868) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1868): object \"selectedIO_reg_6_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1868 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_4 mkIQRouterCoreSimple.v(1872) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1872): object \"selectedIO_reg_6_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1872 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339690 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_5 mkIQRouterCoreSimple.v(1876) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1876): object \"selectedIO_reg_6_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1876 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339691 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_6 mkIQRouterCoreSimple.v(1880) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1880): object \"selectedIO_reg_6_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1880 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339691 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_7 mkIQRouterCoreSimple.v(1884) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1884): object \"selectedIO_reg_6_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1884 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339691 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7 mkIQRouterCoreSimple.v(1888) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1888): object \"selectedIO_reg_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1888 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339691 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_1 mkIQRouterCoreSimple.v(1892) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1892): object \"selectedIO_reg_7_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1892 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339691 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_2 mkIQRouterCoreSimple.v(1896) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1896): object \"selectedIO_reg_7_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1896 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339691 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_3 mkIQRouterCoreSimple.v(1900) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1900): object \"selectedIO_reg_7_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1900 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339691 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_4 mkIQRouterCoreSimple.v(1904) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1904): object \"selectedIO_reg_7_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1904 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339691 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_5 mkIQRouterCoreSimple.v(1908) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1908): object \"selectedIO_reg_7_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1908 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339691 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_6 mkIQRouterCoreSimple.v(1912) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1912): object \"selectedIO_reg_7_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1912 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339691 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_7 mkIQRouterCoreSimple.v(1916) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1916): object \"selectedIO_reg_7_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 1916 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339691 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2021 mkIQRouterCoreSimple.v(2025) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2025): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2021\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 2025 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339691 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2022 mkIQRouterCoreSimple.v(2026) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2026): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2022\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 2026 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339691 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2023 mkIQRouterCoreSimple.v(2027) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2027): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2023\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 2027 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339691 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2024 mkIQRouterCoreSimple.v(2028) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2028): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2024\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 2028 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339691 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2025 mkIQRouterCoreSimple.v(2029) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2029): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2025\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 2029 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339691 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2026 mkIQRouterCoreSimple.v(2030) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2030): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2026\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 2030 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339691 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2027 mkIQRouterCoreSimple.v(2031) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2031): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2027\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 2031 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339691 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_NOT_out_ETC___d2020 mkIQRouterCoreSimple.v(2101) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2101): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_NOT_out_ETC___d2020\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 2101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339691 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkInputQueue FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers " "Elaborating entity \"mkInputQueue\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers\"" {  } { { "src_files/mkIQRouterCoreSimple.v" "flitBuffers" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 2281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399339692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile_1port FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem " "Elaborating entity \"RegFile_1port\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\"" {  } { { "src_files/mkInputQueue.v" "inputQueue_ifc_mf_ifc_fifoMem" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkInputQueue.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399339693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkOutPortFIFO FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkOutPortFIFO:outPortFIFOs " "Elaborating entity \"mkOutPortFIFO\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkOutPortFIFO:outPortFIFOs\"" {  } { { "src_files/mkIQRouterCoreSimple.v" "outPortFIFOs" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 2370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399339708 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_outPortFIFO_ifc_fifo_continuousAssert mkOutPortFIFO.v(241) " "Verilog HDL or VHDL warning at mkOutPortFIFO.v(241): object \"WILL_FIRE_RL_outPortFIFO_ifc_fifo_continuousAssert\" assigned a value but never read" {  } { { "src_files/mkOutPortFIFO.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkOutPortFIFO.v" 241 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339709 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outPortFIFO_ifc_fifo_empty_6_EQ_outPortFIFO_if_ETC___d82 mkOutPortFIFO.v(256) " "Verilog HDL or VHDL warning at mkOutPortFIFO.v(256): object \"outPortFIFO_ifc_fifo_empty_6_EQ_outPortFIFO_if_ETC___d82\" assigned a value but never read" {  } { { "src_files/mkOutPortFIFO.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkOutPortFIFO.v" 256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399339709 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkSepRouterAllocator FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc " "Elaborating entity \"mkSepRouterAllocator\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\"" {  } { { "src_files/mkIQRouterCoreSimple.v" "routerAlloc" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 2512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399339716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkRouterInputArbitersRoundRobin FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterInputArbitersRoundRobin:inputArbs " "Elaborating entity \"mkRouterInputArbitersRoundRobin\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterInputArbitersRoundRobin:inputArbs\"" {  } { { "src_files/mkSepRouterAllocator.v" "inputArbs" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkSepRouterAllocator.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399339719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "module_gen_grant_carry FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterInputArbitersRoundRobin:inputArbs\|module_gen_grant_carry:instance_gen_grant_carry_120 " "Elaborating entity \"module_gen_grant_carry\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterInputArbitersRoundRobin:inputArbs\|module_gen_grant_carry:instance_gen_grant_carry_120\"" {  } { { "src_files/mkRouterInputArbitersRoundRobin.v" "instance_gen_grant_carry_120" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkRouterInputArbitersRoundRobin.v" 1091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399339722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkRouterOutputArbitersRoundRobin FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterOutputArbitersRoundRobin:outputArbs " "Elaborating entity \"mkRouterOutputArbitersRoundRobin\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterOutputArbitersRoundRobin:outputArbs\"" {  } { { "src_files/mkSepRouterAllocator.v" "outputArbs" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkSepRouterAllocator.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399339854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "module_outport_encoder FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|module_outport_encoder:instance_outport_encoder_0 " "Elaborating entity \"module_outport_encoder\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|module_outport_encoder:instance_outport_encoder_0\"" {  } { { "src_files/mkIQRouterCoreSimple.v" "instance_outport_encoder_0" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkIQRouterCoreSimple.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399339989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNodeTask_host FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_host:nodes_0 " "Elaborating entity \"mkNodeTask_host\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_host:nodes_0\"" {  } { { "src_files/mkTop_fpga1.v" "nodes_0" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkTop_fpga1.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399340895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkCnctBridge FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_host:nodes_0\|mkCnctBridge:bridge " "Elaborating entity \"mkCnctBridge\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_host:nodes_0\|mkCnctBridge:bridge\"" {  } { { "src_files/mkNodeTask_host.v" "bridge" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_host.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399340897 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_id_unused mkCnctBridge.v(185) " "Verilog HDL or VHDL warning at mkCnctBridge.v(185): object \"port_id_unused\" assigned a value but never read" {  } { { "src_files/mkCnctBridge.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkCnctBridge.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399340898 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO2 FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_host:nodes_0\|mkCnctBridge:bridge\|FIFO2:flitsFromNw_0 " "Elaborating entity \"FIFO2\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_host:nodes_0\|mkCnctBridge:bridge\|FIFO2:flitsFromNw_0\"" {  } { { "src_files/mkCnctBridge.v" "flitsFromNw_0" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkCnctBridge.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399340899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNodeTask_echo1 FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_echo1:nodes_1 " "Elaborating entity \"mkNodeTask_echo1\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_echo1:nodes_1\"" {  } { { "src_files/mkTop_fpga1.v" "nodes_1" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkTop_fpga1.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399340906 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_dtlogger_dlog mkNodeTask_echo1.v(142) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(142): object \"core_dtlogger_dlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399340914 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_dtlogger_tlog mkNodeTask_echo1.v(151) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(151): object \"core_dtlogger_tlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399340914 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_mergeF_m_notDeqPort mkNodeTask_echo1.v(156) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(156): object \"core_mergeF_m_notDeqPort\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399340914 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_saved_source_address mkNodeTask_echo1.v(164) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(164): object \"core_saved_source_address\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399340914 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_task_info mkNodeTask_echo1.v(190) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(190): object \"core_task_info\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399340914 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fromCore_dtlogger_dlog mkNodeTask_echo1.v(210) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(210): object \"fromCore_dtlogger_dlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v" 210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399340914 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fromCore_dtlogger_tlog mkNodeTask_echo1.v(219) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(219): object \"fromCore_dtlogger_tlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399340914 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toCore_dtlogger_dlog mkNodeTask_echo1.v(348) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(348): object \"toCore_dtlogger_dlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v" 348 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399340914 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toCore_dtlogger_tlog mkNodeTask_echo1.v(357) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(357): object \"toCore_dtlogger_tlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v" 357 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399340914 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d171 mkNodeTask_echo1.v(533) " "Verilog HDL warning at mkNodeTask_echo1.v(533): object TASK_fopen___d171 used but never assigned" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v" 533 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529399340914 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d172 mkNodeTask_echo1.v(534) " "Verilog HDL warning at mkNodeTask_echo1.v(534): object TASK_fopen___d172 used but never assigned" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v" 534 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529399340914 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d263 mkNodeTask_echo1.v(535) " "Verilog HDL warning at mkNodeTask_echo1.v(535): object TASK_fopen___d263 used but never assigned" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v" 535 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529399340914 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d264 mkNodeTask_echo1.v(536) " "Verilog HDL warning at mkNodeTask_echo1.v(536): object TASK_fopen___d264 used but never assigned" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v" 536 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529399340914 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d342 mkNodeTask_echo1.v(537) " "Verilog HDL warning at mkNodeTask_echo1.v(537): object TASK_fopen___d342 used but never assigned" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v" 537 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529399340914 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d343 mkNodeTask_echo1.v(538) " "Verilog HDL warning at mkNodeTask_echo1.v(538): object TASK_fopen___d343 used but never assigned" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v" 538 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529399340914 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "mkNodeTask_echo1.v(1503) " "Verilog HDL Case Statement warning at mkNodeTask_echo1.v(1503): can't check case statement for completeness because the case expression has too many possible states" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v" 1503 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1529399340914 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkCnctBridge FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_echo1:nodes_1\|mkCnctBridge:bridge " "Elaborating entity \"mkCnctBridge\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_echo1:nodes_1\|mkCnctBridge:bridge\"" {  } { { "src_files/mkNodeTask_echo1.v" "bridge" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399340915 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_id_unused mkCnctBridge.v(185) " "Verilog HDL or VHDL warning at mkCnctBridge.v(185): object \"port_id_unused\" assigned a value but never read" {  } { { "src_files/mkCnctBridge.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkCnctBridge.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399340917 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO2 FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_echo1:nodes_1\|FIFO2:core_mergeF_dataQ " "Elaborating entity \"FIFO2\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_echo1:nodes_1\|FIFO2:core_mergeF_dataQ\"" {  } { { "src_files/mkNodeTask_echo1.v" "core_mergeF_dataQ" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399340923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO2 FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_echo1:nodes_1\|FIFO2:pkt_nw2c_0 " "Elaborating entity \"FIFO2\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_echo1:nodes_1\|FIFO2:pkt_nw2c_0\"" {  } { { "src_files/mkNodeTask_echo1.v" "pkt_nw2c_0" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399340928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO2 FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_echo1:nodes_1\|FIFO2:splf_c2nw_dataQ " "Elaborating entity \"FIFO2\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_echo1:nodes_1\|FIFO2:splf_c2nw_dataQ\"" {  } { { "src_files/mkNodeTask_echo1.v" "splf_c2nw_dataQ" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo1.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399340930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNodeTask_fpga1_4 FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_fpga1_4:nodes_4 " "Elaborating entity \"mkNodeTask_fpga1_4\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_fpga1_4:nodes_4\"" {  } { { "src_files/mkTop_fpga1.v" "nodes_4" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkTop_fpga1.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399340942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkCnctBridge FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_fpga1_4:nodes_4\|mkCnctBridge:bridge " "Elaborating entity \"mkCnctBridge\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkNodeTask_fpga1_4:nodes_4\|mkCnctBridge:bridge\"" {  } { { "src_files/mkNodeTask_fpga1_4.v" "bridge" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_fpga1_4.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399340943 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_id_unused mkCnctBridge.v(185) " "Verilog HDL or VHDL warning at mkCnctBridge.v(185): object \"port_id_unused\" assigned a value but never read" {  } { { "src_files/mkCnctBridge.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkCnctBridge.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399340945 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkInterFPGA_LVDS FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkInterFPGA_LVDS:xfpga4 " "Elaborating entity \"mkInterFPGA_LVDS\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkInterFPGA_LVDS:xfpga4\"" {  } { { "src_files/mkTop_fpga1.v" "xfpga4" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkTop_fpga1.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399340951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SizedFIFO FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkInterFPGA_LVDS:xfpga4\|SizedFIFO:inout_ " "Elaborating entity \"SizedFIFO\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga1:xfpga1\|mkInterFPGA_LVDS:xfpga4\|SizedFIFO:inout_\"" {  } { { "src_files/mkInterFPGA_LVDS.v" "inout_" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkInterFPGA_LVDS.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399340952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkTop_fpga2 FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2 " "Elaborating entity \"mkTop_fpga2\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\"" {  } { { "src_files/mkMFpgaTop.v" "xfpga2" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkMFpgaTop.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399340956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNetworkSimple2 FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc " "Elaborating entity \"mkNetworkSimple2\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\"" {  } { { "src_files/mkTop_fpga2.v" "noc" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkTop_fpga2.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399340958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple2.v" "net_routers_routeTable_1_rt_ifc_banks_banks_rf" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNetworkSimple2.v" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399340963 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340964 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340964 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340964 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340964 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340964 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340965 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340965 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340965 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340965 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340965 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340965 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340965 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340965 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340965 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340965 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340965 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple2.v" "net_routers_routeTable_2_rt_ifc_banks_banks_rf" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNetworkSimple2.v" 3324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399340973 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340974 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340974 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340974 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340974 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340974 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340974 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340974 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340974 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340975 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340975 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340975 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340975 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340975 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340975 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340975 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340975 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple2.v" "net_routers_routeTable_3_rt_ifc_banks_banks_rf" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNetworkSimple2.v" 3436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399340983 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340983 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340984 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340984 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340984 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340984 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340984 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340984 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340984 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340984 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340984 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340984 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340984 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340984 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340984 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340984 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340984 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple2.v" "net_routers_routeTable_rt_ifc_banks_banks_rf" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNetworkSimple2.v" 3548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399340992 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340993 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340993 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340993 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340993 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340993 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340993 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340993 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340993 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340994 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340994 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340994 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340994 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340994 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340994 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340994 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529399340994 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNodeTask_fpga2_5 FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNodeTask_fpga2_5:nodes_5 " "Elaborating entity \"mkNodeTask_fpga2_5\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNodeTask_fpga2_5:nodes_5\"" {  } { { "src_files/mkTop_fpga2.v" "nodes_5" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkTop_fpga2.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399342231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkCnctBridge FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNodeTask_fpga2_5:nodes_5\|mkCnctBridge:bridge " "Elaborating entity \"mkCnctBridge\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNodeTask_fpga2_5:nodes_5\|mkCnctBridge:bridge\"" {  } { { "src_files/mkNodeTask_fpga2_5.v" "bridge" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_fpga2_5.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399342233 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_id_unused mkCnctBridge.v(185) " "Verilog HDL or VHDL warning at mkCnctBridge.v(185): object \"port_id_unused\" assigned a value but never read" {  } { { "src_files/mkCnctBridge.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkCnctBridge.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399342234 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNodeTask_echo2 FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNodeTask_echo2:nodes_6 " "Elaborating entity \"mkNodeTask_echo2\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNodeTask_echo2:nodes_6\"" {  } { { "src_files/mkTop_fpga2.v" "nodes_6" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkTop_fpga2.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399342241 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_dtlogger_dlog mkNodeTask_echo2.v(142) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(142): object \"core_dtlogger_dlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399342249 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_dtlogger_tlog mkNodeTask_echo2.v(151) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(151): object \"core_dtlogger_tlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399342249 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_mergeF_m_notDeqPort mkNodeTask_echo2.v(156) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(156): object \"core_mergeF_m_notDeqPort\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399342249 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_saved_source_address mkNodeTask_echo2.v(164) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(164): object \"core_saved_source_address\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399342249 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_task_info mkNodeTask_echo2.v(190) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(190): object \"core_task_info\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399342249 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fromCore_dtlogger_dlog mkNodeTask_echo2.v(210) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(210): object \"fromCore_dtlogger_dlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v" 210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399342249 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fromCore_dtlogger_tlog mkNodeTask_echo2.v(219) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(219): object \"fromCore_dtlogger_tlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399342249 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toCore_dtlogger_dlog mkNodeTask_echo2.v(348) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(348): object \"toCore_dtlogger_dlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v" 348 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399342249 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toCore_dtlogger_tlog mkNodeTask_echo2.v(357) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(357): object \"toCore_dtlogger_tlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v" 357 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399342249 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d171 mkNodeTask_echo2.v(533) " "Verilog HDL warning at mkNodeTask_echo2.v(533): object TASK_fopen___d171 used but never assigned" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v" 533 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529399342249 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d172 mkNodeTask_echo2.v(534) " "Verilog HDL warning at mkNodeTask_echo2.v(534): object TASK_fopen___d172 used but never assigned" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v" 534 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529399342249 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d263 mkNodeTask_echo2.v(535) " "Verilog HDL warning at mkNodeTask_echo2.v(535): object TASK_fopen___d263 used but never assigned" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v" 535 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529399342249 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d264 mkNodeTask_echo2.v(536) " "Verilog HDL warning at mkNodeTask_echo2.v(536): object TASK_fopen___d264 used but never assigned" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v" 536 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529399342249 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d342 mkNodeTask_echo2.v(537) " "Verilog HDL warning at mkNodeTask_echo2.v(537): object TASK_fopen___d342 used but never assigned" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v" 537 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529399342249 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d343 mkNodeTask_echo2.v(538) " "Verilog HDL warning at mkNodeTask_echo2.v(538): object TASK_fopen___d343 used but never assigned" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v" 538 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529399342249 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "mkNodeTask_echo2.v(1512) " "Verilog HDL Case Statement warning at mkNodeTask_echo2.v(1512): can't check case statement for completeness because the case expression has too many possible states" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v" 1512 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1529399342249 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkCnctBridge FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNodeTask_echo2:nodes_6\|mkCnctBridge:bridge " "Elaborating entity \"mkCnctBridge\" for hierarchy \"FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0\|mkMFpgaTop:T1\|mkTop_fpga2:xfpga2\|mkNodeTask_echo2:nodes_6\|mkCnctBridge:bridge\"" {  } { { "src_files/mkNodeTask_echo2.v" "bridge" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkNodeTask_echo2.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399342250 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_id_unused mkCnctBridge.v(185) " "Verilog HDL or VHDL warning at mkCnctBridge.v(185): object \"port_id_unused\" assigned a value but never read" {  } { { "src_files/mkCnctBridge.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/src_files/mkCnctBridge.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529399342252 "|LVDS_echo_FPGA12_qsys|FPGA12_TopNiosInterface:lvds_echo_fpga12_component_0|mkMFpgaTop:T1|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_jtag_uart_0 LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_jtag_uart_0\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "jtag_uart_0" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399342274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w " "Elaborating entity \"LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399342276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "wfifo" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399342452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399342453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399342453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399342453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399342453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399342453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399342453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399342453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399342453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399342453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399342453 ""}  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529399342453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399342487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399342487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399342487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399342490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399342490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399342491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399342494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399342494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399342494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399342526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399342526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399342527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399342562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399342562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399342563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399342595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399342595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399342596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r " "Elaborating entity \"LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399342600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399342841 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399342842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399342842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399342842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399342842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399342842 ""}  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529399342842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343244 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343249 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0 LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "nios2_gen2_0" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0.v" "cpu" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343281 ""}  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529399343281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399343320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399343320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b_module LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343339 ""}  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529399343339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_break LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_im LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_im:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_im:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343415 ""}  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529399343415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399343482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399343482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343509 ""}  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529399343509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343510 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_onchip_memory2_0 LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_onchip_memory2_0\" for hierarchy \"LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "onchip_memory2_0" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v" "the_altsyncram" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file LVDS_echo_FPGA12_qsys_onchip_memory2_0.hex " "Parameter \"init_file\" = \"LVDS_echo_FPGA12_qsys_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529399343748 ""}  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529399343748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9gi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9gi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9gi1 " "Found entity 1: altsyncram_9gi1" {  } { { "db/altsyncram_9gi1.tdf" "" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/db/altsyncram_9gi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529399343786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399343786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9gi1 LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_9gi1:auto_generated " "Elaborating entity \"altsyncram_9gi1\" for hierarchy \"LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_9gi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0 LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "mm_interconnect_0" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lvds_echo_fpga12_component_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lvds_echo_fpga12_component_0_avalon_slave_0_translator\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "lvds_echo_fpga12_component_0_avalon_slave_0_translator" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router:router " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_router\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router:router\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "router" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_default_decode LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router:router\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router:router\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001 LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "router_001" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001_default_decode LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001:router_001\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001:router_001\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002 LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "router_002" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002_default_decode LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002:router_002\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002:router_002\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004 LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004:router_004\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "router_004" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004_default_decode LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004:router_004\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004_default_decode\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004:router_004\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "cmd_demux" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001 LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "cmd_mux" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002 LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "cmd_mux_002" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "rsp_demux" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "rsp_mux" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001 LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_irq_mapper LVDS_echo_FPGA12_qsys_irq_mapper:irq_mapper " "Elaborating entity \"LVDS_echo_FPGA12_qsys_irq_mapper\" for hierarchy \"LVDS_echo_FPGA12_qsys_irq_mapper:irq_mapper\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "irq_mapper" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "rst_controller" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399343868 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "led_out lvds_echo_fpga12_component_0 " "Port \"led_out\" does not exist in macrofunction \"lvds_echo_fpga12_component_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "lvds_echo_fpga12_component_0" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 91 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399346173 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rx_align_done_fpga1 lvds_echo_fpga12_component_0 " "Port \"rx_align_done_fpga1\" does not exist in macrofunction \"lvds_echo_fpga12_component_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "lvds_echo_fpga12_component_0" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 91 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399346173 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rx_align_done_fpga2 lvds_echo_fpga12_component_0 " "Port \"rx_align_done_fpga2\" does not exist in macrofunction \"lvds_echo_fpga12_component_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "lvds_echo_fpga12_component_0" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 91 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399346173 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rx_in_fpga1 lvds_echo_fpga12_component_0 " "Port \"rx_in_fpga1\" does not exist in macrofunction \"lvds_echo_fpga12_component_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "lvds_echo_fpga12_component_0" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 91 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399346173 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rx_in_fpga2 lvds_echo_fpga12_component_0 " "Port \"rx_in_fpga2\" does not exist in macrofunction \"lvds_echo_fpga12_component_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "lvds_echo_fpga12_component_0" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 91 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399346173 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rx_inclock_fpga1 lvds_echo_fpga12_component_0 " "Port \"rx_inclock_fpga1\" does not exist in macrofunction \"lvds_echo_fpga12_component_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "lvds_echo_fpga12_component_0" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 91 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399346173 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rx_inclock_fpga2 lvds_echo_fpga12_component_0 " "Port \"rx_inclock_fpga2\" does not exist in macrofunction \"lvds_echo_fpga12_component_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "lvds_echo_fpga12_component_0" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 91 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399346173 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "tx_align_done_fpga1 lvds_echo_fpga12_component_0 " "Port \"tx_align_done_fpga1\" does not exist in macrofunction \"lvds_echo_fpga12_component_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "lvds_echo_fpga12_component_0" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 91 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399346173 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "tx_align_done_fpga2 lvds_echo_fpga12_component_0 " "Port \"tx_align_done_fpga2\" does not exist in macrofunction \"lvds_echo_fpga12_component_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "lvds_echo_fpga12_component_0" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 91 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399346173 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "tx_out_fpga1 lvds_echo_fpga12_component_0 " "Port \"tx_out_fpga1\" does not exist in macrofunction \"lvds_echo_fpga12_component_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "lvds_echo_fpga12_component_0" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 91 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399346173 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "tx_out_fpga2 lvds_echo_fpga12_component_0 " "Port \"tx_out_fpga2\" does not exist in macrofunction \"lvds_echo_fpga12_component_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "lvds_echo_fpga12_component_0" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 91 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399346173 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "tx_outclock_fpga1 lvds_echo_fpga12_component_0 " "Port \"tx_outclock_fpga1\" does not exist in macrofunction \"lvds_echo_fpga12_component_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "lvds_echo_fpga12_component_0" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 91 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399346173 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "tx_outclock_fpga2 lvds_echo_fpga12_component_0 " "Port \"tx_outclock_fpga2\" does not exist in macrofunction \"lvds_echo_fpga12_component_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "lvds_echo_fpga12_component_0" { Text "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 91 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529399346173 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1529399346339 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/output_files/LVDS_echo_FPGA12.map.smsg " "Generated suppressed messages file /home/bhavin/MTP_work/LVDS/LVDS_echo_same_fpga/output_files/LVDS_echo_FPGA12.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399346475 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 269 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 13 errors, 269 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1167 " "Peak virtual memory: 1167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529399347933 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 19 14:39:07 2018 " "Processing ended: Tue Jun 19 14:39:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529399347933 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529399347933 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529399347933 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529399347933 ""}
