-makelib ies/xil_defaultlib \
  "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_wr.v" \
  "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_rd.v" \
  "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_wr_4.v" \
  "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_rd_4.v" \
  "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_hp2_3.v" \
  "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_hp0_1.v" \
  "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ssw_hp.v" \
  "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_sparse_mem.v" \
  "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_reg_map.v" \
  "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ocm_mem.v" \
  "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v" \
  "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v" \
  "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_fmsw_gp.v" \
  "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_regc.v" \
  "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ocmc.v" \
  "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_interconnect_model.v" \
  "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_gen_reset.v" \
  "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_gen_clock.v" \
  "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ddrc.v" \
  "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_axi_slave.v" \
  "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_axi_master.v" \
  "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_afi_slave.v" \
  "../../../ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_processing_system7_bfm.v" \
  "../../../bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_processing_system7_0_0/sim/Audio_Mixer_Design_processing_system7_0_0.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../../Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/adau1761_configuraiton_data.vhd" \
  "../../../../Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/i3c2.vhd" \
  "../../../../Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/ADAU1761_interface.vhd" \
  "../../../../Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/i2c.vhd" \
  "../../../../Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/i2s_data_interface.vhd" \
  "../../../../Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/adau1761_izedboard.vhd" \
  "../../../../Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/clocking.vhd" \
  "../../../../Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/zed_audio_v1_0/hdl/audio_top.vhd" \
  "../../../bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_zed_audio_0_0/sim/Audio_Mixer_Design_zed_audio_0_0.vhd" \
  "../../../bd/Audio_Mixer_Design/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.vhd" \
  "../../../bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_xlconstant_0_0/sim/Audio_Mixer_Design_xlconstant_0_0.vhd" \
  "../../../../Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/audio_to_axi_interface_v1_0/src/Zed_audio_interface.vhd" \
  "../../../../Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/audio_to_axi_interface_v1_0/hdl/audio_to_axi_interface_v1_0_S00_AXI.vhd" \
  "../../../../Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/audio_to_axi_interface_v1_0/hdl/audio_to_axi_interface_v1_0.vhd" \
  "../../../bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_audio_to_axi_interface_0_0/sim/Audio_Mixer_Design_audio_to_axi_interface_0_0.vhd" \
-endlib
-makelib ies/lib_cdc_v1_0_2 \
  "../../../ipstatic/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd" \
-endlib
-makelib ies/proc_sys_reset_v5_0_8 \
  "../../../ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd" \
  "../../../ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd" \
  "../../../ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd" \
  "../../../ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_rst_processing_system7_0_100M_0/sim/Audio_Mixer_Design_rst_processing_system7_0_100M_0.vhd" \
  "../../../bd/Audio_Mixer_Design/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.vhd" \
  "../../../bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_xlconcat_0_0/sim/Audio_Mixer_Design_xlconcat_0_0.vhd" \
  "../../../../Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/axi_to_audio_interface_v1_0/src/Zed_audio_interface.vhd" \
  "../../../../Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/axi_to_audio_interface_v1_0/hdl/axi_to_audio_interface_v1_0_S00_AXI.vhd" \
  "../../../../Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/axi_to_audio_interface_v1_0/hdl/axi_to_audio_interface_v1_0.vhd" \
  "../../../bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_axi_to_audio_interface_0_0/sim/Audio_Mixer_Design_axi_to_audio_interface_0_0.vhd" \
  "../../../../Audio_Mixer_1.1.srcs/sources_1/ipshared/user.org/top_level_v1_0/src/top_level.vhd" \
  "../../../bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_top_level_0_0/sim/Audio_Mixer_Design_top_level_0_0.vhd" \
  "../../../../Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/src/Multiplier.vhd" \
  "../../../../Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/src/IIR_Biquad_II_v3.vhd" \
  "../../../../Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/src/Filter_Top_Level.vhd" \
  "../../../../Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/hdl/FILTER_IIR_v1_0_S00_AXI.vhd" \
  "../../../../Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/filter_iir_v1_0/hdl/FILTER_IIR_v1_0.vhd" \
  "../../../bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_FILTER_IIR_0_0/sim/Audio_Mixer_Design_FILTER_IIR_0_0.vhd" \
  "../../../bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_FILTER_IIR_1_0/sim/Audio_Mixer_Design_FILTER_IIR_1_0.vhd" \
  "../../../../Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/volume_pregain_v1_0/src/MultiplierFP.vhd" \
  "../../../../Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/volume_pregain_v1_0/src/AmplifierFP.vhd" \
  "../../../../Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/volume_pregain_v1_0/src/Volume_Pregain_Top_Module.vhd" \
  "../../../../Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/volume_pregain_v1_0/hdl/Volume_Pregain_v1_0_S00_AXI.vhd" \
  "../../../../Audio_Mixer_1.1.srcs/sources_1/ipshared/tsotnep/volume_pregain_v1_0/hdl/Volume_Pregain_v1_0.vhd" \
  "../../../bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_Volume_Pregain_0_0/sim/Audio_Mixer_Design_Volume_Pregain_0_0.vhd" \
  "../../../bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_Volume_Pregain_1_0/sim/Audio_Mixer_Design_Volume_Pregain_1_0.vhd" \
  "../../../bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_axi_to_audio_interface_1_0/sim/Audio_Mixer_Design_axi_to_audio_interface_1_0.vhd" \
-endlib
-makelib ies/generic_baseblocks_v2_1_0 \
  "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v" \
  "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_and.v" \
  "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_or.v" \
  "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_or.v" \
  "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry.v" \
  "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v" \
  "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v" \
  "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask.v" \
  "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v" \
  "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask.v" \
  "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v" \
  "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel.v" \
  "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v" \
  "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator.v" \
  "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v" \
  "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux.v" \
  "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v" \
-endlib
-makelib ies/axi_infrastructure_v1_1_0 \
  "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v" \
  "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v" \
  "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v" \
-endlib
-makelib ies/axi_register_slice_v2_1_7 \
  "../../../ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v" \
  "../../../ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v" \
-endlib
-makelib ies/fifo_generator_v13_0_1 \
  "../../../ipstatic/fifo_generator_v13_0/simulation/fifo_generator_vhdl_beh.vhd" \
  "../../../ipstatic/fifo_generator_v13_0/hdl/fifo_generator_v13_0_rfs.vhd" \
-endlib
-makelib ies/axi_data_fifo_v2_1_6 \
  "../../../ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v" \
  "../../../ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v" \
  "../../../ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v" \
  "../../../ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v" \
  "../../../ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v" \
  "../../../ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v" \
-endlib
-makelib ies/axi_crossbar_v2_1_8 \
  "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v" \
  "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v" \
  "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v" \
  "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v" \
  "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v" \
  "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v" \
  "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v" \
  "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v" \
  "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v" \
  "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v" \
  "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v" \
  "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_xbar_0/sim/Audio_Mixer_Design_xbar_0.v" \
-endlib
-makelib ies/axi_protocol_converter_v2_1_7 \
  "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v" \
  "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v" \
  "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axilite_conv.v" \
  "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v" \
  "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v" \
  "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v" \
  "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_decerr_slave.v" \
  "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v" \
  "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v" \
  "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v" \
  "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v" \
  "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v" \
  "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v" \
  "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v" \
  "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v" \
  "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v" \
  "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v" \
  "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v" \
  "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/Audio_Mixer_Design/ip/Audio_Mixer_Design_auto_pc_0/sim/Audio_Mixer_Design_auto_pc_0.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/Audio_Mixer_Design/hdl/Audio_Mixer_Design.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  glbl.v
-endlib

