

================================================================
== Vitis HLS Report for 'hls_object_green_classification_Pipeline_VITIS_LOOP_26_13'
================================================================
* Date:           Mon Dec 15 18:24:30 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Obj_Detect_ver6
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.919 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     23|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     41|    -|
|Register         |        -|    -|      35|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      35|     64|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |icmp_ln26_fu_77_p2  |      icmp|   0|  0|  23|          16|          16|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  23|          16|          16|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_root_1  |   9|          2|   16|         32|
    |root_fu_34               |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  41|          9|   34|         69|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+----+----+-----+-----------+
    |      Name     | FF | LUT| Bits| Const Bits|
    +---------------+----+----+-----+-----------+
    |ap_CS_fsm      |   2|   0|    2|          0|
    |ap_done_reg    |   1|   0|    1|          0|
    |root_1_reg_94  |  16|   0|   16|          0|
    |root_fu_34     |  16|   0|   16|          0|
    +---------------+----+----+-----+-----------+
    |Total          |  35|   0|   35|          0|
    +---------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+-----------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_26_13|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_26_13|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_26_13|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_26_13|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_26_13|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_26_13|  return value|
|root_12          |   in|   16|     ap_none|                                                    root_12|        scalar|
|root_out         |  out|   16|      ap_vld|                                                   root_out|       pointer|
|root_out_ap_vld  |  out|    1|      ap_vld|                                                   root_out|       pointer|
|parent_address0  |  out|    9|   ap_memory|                                                     parent|         array|
|parent_ce0       |  out|    1|   ap_memory|                                                     parent|         array|
|parent_q0        |   in|   16|   ap_memory|                                                     parent|         array|
+-----------------+-----+-----+------------+-----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%root = alloca i32 1"   --->   Operation 5 'alloca' 'root' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %parent, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%root_12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %root_12"   --->   Operation 7 'read' 'root_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %root_12_read, i16 %root"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%root_1 = load i16 %root"   --->   Operation 10 'load' 'root_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i16 %root_1" [obj_detect.cpp:26->obj_detect.cpp:202]   --->   Operation 11 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%parent_addr = getelementptr i16 %parent, i64 0, i64 %zext_ln26" [obj_detect.cpp:26->obj_detect.cpp:202]   --->   Operation 12 'getelementptr' 'parent_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (3.25ns)   --->   "%root_2 = load i9 %parent_addr" [obj_detect.cpp:26->obj_detect.cpp:202]   --->   Operation 13 'load' 'root_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (3.25ns)   --->   "%root_2 = load i9 %parent_addr" [obj_detect.cpp:26->obj_detect.cpp:202]   --->   Operation 15 'load' 'root_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 16 [1/1] (2.07ns)   --->   "%icmp_ln26 = icmp_eq  i16 %root_2, i16 %root_1" [obj_detect.cpp:26->obj_detect.cpp:202]   --->   Operation 16 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %while.body.i, void %while.cond4.i.preheader.exitStub" [obj_detect.cpp:26->obj_detect.cpp:202]   --->   Operation 17 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [obj_detect.cpp:26->obj_detect.cpp:202]   --->   Operation 18 'specloopname' 'specloopname_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln26 = store i16 %root_2, i16 %root" [obj_detect.cpp:26->obj_detect.cpp:202]   --->   Operation 19 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.58>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln26 = br void %while.cond.i" [obj_detect.cpp:26->obj_detect.cpp:202]   --->   Operation 20 'br' 'br_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %root_out, i16 %root_1"   --->   Operation 21 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 22 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ root_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ root_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ parent]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
root              (alloca       ) [ 011]
specmemcore_ln0   (specmemcore  ) [ 000]
root_12_read      (read         ) [ 000]
store_ln0         (store        ) [ 000]
br_ln0            (br           ) [ 000]
root_1            (load         ) [ 001]
zext_ln26         (zext         ) [ 000]
parent_addr       (getelementptr) [ 001]
specpipeline_ln0  (specpipeline ) [ 000]
root_2            (load         ) [ 000]
icmp_ln26         (icmp         ) [ 001]
br_ln26           (br           ) [ 000]
specloopname_ln26 (specloopname ) [ 000]
store_ln26        (store        ) [ 000]
br_ln26           (br           ) [ 000]
write_ln0         (write        ) [ 000]
ret_ln0           (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="root_12">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="root_12"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="root_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="root_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="parent">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parent"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="root_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="root/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="root_12_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="16" slack="0"/>
<pin id="40" dir="0" index="1" bw="16" slack="0"/>
<pin id="41" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="root_12_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="write_ln0_write_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="16" slack="0"/>
<pin id="47" dir="0" index="2" bw="16" slack="1"/>
<pin id="48" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="parent_addr_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="16" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="16" slack="0"/>
<pin id="55" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="parent_addr/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_access_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="9" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="root_2/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="store_ln0_store_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="root_1_load_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="16" slack="0"/>
<pin id="71" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="root_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="zext_ln26_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="icmp_ln26_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="16" slack="0"/>
<pin id="79" dir="0" index="1" bw="16" slack="1"/>
<pin id="80" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln26_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="1"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="87" class="1005" name="root_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="0"/>
<pin id="89" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="root "/>
</bind>
</comp>

<comp id="94" class="1005" name="root_1_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="1"/>
<pin id="96" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="root_1 "/>
</bind>
</comp>

<comp id="100" class="1005" name="parent_addr_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="9" slack="1"/>
<pin id="102" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="parent_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="42"><net_src comp="16" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="32" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="18" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="63"><net_src comp="51" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="38" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="69" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="76"><net_src comp="72" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="81"><net_src comp="58" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="86"><net_src comp="58" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="34" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="92"><net_src comp="87" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="93"><net_src comp="87" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="97"><net_src comp="69" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="99"><net_src comp="94" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="103"><net_src comp="51" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="58" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: root_out | {2 }
	Port: parent | {}
 - Input state : 
	Port: hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 : root_12 | {1 }
	Port: hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 : parent | {1 2 }
  - Chain level:
	State 1
		root_1 : 1
		zext_ln26 : 2
		parent_addr : 3
		root_2 : 4
	State 2
		icmp_ln26 : 1
		br_ln26 : 2
		store_ln26 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln26_fu_77     |    0    |    23   |
|----------|-------------------------|---------|---------|
|   read   | root_12_read_read_fu_38 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |  write_ln0_write_fu_44  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |     zext_ln26_fu_72     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    23   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|parent_addr_reg_100|    9   |
|   root_1_reg_94   |   16   |
|    root_reg_87    |   16   |
+-------------------+--------+
|       Total       |   41   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_58 |  p0  |   2  |   9  |   18   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   18   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   23   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   41   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   41   |   32   |
+-----------+--------+--------+--------+
