--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.771ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y12.YQ      Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X55Y12.BX      net (fanout=2)        1.076   ftop/clkN210/unlock2
    SLICE_X55Y12.CLK     Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.771ns (0.695ns logic, 1.076ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.414ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.060 - 0.076)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y13.YQ      Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X55Y12.G4      net (fanout=1)        0.289   ftop/clkN210/locked_d
    SLICE_X55Y12.CLK     Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.414ns (1.125ns logic, 0.289ns route)
                                                       (79.6% logic, 20.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.057ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.076 - 0.060)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y13.YQ      Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X55Y12.G4      net (fanout=1)        0.232   ftop/clkN210/locked_d
    SLICE_X55Y12.CLK     Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.825ns logic, 0.232ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.342ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.342ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y12.YQ      Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X55Y12.BX      net (fanout=2)        0.861   ftop/clkN210/unlock2
    SLICE_X55Y12.CLK     Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.342ns (0.481ns logic, 0.861ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y12.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y12.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y12.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y12.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y12.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y12.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X55Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X55Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X55Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X81Y77.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X81Y77.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X81Y77.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6992 paths analyzed, 541 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.796ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.653ns (Levels of Logic = 7)
  Clock Path Skew:      -0.143ns (0.307 - 0.450)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y168.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X101Y169.G4    net (fanout=5)        0.442   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X101Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X101Y169.F4    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X101Y169.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X99Y176.G4     net (fanout=10)       0.788   ftop/gbe0/gmac/gmac/N34
    SLICE_X99Y176.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y177.F3    net (fanout=11)       0.385   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y177.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X100Y178.G3    net (fanout=9)        0.305   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X100Y178.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X99Y178.F2     net (fanout=5)        0.409   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X99Y178.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X99Y181.F2     net (fanout=3)        0.620   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X99Y181.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.653ns (4.661ns logic, 2.992ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_6/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.697ns (Levels of Logic = 0)
  Clock Path Skew:      -0.079ns (0.695 - 0.774)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData_6/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y158.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    C26.SR               net (fanout=67)       2.722   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    C26.OTCLK2           Tiosrcko              0.379   gmii_txd<6>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_6/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.697ns (0.975ns logic, 2.722ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.655ns (Levels of Logic = 6)
  Clock Path Skew:      -0.080ns (0.008 - 0.088)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y168.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X101Y169.G4    net (fanout=5)        0.442   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X101Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X101Y169.F4    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X101Y169.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X99Y176.G4     net (fanout=10)       0.788   ftop/gbe0/gmac/gmac/N34
    SLICE_X99Y176.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X101Y178.F1    net (fanout=11)       0.528   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X101Y178.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X98Y185.F1     net (fanout=7)        1.086   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X98Y185.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N18
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X100Y183.F1    net (fanout=2)        0.669   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X100Y183.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<13>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      7.655ns (4.099ns logic, 3.556ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.545ns (Levels of Logic = 7)
  Clock Path Skew:      -0.143ns (0.307 - 0.450)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X101Y169.G2    net (fanout=5)        0.406   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X101Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X101Y169.F4    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X101Y169.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X99Y176.G4     net (fanout=10)       0.788   ftop/gbe0/gmac/gmac/N34
    SLICE_X99Y176.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y177.F3    net (fanout=11)       0.385   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y177.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X100Y178.G3    net (fanout=9)        0.305   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X100Y178.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X99Y178.F2     net (fanout=5)        0.409   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X99Y178.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X99Y181.F2     net (fanout=3)        0.620   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X99Y181.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.545ns (4.589ns logic, 2.956ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.521ns (Levels of Logic = 7)
  Clock Path Skew:      -0.143ns (0.307 - 0.450)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y168.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X101Y169.G3    net (fanout=5)        0.411   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X101Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X101Y169.F4    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X101Y169.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X99Y176.G4     net (fanout=10)       0.788   ftop/gbe0/gmac/gmac/N34
    SLICE_X99Y176.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y177.F3    net (fanout=11)       0.385   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y177.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X100Y178.G3    net (fanout=9)        0.305   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X100Y178.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X99Y178.F2     net (fanout=5)        0.409   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X99Y178.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X99Y181.F2     net (fanout=3)        0.620   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X99Y181.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.521ns (4.560ns logic, 2.961ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.564ns (Levels of Logic = 6)
  Clock Path Skew:      -0.082ns (0.579 - 0.661)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y157.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X98Y175.G3     net (fanout=22)       0.898   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X98Y175.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N401
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X99Y176.G1     net (fanout=15)       0.865   ftop/gbe0/gmac/gmac/N38
    SLICE_X99Y176.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y177.F3    net (fanout=11)       0.385   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y177.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X100Y178.G3    net (fanout=9)        0.305   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X100Y178.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X99Y178.F2     net (fanout=5)        0.409   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X99Y178.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X99Y181.F2     net (fanout=3)        0.620   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X99Y181.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.564ns (4.082ns logic, 3.482ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.566ns (Levels of Logic = 5)
  Clock Path Skew:      -0.073ns (0.588 - 0.661)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y157.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X98Y175.G3     net (fanout=22)       0.898   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X98Y175.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N401
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X99Y176.G1     net (fanout=15)       0.865   ftop/gbe0/gmac/gmac/N38
    SLICE_X99Y176.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X101Y178.F1    net (fanout=11)       0.528   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X101Y178.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X98Y185.F1     net (fanout=7)        1.086   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X98Y185.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N18
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X100Y183.F1    net (fanout=2)        0.669   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X100Y183.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<13>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      7.566ns (3.520ns logic, 4.046ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.493ns (Levels of Logic = 6)
  Clock Path Skew:      -0.138ns (0.312 - 0.450)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y168.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X101Y169.G4    net (fanout=5)        0.442   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X101Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X101Y169.F4    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X101Y169.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X99Y176.G4     net (fanout=10)       0.788   ftop/gbe0/gmac/gmac/N34
    SLICE_X99Y176.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X99Y176.F3     net (fanout=11)       0.152   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X99Y176.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X99Y178.G1     net (fanout=7)        0.619   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X99Y178.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X100Y186.F1    net (fanout=9)        1.390   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X100Y186.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<1>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      7.493ns (4.059ns logic, 3.434ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.547ns (Levels of Logic = 6)
  Clock Path Skew:      -0.080ns (0.008 - 0.088)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X101Y169.G2    net (fanout=5)        0.406   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X101Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X101Y169.F4    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X101Y169.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X99Y176.G4     net (fanout=10)       0.788   ftop/gbe0/gmac/gmac/N34
    SLICE_X99Y176.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X101Y178.F1    net (fanout=11)       0.528   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X101Y178.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X98Y185.F1     net (fanout=7)        1.086   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X98Y185.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N18
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X100Y183.F1    net (fanout=2)        0.669   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X100Y183.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<13>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      7.547ns (4.027ns logic, 3.520ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.523ns (Levels of Logic = 6)
  Clock Path Skew:      -0.080ns (0.008 - 0.088)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y168.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X101Y169.G3    net (fanout=5)        0.411   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X101Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X101Y169.F4    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X101Y169.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X99Y176.G4     net (fanout=10)       0.788   ftop/gbe0/gmac/gmac/N34
    SLICE_X99Y176.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X101Y178.F1    net (fanout=11)       0.528   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X101Y178.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X98Y185.F1     net (fanout=7)        1.086   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X98Y185.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N18
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X100Y183.F1    net (fanout=2)        0.669   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X100Y183.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<13>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      7.523ns (3.998ns logic, 3.525ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.548ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.037 - 0.088)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y168.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X101Y169.G4    net (fanout=5)        0.442   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X101Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X101Y169.F4    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X101Y169.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X99Y176.G4     net (fanout=10)       0.788   ftop/gbe0/gmac/gmac/N34
    SLICE_X99Y176.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X101Y178.F1    net (fanout=11)       0.528   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X101Y178.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X98Y185.F1     net (fanout=7)        1.086   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X98Y185.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N18
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X100Y179.F4    net (fanout=2)        0.562   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X100Y179.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.548ns (4.099ns logic, 3.449ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txData_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_3/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.537ns (Levels of Logic = 0)
  Clock Path Skew:      -0.016ns (0.685 - 0.701)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txData_3 to ftop/gbe0/gmac/gmac/txRS_iobTxData_3/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y178.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_txData<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txData_3
    H21.O2               net (fanout=2)        2.334   ftop/gbe0/gmac/gmac/txRS_txData<3>
    H21.OTCLK2           Tioock                0.708   gmii_txd<3>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_3/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.537ns (1.203ns logic, 2.334ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.496ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.037 - 0.088)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y168.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X101Y169.G4    net (fanout=5)        0.442   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X101Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X101Y169.F4    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X101Y169.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X99Y176.G4     net (fanout=10)       0.788   ftop/gbe0/gmac/gmac/N34
    SLICE_X99Y176.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y176.F2    net (fanout=11)       0.682   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y176.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>1
    SLICE_X100Y184.F4    net (fanout=9)        0.934   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
    SLICE_X100Y184.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N38
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<2>1_SW0
    SLICE_X100Y178.F3    net (fanout=1)        0.469   ftop/gbe0/gmac/gmac/txRS_crc/N38
    SLICE_X100Y178.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<2>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      7.496ns (4.138ns logic, 3.358ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.385ns (Levels of Logic = 6)
  Clock Path Skew:      -0.138ns (0.312 - 0.450)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X101Y169.G2    net (fanout=5)        0.406   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X101Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X101Y169.F4    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X101Y169.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X99Y176.G4     net (fanout=10)       0.788   ftop/gbe0/gmac/gmac/N34
    SLICE_X99Y176.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X99Y176.F3     net (fanout=11)       0.152   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X99Y176.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X99Y178.G1     net (fanout=7)        0.619   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X99Y178.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X100Y186.F1    net (fanout=9)        1.390   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X100Y186.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<1>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      7.385ns (3.987ns logic, 3.398ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.440ns (Levels of Logic = 6)
  Clock Path Skew:      -0.080ns (0.008 - 0.088)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y168.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X101Y169.G4    net (fanout=5)        0.442   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X101Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X101Y169.F4    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X101Y169.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X99Y176.G4     net (fanout=10)       0.788   ftop/gbe0/gmac/gmac/N34
    SLICE_X99Y176.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X99Y179.F1     net (fanout=11)       0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X99Y179.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>1
    SLICE_X98Y185.F3     net (fanout=8)        0.837   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
    SLICE_X98Y185.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N18
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X100Y183.F1    net (fanout=2)        0.669   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X100Y183.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<13>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      7.440ns (4.099ns logic, 3.341ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.459ns (Levels of Logic = 5)
  Clock Path Skew:      -0.044ns (0.617 - 0.661)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y157.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X98Y175.G3     net (fanout=22)       0.898   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X98Y175.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N401
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X99Y176.G1     net (fanout=15)       0.865   ftop/gbe0/gmac/gmac/N38
    SLICE_X99Y176.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X101Y178.F1    net (fanout=11)       0.528   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X101Y178.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X98Y185.F1     net (fanout=7)        1.086   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X98Y185.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N18
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X100Y179.F4    net (fanout=2)        0.562   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X100Y179.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.459ns (3.520ns logic, 3.939ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.361ns (Levels of Logic = 6)
  Clock Path Skew:      -0.138ns (0.312 - 0.450)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y168.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X101Y169.G3    net (fanout=5)        0.411   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X101Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X101Y169.F4    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X101Y169.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X99Y176.G4     net (fanout=10)       0.788   ftop/gbe0/gmac/gmac/N34
    SLICE_X99Y176.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X99Y176.F3     net (fanout=11)       0.152   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X99Y176.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X99Y178.G1     net (fanout=7)        0.619   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X99Y178.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X100Y186.F1    net (fanout=9)        1.390   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X100Y186.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<1>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      7.361ns (3.958ns logic, 3.403ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.431ns (Levels of Logic = 7)
  Clock Path Skew:      -0.067ns (0.021 - 0.088)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y168.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X101Y169.G4    net (fanout=5)        0.442   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X101Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X101Y169.F4    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X101Y169.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X99Y176.G4     net (fanout=10)       0.788   ftop/gbe0/gmac/gmac/N34
    SLICE_X99Y176.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y177.F3    net (fanout=11)       0.385   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y177.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X100Y178.G3    net (fanout=9)        0.305   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X100Y178.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X99Y178.F2     net (fanout=5)        0.409   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X99Y178.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X100Y180.F2    net (fanout=3)        0.344   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X100Y180.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.431ns (4.715ns logic, 2.716ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.430ns (Levels of Logic = 5)
  Clock Path Skew:      -0.067ns (0.021 - 0.088)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y168.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X101Y169.G4    net (fanout=5)        0.442   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X101Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X101Y169.F4    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X101Y169.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X99Y176.G4     net (fanout=10)       0.788   ftop/gbe0/gmac/gmac/N34
    SLICE_X99Y176.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X98Y174.F2     net (fanout=11)       0.427   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X98Y174.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_EN_add
                                                       ftop/gbe0/gmac/gmac/txRS_crc_EN_add1
    SLICE_X98Y181.F3     net (fanout=1)        0.726   ftop/gbe0/gmac/gmac/txRS_crc_EN_add
    SLICE_X98Y181.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_EN1
    SLICE_X101Y181.CE    net (fanout=28)       1.367   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_EN
    SLICE_X101Y181.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      7.430ns (3.637ns logic, 3.793ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.430ns (Levels of Logic = 5)
  Clock Path Skew:      -0.067ns (0.021 - 0.088)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y168.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X101Y169.G4    net (fanout=5)        0.442   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X101Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X101Y169.F4    net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X101Y169.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X99Y176.G4     net (fanout=10)       0.788   ftop/gbe0/gmac/gmac/N34
    SLICE_X99Y176.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X98Y174.F2     net (fanout=11)       0.427   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X98Y174.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_EN_add
                                                       ftop/gbe0/gmac/gmac/txRS_crc_EN_add1
    SLICE_X98Y181.F3     net (fanout=1)        0.726   ftop/gbe0/gmac/gmac/txRS_crc_EN_add
    SLICE_X98Y181.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_EN1
    SLICE_X101Y180.CE    net (fanout=28)       1.367   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_EN
    SLICE_X101Y180.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.430ns (3.637ns logic, 3.793ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxOper/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/rxOper/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.130ns (0.407 - 0.277)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxOper/dSyncReg1 to ftop/gbe0/gmac/rxOper/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y171.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxOper/dSyncReg1
                                                       ftop/gbe0/gmac/rxOper/dSyncReg1
    SLICE_X98Y170.BY     net (fanout=1)        0.298   ftop/gbe0/gmac/rxOper/dSyncReg1
    SLICE_X98Y170.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxOper_dD_OUT
                                                       ftop/gbe0/gmac/rxOper/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.614ns logic, 0.298ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txOper/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txOperateD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (0.297 - 0.242)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txOper/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_txOperateD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y141.YQ     Tcko                  0.419   ftop/gbe0/gmac/txOper_dD_OUT
                                                       ftop/gbe0/gmac/txOper/dSyncReg2
    SLICE_X92Y141.BY     net (fanout=1)        0.298   ftop/gbe0/gmac/txOper_dD_OUT
    SLICE_X92Y141.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/txRS_txOperateD
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateD
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.556ns logic, 0.298ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.850ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txOper/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/txOper/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.904ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.284 - 0.230)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txOper/dSyncReg1 to ftop/gbe0/gmac/txOper/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y141.YQ     Tcko                  0.477   ftop/gbe0/gmac/txOper/dSyncReg1
                                                       ftop/gbe0/gmac/txOper/dSyncReg1
    SLICE_X91Y141.BY     net (fanout=1)        0.305   ftop/gbe0/gmac/txOper/dSyncReg1
    SLICE_X91Y141.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txOper_dD_OUT
                                                       ftop/gbe0/gmac/txOper/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.904ns (0.599ns logic, 0.305ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.852ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gmiixo_rst/reset_hold_0 (FF)
  Destination:          ftop/gmiixo_rst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.011 - 0.009)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gmiixo_rst/reset_hold_0 to ftop/gmiixo_rst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y127.YQ     Tcko                  0.419   ftop/gmiixo_rst/reset_hold<0>
                                                       ftop/gmiixo_rst/reset_hold_0
    SLICE_X89Y126.BY     net (fanout=1)        0.313   ftop/gmiixo_rst/reset_hold<0>
    SLICE_X89Y126.CLK    Tckdi       (-Th)    -0.122   ftop/gmiixo_rst_OUT_RST_N
                                                       ftop/gmiixo_rst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.861ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.865ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.028 - 0.024)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y160.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X97Y161.BY     net (fanout=6)        0.326   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X97Y161.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.865ns (0.539ns logic, 0.326ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.868ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.011 - 0.010)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_0 to ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y158.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold<0>
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_0
    SLICE_X114Y158.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold<0>
    SLICE_X114Y158.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.931ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.037ns (Levels of Logic = 0)
  Clock Path Skew:      0.106ns (0.366 - 0.260)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg1 to ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y156.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg1
    SLICE_X101Y157.BY    net (fanout=1)        0.496   ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg1
    SLICE_X101Y157.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      1.037ns (0.541ns logic, 0.496ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.018ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y160.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X96Y160.BX     net (fanout=6)        0.473   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X96Y160.CLK    Tckdi       (-Th)    -0.128   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.018ns (0.545ns logic, 0.473ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txData_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_1/FF0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.273ns (Levels of Logic = 0)
  Clock Path Skew:      0.249ns (0.868 - 0.619)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txData_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData_1/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y173.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txData<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txData_1
    D24.O1               net (fanout=2)        0.916   ftop/gbe0/gmac/gmac/txRS_txData<1>
    D24.OTCLK1           Tiocko      (-Th)     0.039   gmii_txd<1>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_1/FF0
    -------------------------------------------------  ---------------------------
    Total                                      1.273ns (0.357ns logic, 0.916ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateD (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.086ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.307 - 0.253)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateD to ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y141.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/txRS_txOperateD
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateD
    SLICE_X94Y145.BY     net (fanout=1)        0.472   ftop/gbe0/gmac/gmac/txRS_txOperateD
    SLICE_X94Y145.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg
    -------------------------------------------------  ---------------------------
    Total                                      1.086ns (0.614ns logic, 0.472ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.049ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.028 - 0.024)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_1 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y160.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_1
    SLICE_X97Y161.BX     net (fanout=5)        0.510   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<1>
    SLICE_X97Y161.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      1.049ns (0.539ns logic, 0.510ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.159ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.402 - 0.294)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y160.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5
    SLICE_X98Y160.BX     net (fanout=2)        0.661   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>
    SLICE_X98Y160.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5
    -------------------------------------------------  ---------------------------
    Total                                      1.159ns (0.498ns logic, 0.661ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_23 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (0.372 - 0.345)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_23 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y179.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_23
    SLICE_X98Y179.F4     net (fanout=2)        0.278   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<23>
    SLICE_X98Y179.CLK    Tckf        (-Th)    -0.438   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<31>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_31
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.834ns logic, 0.278ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txData_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_2/FF0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.348ns (Levels of Logic = 0)
  Clock Path Skew:      0.241ns (0.868 - 0.627)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txData_2 to ftop/gbe0/gmac/gmac/txRS_iobTxData_2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y177.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txData<2>
                                                       ftop/gbe0/gmac/gmac/txRS_txData_2
    D25.O1               net (fanout=2)        0.991   ftop/gbe0/gmac/gmac/txRS_txData<2>
    D25.OTCLK1           Tiocko      (-Th)     0.039   gmii_txd<2>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_2/FF0
    -------------------------------------------------  ---------------------------
    Total                                      1.348ns (0.357ns logic, 0.991ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.327ns (Levels of Logic = 0)
  Clock Path Skew:      0.215ns (0.565 - 0.350)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txDV to ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y166.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txDV
                                                       ftop/gbe0/gmac/gmac/txRS_txDV
    D26.O1               net (fanout=2)        0.949   ftop/gbe0/gmac/gmac/txRS_txDV
    D26.OTCLK1           Tiocko      (-Th)     0.039   gmii_tx_en
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF0
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (0.378ns logic, 0.949ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.222ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.402 - 0.294)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_3 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y161.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_3
    SLICE_X99Y161.BX     net (fanout=4)        0.743   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<3>
    SLICE_X99Y161.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      1.222ns (0.479ns logic, 0.743ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.177ns (Levels of Logic = 1)
  Clock Path Skew:      0.058ns (0.374 - 0.316)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y183.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_13
    SLICE_X102Y183.F3    net (fanout=2)        0.322   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<13>
    SLICE_X102Y183.CLK   Tckf        (-Th)    -0.438   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<21>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_21
    -------------------------------------------------  ---------------------------
    Total                                      1.177ns (0.855ns logic, 0.322ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.028 - 0.024)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_3 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y161.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_3
    SLICE_X97Y160.F3     net (fanout=4)        0.315   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<3>
    SLICE_X97Y160.CLK    Tckf        (-Th)    -0.406   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mxor_incrGrayP_2_incrGrayPBlock_incrGray_2_incrGray_Result<4>1
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5
    -------------------------------------------------  ---------------------------
    Total                                      1.138ns (0.823ns logic, 0.315ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.145ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.154ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.061 - 0.052)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_4 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y160.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<4>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_4
    SLICE_X98Y160.BY     net (fanout=2)        0.598   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<4>
    SLICE_X98Y160.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      1.154ns (0.556ns logic, 0.598ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.194ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.374 - 0.329)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y180.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    SLICE_X102Y183.G2    net (fanout=2)        0.327   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
    SLICE_X102Y183.CLK   Tckg        (-Th)    -0.450   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<20>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_20
    -------------------------------------------------  ---------------------------
    Total                                      1.194ns (0.867ns logic, 0.327ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_3/SR
  Location pin: SLICE_X96Y161.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_3/SR
  Location pin: SLICE_X96Y161.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_2/SR
  Location pin: SLICE_X96Y161.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_2/SR
  Location pin: SLICE_X96Y161.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg/SR
  Location pin: SLICE_X98Y162.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg/SR
  Location pin: SLICE_X98Y162.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txOper/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/txOper/dSyncReg1/SR
  Location pin: SLICE_X88Y141.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txOper/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/txOper/dSyncReg1/SR
  Location pin: SLICE_X88Y141.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5/SR
  Location pin: SLICE_X98Y160.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5/SR
  Location pin: SLICE_X98Y160.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_4/SR
  Location pin: SLICE_X98Y160.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_4/SR
  Location pin: SLICE_X98Y160.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Location pin: SLICE_X94Y145.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Location pin: SLICE_X94Y145.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_0/SR
  Location pin: SLICE_X96Y160.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_0/SR
  Location pin: SLICE_X96Y160.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_1/SR
  Location pin: SLICE_X96Y160.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_1/SR
  Location pin: SLICE_X96Y160.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxOper/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxOper/dSyncReg1/SR
  Location pin: SLICE_X96Y171.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxOper/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxOper/dSyncReg1/SR
  Location pin: SLICE_X96Y171.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.204ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.168ns (Levels of Logic = 0)
  Clock Path Skew:      -5.036ns (-1.469 - 3.567)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y77.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X80Y77.SR      net (fanout=3)        1.211   ftop/clkN210/rstInD
    SLICE_X80Y77.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      2.168ns (0.957ns logic, 1.211ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      5.249ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.677ns (Levels of Logic = 0)
  Clock Path Skew:      -3.572ns (-0.718 - 2.854)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y77.YQ      Tcko                  0.419   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X80Y77.SR      net (fanout=3)        0.968   ftop/clkN210/rstInD
    SLICE_X80Y77.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.677ns (0.709ns logic, 0.968ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X80Y77.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X80Y77.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X80Y77.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 34836 paths analyzed, 1481 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.730ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clkdv_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.712ns (Levels of Logic = 0)
  Clock Path Skew:      -5.055ns (-1.488 - 3.567)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clkdv_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y77.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X80Y74.SR      net (fanout=3)        0.755   ftop/clkN210/rstInD
    SLICE_X80Y74.CLK     Tsrck                 0.433   ftop/sys1Rst
                                                       ftop/clkN210/clkdv_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.712ns (0.957ns logic, 0.755ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/iqadc/wci_wslv_reqF/D_OUT_34 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/D_OUT_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.581ns (Levels of Logic = 7)
  Clock Path Skew:      -0.149ns (0.665 - 0.814)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/iqadc/wci_wslv_reqF/D_OUT_34 to ftop/iqadc/wci_wslv_reqF/D_OUT_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y16.XQ      Tcko                  0.495   ftop/iqadc/wci_wslv_reqF_D_OUT<34>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_34
    SLICE_X28Y20.G2      net (fanout=13)       1.158   ftop/iqadc/wci_wslv_reqF_D_OUT<34>
    SLICE_X28Y20.Y       Tilo                  0.616   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_wci_wslv_respF_q_0_write_1__VAL_2<0>3111
    SLICE_X28Y20.F4      net (fanout=1)        0.035   ftop/iqadc/wci_wslv_nState_D_IN<3>
    SLICE_X28Y20.X       Tilo                  0.601   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000_SW0
    SLICE_X27Y53.G1      net (fanout=1)        1.582   ftop/iqadc/N321
    SLICE_X27Y53.Y       Tilo                  0.561   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.F4      net (fanout=5)        0.064   ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.X       Tilo                  0.562   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.G4      net (fanout=2)        0.678   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.Y       Tilo                  0.616   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr37
    SLICE_X29Y42.G1      net (fanout=5)        0.610   ftop/iqadc/WILL_FIRE_RL_wci_cfwr
    SLICE_X29Y42.Y       Tilo                  0.561   ftop/iqadc/wci_wslv_reqF_EMPTY_N
                                                       ftop/iqadc/wci_wslv_reqF_r_deq_whas
    SLICE_X28Y42.F2      net (fanout=37)       0.150   ftop/iqadc/wci_wslv_reqF/hasodata_mux0000
    SLICE_X28Y42.X       Tilo                  0.601   ftop/iqadc/wci_wslv_reqF/ring_empty
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_not00011
    SLICE_X32Y105.CE     net (fanout=17)       5.536   ftop/iqadc/wci_wslv_reqF/D_OUT_not0001
    SLICE_X32Y105.CLK    Tceck                 0.155   ftop/iqadc/wci_wslv_reqF_D_OUT<5>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_5
    -------------------------------------------------  ---------------------------
    Total                                     14.581ns (4.768ns logic, 9.813ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/iqadc/wci_wslv_reqF/D_OUT_34 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/D_OUT_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.581ns (Levels of Logic = 7)
  Clock Path Skew:      -0.149ns (0.665 - 0.814)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/iqadc/wci_wslv_reqF/D_OUT_34 to ftop/iqadc/wci_wslv_reqF/D_OUT_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y16.XQ      Tcko                  0.495   ftop/iqadc/wci_wslv_reqF_D_OUT<34>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_34
    SLICE_X28Y20.G2      net (fanout=13)       1.158   ftop/iqadc/wci_wslv_reqF_D_OUT<34>
    SLICE_X28Y20.Y       Tilo                  0.616   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_wci_wslv_respF_q_0_write_1__VAL_2<0>3111
    SLICE_X28Y20.F4      net (fanout=1)        0.035   ftop/iqadc/wci_wslv_nState_D_IN<3>
    SLICE_X28Y20.X       Tilo                  0.601   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000_SW0
    SLICE_X27Y53.G1      net (fanout=1)        1.582   ftop/iqadc/N321
    SLICE_X27Y53.Y       Tilo                  0.561   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.F4      net (fanout=5)        0.064   ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.X       Tilo                  0.562   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.G4      net (fanout=2)        0.678   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.Y       Tilo                  0.616   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr37
    SLICE_X29Y42.G1      net (fanout=5)        0.610   ftop/iqadc/WILL_FIRE_RL_wci_cfwr
    SLICE_X29Y42.Y       Tilo                  0.561   ftop/iqadc/wci_wslv_reqF_EMPTY_N
                                                       ftop/iqadc/wci_wslv_reqF_r_deq_whas
    SLICE_X28Y42.F2      net (fanout=37)       0.150   ftop/iqadc/wci_wslv_reqF/hasodata_mux0000
    SLICE_X28Y42.X       Tilo                  0.601   ftop/iqadc/wci_wslv_reqF/ring_empty
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_not00011
    SLICE_X32Y105.CE     net (fanout=17)       5.536   ftop/iqadc/wci_wslv_reqF/D_OUT_not0001
    SLICE_X32Y105.CLK    Tceck                 0.155   ftop/iqadc/wci_wslv_reqF_D_OUT<5>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_4
    -------------------------------------------------  ---------------------------
    Total                                     14.581ns (4.768ns logic, 9.813ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/iqadc/wci_wslv_reqF/D_OUT_35 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/D_OUT_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.081ns (Levels of Logic = 7)
  Clock Path Skew:      -0.160ns (0.665 - 0.825)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/iqadc/wci_wslv_reqF/D_OUT_35 to ftop/iqadc/wci_wslv_reqF/D_OUT_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y14.YQ      Tcko                  0.524   ftop/iqadc/wci_wslv_reqF_D_OUT<36>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_35
    SLICE_X28Y20.G1      net (fanout=10)       0.629   ftop/iqadc/wci_wslv_reqF_D_OUT<35>
    SLICE_X28Y20.Y       Tilo                  0.616   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_wci_wslv_respF_q_0_write_1__VAL_2<0>3111
    SLICE_X28Y20.F4      net (fanout=1)        0.035   ftop/iqadc/wci_wslv_nState_D_IN<3>
    SLICE_X28Y20.X       Tilo                  0.601   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000_SW0
    SLICE_X27Y53.G1      net (fanout=1)        1.582   ftop/iqadc/N321
    SLICE_X27Y53.Y       Tilo                  0.561   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.F4      net (fanout=5)        0.064   ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.X       Tilo                  0.562   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.G4      net (fanout=2)        0.678   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.Y       Tilo                  0.616   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr37
    SLICE_X29Y42.G1      net (fanout=5)        0.610   ftop/iqadc/WILL_FIRE_RL_wci_cfwr
    SLICE_X29Y42.Y       Tilo                  0.561   ftop/iqadc/wci_wslv_reqF_EMPTY_N
                                                       ftop/iqadc/wci_wslv_reqF_r_deq_whas
    SLICE_X28Y42.F2      net (fanout=37)       0.150   ftop/iqadc/wci_wslv_reqF/hasodata_mux0000
    SLICE_X28Y42.X       Tilo                  0.601   ftop/iqadc/wci_wslv_reqF/ring_empty
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_not00011
    SLICE_X32Y105.CE     net (fanout=17)       5.536   ftop/iqadc/wci_wslv_reqF/D_OUT_not0001
    SLICE_X32Y105.CLK    Tceck                 0.155   ftop/iqadc/wci_wslv_reqF_D_OUT<5>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_4
    -------------------------------------------------  ---------------------------
    Total                                     14.081ns (4.797ns logic, 9.284ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/iqadc/wci_wslv_reqF/D_OUT_35 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/D_OUT_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.081ns (Levels of Logic = 7)
  Clock Path Skew:      -0.160ns (0.665 - 0.825)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/iqadc/wci_wslv_reqF/D_OUT_35 to ftop/iqadc/wci_wslv_reqF/D_OUT_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y14.YQ      Tcko                  0.524   ftop/iqadc/wci_wslv_reqF_D_OUT<36>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_35
    SLICE_X28Y20.G1      net (fanout=10)       0.629   ftop/iqadc/wci_wslv_reqF_D_OUT<35>
    SLICE_X28Y20.Y       Tilo                  0.616   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_wci_wslv_respF_q_0_write_1__VAL_2<0>3111
    SLICE_X28Y20.F4      net (fanout=1)        0.035   ftop/iqadc/wci_wslv_nState_D_IN<3>
    SLICE_X28Y20.X       Tilo                  0.601   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000_SW0
    SLICE_X27Y53.G1      net (fanout=1)        1.582   ftop/iqadc/N321
    SLICE_X27Y53.Y       Tilo                  0.561   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.F4      net (fanout=5)        0.064   ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.X       Tilo                  0.562   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.G4      net (fanout=2)        0.678   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.Y       Tilo                  0.616   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr37
    SLICE_X29Y42.G1      net (fanout=5)        0.610   ftop/iqadc/WILL_FIRE_RL_wci_cfwr
    SLICE_X29Y42.Y       Tilo                  0.561   ftop/iqadc/wci_wslv_reqF_EMPTY_N
                                                       ftop/iqadc/wci_wslv_reqF_r_deq_whas
    SLICE_X28Y42.F2      net (fanout=37)       0.150   ftop/iqadc/wci_wslv_reqF/hasodata_mux0000
    SLICE_X28Y42.X       Tilo                  0.601   ftop/iqadc/wci_wslv_reqF/ring_empty
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_not00011
    SLICE_X32Y105.CE     net (fanout=17)       5.536   ftop/iqadc/wci_wslv_reqF/D_OUT_not0001
    SLICE_X32Y105.CLK    Tceck                 0.155   ftop/iqadc/wci_wslv_reqF_D_OUT<5>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_5
    -------------------------------------------------  ---------------------------
    Total                                     14.081ns (4.797ns logic, 9.284ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/iqadc/wci_wslv_reqF/D_OUT_36 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/D_OUT_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.960ns (Levels of Logic = 7)
  Clock Path Skew:      -0.160ns (0.665 - 0.825)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/iqadc/wci_wslv_reqF/D_OUT_36 to ftop/iqadc/wci_wslv_reqF/D_OUT_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y14.XQ      Tcko                  0.495   ftop/iqadc/wci_wslv_reqF_D_OUT<36>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_36
    SLICE_X28Y20.G3      net (fanout=12)       0.537   ftop/iqadc/wci_wslv_reqF_D_OUT<36>
    SLICE_X28Y20.Y       Tilo                  0.616   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_wci_wslv_respF_q_0_write_1__VAL_2<0>3111
    SLICE_X28Y20.F4      net (fanout=1)        0.035   ftop/iqadc/wci_wslv_nState_D_IN<3>
    SLICE_X28Y20.X       Tilo                  0.601   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000_SW0
    SLICE_X27Y53.G1      net (fanout=1)        1.582   ftop/iqadc/N321
    SLICE_X27Y53.Y       Tilo                  0.561   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.F4      net (fanout=5)        0.064   ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.X       Tilo                  0.562   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.G4      net (fanout=2)        0.678   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.Y       Tilo                  0.616   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr37
    SLICE_X29Y42.G1      net (fanout=5)        0.610   ftop/iqadc/WILL_FIRE_RL_wci_cfwr
    SLICE_X29Y42.Y       Tilo                  0.561   ftop/iqadc/wci_wslv_reqF_EMPTY_N
                                                       ftop/iqadc/wci_wslv_reqF_r_deq_whas
    SLICE_X28Y42.F2      net (fanout=37)       0.150   ftop/iqadc/wci_wslv_reqF/hasodata_mux0000
    SLICE_X28Y42.X       Tilo                  0.601   ftop/iqadc/wci_wslv_reqF/ring_empty
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_not00011
    SLICE_X32Y105.CE     net (fanout=17)       5.536   ftop/iqadc/wci_wslv_reqF/D_OUT_not0001
    SLICE_X32Y105.CLK    Tceck                 0.155   ftop/iqadc/wci_wslv_reqF_D_OUT<5>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_4
    -------------------------------------------------  ---------------------------
    Total                                     13.960ns (4.768ns logic, 9.192ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/iqadc/wci_wslv_reqF/D_OUT_36 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/D_OUT_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.960ns (Levels of Logic = 7)
  Clock Path Skew:      -0.160ns (0.665 - 0.825)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/iqadc/wci_wslv_reqF/D_OUT_36 to ftop/iqadc/wci_wslv_reqF/D_OUT_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y14.XQ      Tcko                  0.495   ftop/iqadc/wci_wslv_reqF_D_OUT<36>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_36
    SLICE_X28Y20.G3      net (fanout=12)       0.537   ftop/iqadc/wci_wslv_reqF_D_OUT<36>
    SLICE_X28Y20.Y       Tilo                  0.616   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_wci_wslv_respF_q_0_write_1__VAL_2<0>3111
    SLICE_X28Y20.F4      net (fanout=1)        0.035   ftop/iqadc/wci_wslv_nState_D_IN<3>
    SLICE_X28Y20.X       Tilo                  0.601   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000_SW0
    SLICE_X27Y53.G1      net (fanout=1)        1.582   ftop/iqadc/N321
    SLICE_X27Y53.Y       Tilo                  0.561   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.F4      net (fanout=5)        0.064   ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.X       Tilo                  0.562   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.G4      net (fanout=2)        0.678   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.Y       Tilo                  0.616   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr37
    SLICE_X29Y42.G1      net (fanout=5)        0.610   ftop/iqadc/WILL_FIRE_RL_wci_cfwr
    SLICE_X29Y42.Y       Tilo                  0.561   ftop/iqadc/wci_wslv_reqF_EMPTY_N
                                                       ftop/iqadc/wci_wslv_reqF_r_deq_whas
    SLICE_X28Y42.F2      net (fanout=37)       0.150   ftop/iqadc/wci_wslv_reqF/hasodata_mux0000
    SLICE_X28Y42.X       Tilo                  0.601   ftop/iqadc/wci_wslv_reqF/ring_empty
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_not00011
    SLICE_X32Y105.CE     net (fanout=17)       5.536   ftop/iqadc/wci_wslv_reqF/D_OUT_not0001
    SLICE_X32Y105.CLK    Tceck                 0.155   ftop/iqadc/wci_wslv_reqF_D_OUT<5>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_5
    -------------------------------------------------  ---------------------------
    Total                                     13.960ns (4.768ns logic, 9.192ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/iqadc/wci_wslv_reqF/D_OUT_34 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/D_OUT_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.912ns (Levels of Logic = 7)
  Clock Path Skew:      -0.159ns (0.487 - 0.646)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/iqadc/wci_wslv_reqF/D_OUT_34 to ftop/iqadc/wci_wslv_reqF/D_OUT_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y16.XQ      Tcko                  0.495   ftop/iqadc/wci_wslv_reqF_D_OUT<34>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_34
    SLICE_X28Y20.G2      net (fanout=13)       1.158   ftop/iqadc/wci_wslv_reqF_D_OUT<34>
    SLICE_X28Y20.Y       Tilo                  0.616   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_wci_wslv_respF_q_0_write_1__VAL_2<0>3111
    SLICE_X28Y20.F4      net (fanout=1)        0.035   ftop/iqadc/wci_wslv_nState_D_IN<3>
    SLICE_X28Y20.X       Tilo                  0.601   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000_SW0
    SLICE_X27Y53.G1      net (fanout=1)        1.582   ftop/iqadc/N321
    SLICE_X27Y53.Y       Tilo                  0.561   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.F4      net (fanout=5)        0.064   ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.X       Tilo                  0.562   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.G4      net (fanout=2)        0.678   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.Y       Tilo                  0.616   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr37
    SLICE_X29Y42.G1      net (fanout=5)        0.610   ftop/iqadc/WILL_FIRE_RL_wci_cfwr
    SLICE_X29Y42.Y       Tilo                  0.561   ftop/iqadc/wci_wslv_reqF_EMPTY_N
                                                       ftop/iqadc/wci_wslv_reqF_r_deq_whas
    SLICE_X28Y42.F2      net (fanout=37)       0.150   ftop/iqadc/wci_wslv_reqF/hasodata_mux0000
    SLICE_X28Y42.X       Tilo                  0.601   ftop/iqadc/wci_wslv_reqF/ring_empty
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_not00011
    SLICE_X30Y90.CE      net (fanout=17)       4.867   ftop/iqadc/wci_wslv_reqF/D_OUT_not0001
    SLICE_X30Y90.CLK     Tceck                 0.155   ftop/iqadc/wci_wslv_reqF_D_OUT<15>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_15
    -------------------------------------------------  ---------------------------
    Total                                     13.912ns (4.768ns logic, 9.144ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/iqadc/wci_wslv_reqF/D_OUT_34 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/D_OUT_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.912ns (Levels of Logic = 7)
  Clock Path Skew:      -0.159ns (0.487 - 0.646)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/iqadc/wci_wslv_reqF/D_OUT_34 to ftop/iqadc/wci_wslv_reqF/D_OUT_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y16.XQ      Tcko                  0.495   ftop/iqadc/wci_wslv_reqF_D_OUT<34>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_34
    SLICE_X28Y20.G2      net (fanout=13)       1.158   ftop/iqadc/wci_wslv_reqF_D_OUT<34>
    SLICE_X28Y20.Y       Tilo                  0.616   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_wci_wslv_respF_q_0_write_1__VAL_2<0>3111
    SLICE_X28Y20.F4      net (fanout=1)        0.035   ftop/iqadc/wci_wslv_nState_D_IN<3>
    SLICE_X28Y20.X       Tilo                  0.601   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000_SW0
    SLICE_X27Y53.G1      net (fanout=1)        1.582   ftop/iqadc/N321
    SLICE_X27Y53.Y       Tilo                  0.561   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.F4      net (fanout=5)        0.064   ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.X       Tilo                  0.562   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.G4      net (fanout=2)        0.678   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.Y       Tilo                  0.616   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr37
    SLICE_X29Y42.G1      net (fanout=5)        0.610   ftop/iqadc/WILL_FIRE_RL_wci_cfwr
    SLICE_X29Y42.Y       Tilo                  0.561   ftop/iqadc/wci_wslv_reqF_EMPTY_N
                                                       ftop/iqadc/wci_wslv_reqF_r_deq_whas
    SLICE_X28Y42.F2      net (fanout=37)       0.150   ftop/iqadc/wci_wslv_reqF/hasodata_mux0000
    SLICE_X28Y42.X       Tilo                  0.601   ftop/iqadc/wci_wslv_reqF/ring_empty
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_not00011
    SLICE_X30Y90.CE      net (fanout=17)       4.867   ftop/iqadc/wci_wslv_reqF/D_OUT_not0001
    SLICE_X30Y90.CLK     Tceck                 0.155   ftop/iqadc/wci_wslv_reqF_D_OUT<15>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_14
    -------------------------------------------------  ---------------------------
    Total                                     13.912ns (4.768ns logic, 9.144ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pwrk/i2cC_rPrescaler/q_state_5 (FF)
  Destination:          ftop/pwrk/i2cC_rSDA (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.980ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.525 - 0.553)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/pwrk/i2cC_rPrescaler/q_state_5 to ftop/pwrk/i2cC_rSDA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y68.YQ      Tcko                  0.524   ftop/pwrk/i2cC_rPrescaler_Q_OUT<5>
                                                       ftop/pwrk/i2cC_rPrescaler/q_state_5
    SLICE_X97Y91.F2      net (fanout=2)        1.654   ftop/pwrk/i2cC_rPrescaler_Q_OUT<5>
    SLICE_X97Y91.COUT    Topcyf                1.026   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_lut<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X97Y92.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X97Y92.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<4>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X97Y93.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X97Y93.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<6>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<7>
    SLICE_X87Y68.F3      net (fanout=68)       2.894   ftop/pwrk/i2cC_rPrescaler_SETF
    SLICE_X87Y68.X       Tilo                  0.562   ftop/pwrk/i2cC_rPrescaler_Q_OUT<5>
                                                       ftop/pwrk/WILL_FIRE_RL_i2cC_done_read11
    SLICE_X75Y108.G4     net (fanout=3)        2.851   ftop/pwrk/N81
    SLICE_X75Y108.Y      Tilo                  0.561   ftop/pwrk/i2cC_fResponse/hasodata_not0001
                                                       ftop/pwrk/WILL_FIRE_RL_i2cC_done_read2
    SLICE_X74Y39.F4      net (fanout=5)        2.992   ftop/pwrk/WILL_FIRE_RL_i2cC_done_read
    SLICE_X74Y39.CLK     Tfck                  0.656   ftop/pwrk/i2cC_rSDA
                                                       ftop/pwrk/i2cC_rSDA_D_IN1
                                                       ftop/pwrk/i2cC_rSDA
    -------------------------------------------------  ---------------------------
    Total                                     13.980ns (3.589ns logic, 10.391ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/iqadc/wci_wslv_reqF/D_OUT_32 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/D_OUT_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.768ns (Levels of Logic = 6)
  Clock Path Skew:      -0.103ns (0.665 - 0.768)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/iqadc/wci_wslv_reqF/D_OUT_32 to ftop/iqadc/wci_wslv_reqF/D_OUT_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y18.XQ      Tcko                  0.495   ftop/iqadc/wci_wslv_reqF_D_OUT<32>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_32
    SLICE_X28Y20.F2      net (fanout=1)        0.996   ftop/iqadc/wci_wslv_reqF_D_OUT<32>
    SLICE_X28Y20.X       Tilo                  0.601   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000_SW0
    SLICE_X27Y53.G1      net (fanout=1)        1.582   ftop/iqadc/N321
    SLICE_X27Y53.Y       Tilo                  0.561   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.F4      net (fanout=5)        0.064   ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.X       Tilo                  0.562   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.G4      net (fanout=2)        0.678   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.Y       Tilo                  0.616   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr37
    SLICE_X29Y42.G1      net (fanout=5)        0.610   ftop/iqadc/WILL_FIRE_RL_wci_cfwr
    SLICE_X29Y42.Y       Tilo                  0.561   ftop/iqadc/wci_wslv_reqF_EMPTY_N
                                                       ftop/iqadc/wci_wslv_reqF_r_deq_whas
    SLICE_X28Y42.F2      net (fanout=37)       0.150   ftop/iqadc/wci_wslv_reqF/hasodata_mux0000
    SLICE_X28Y42.X       Tilo                  0.601   ftop/iqadc/wci_wslv_reqF/ring_empty
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_not00011
    SLICE_X32Y105.CE     net (fanout=17)       5.536   ftop/iqadc/wci_wslv_reqF/D_OUT_not0001
    SLICE_X32Y105.CLK    Tceck                 0.155   ftop/iqadc/wci_wslv_reqF_D_OUT<5>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_4
    -------------------------------------------------  ---------------------------
    Total                                     13.768ns (4.152ns logic, 9.616ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/iqadc/wci_wslv_reqF/D_OUT_32 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/D_OUT_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.768ns (Levels of Logic = 6)
  Clock Path Skew:      -0.103ns (0.665 - 0.768)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/iqadc/wci_wslv_reqF/D_OUT_32 to ftop/iqadc/wci_wslv_reqF/D_OUT_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y18.XQ      Tcko                  0.495   ftop/iqadc/wci_wslv_reqF_D_OUT<32>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_32
    SLICE_X28Y20.F2      net (fanout=1)        0.996   ftop/iqadc/wci_wslv_reqF_D_OUT<32>
    SLICE_X28Y20.X       Tilo                  0.601   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000_SW0
    SLICE_X27Y53.G1      net (fanout=1)        1.582   ftop/iqadc/N321
    SLICE_X27Y53.Y       Tilo                  0.561   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.F4      net (fanout=5)        0.064   ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.X       Tilo                  0.562   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.G4      net (fanout=2)        0.678   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.Y       Tilo                  0.616   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr37
    SLICE_X29Y42.G1      net (fanout=5)        0.610   ftop/iqadc/WILL_FIRE_RL_wci_cfwr
    SLICE_X29Y42.Y       Tilo                  0.561   ftop/iqadc/wci_wslv_reqF_EMPTY_N
                                                       ftop/iqadc/wci_wslv_reqF_r_deq_whas
    SLICE_X28Y42.F2      net (fanout=37)       0.150   ftop/iqadc/wci_wslv_reqF/hasodata_mux0000
    SLICE_X28Y42.X       Tilo                  0.601   ftop/iqadc/wci_wslv_reqF/ring_empty
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_not00011
    SLICE_X32Y105.CE     net (fanout=17)       5.536   ftop/iqadc/wci_wslv_reqF/D_OUT_not0001
    SLICE_X32Y105.CLK    Tceck                 0.155   ftop/iqadc/wci_wslv_reqF_D_OUT<5>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_5
    -------------------------------------------------  ---------------------------
    Total                                     13.768ns (4.152ns logic, 9.616ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/iqadc/wci_wslv_reqF/D_OUT_35 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/D_OUT_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.412ns (Levels of Logic = 7)
  Clock Path Skew:      -0.170ns (0.487 - 0.657)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/iqadc/wci_wslv_reqF/D_OUT_35 to ftop/iqadc/wci_wslv_reqF/D_OUT_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y14.YQ      Tcko                  0.524   ftop/iqadc/wci_wslv_reqF_D_OUT<36>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_35
    SLICE_X28Y20.G1      net (fanout=10)       0.629   ftop/iqadc/wci_wslv_reqF_D_OUT<35>
    SLICE_X28Y20.Y       Tilo                  0.616   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_wci_wslv_respF_q_0_write_1__VAL_2<0>3111
    SLICE_X28Y20.F4      net (fanout=1)        0.035   ftop/iqadc/wci_wslv_nState_D_IN<3>
    SLICE_X28Y20.X       Tilo                  0.601   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000_SW0
    SLICE_X27Y53.G1      net (fanout=1)        1.582   ftop/iqadc/N321
    SLICE_X27Y53.Y       Tilo                  0.561   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.F4      net (fanout=5)        0.064   ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.X       Tilo                  0.562   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.G4      net (fanout=2)        0.678   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.Y       Tilo                  0.616   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr37
    SLICE_X29Y42.G1      net (fanout=5)        0.610   ftop/iqadc/WILL_FIRE_RL_wci_cfwr
    SLICE_X29Y42.Y       Tilo                  0.561   ftop/iqadc/wci_wslv_reqF_EMPTY_N
                                                       ftop/iqadc/wci_wslv_reqF_r_deq_whas
    SLICE_X28Y42.F2      net (fanout=37)       0.150   ftop/iqadc/wci_wslv_reqF/hasodata_mux0000
    SLICE_X28Y42.X       Tilo                  0.601   ftop/iqadc/wci_wslv_reqF/ring_empty
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_not00011
    SLICE_X30Y90.CE      net (fanout=17)       4.867   ftop/iqadc/wci_wslv_reqF/D_OUT_not0001
    SLICE_X30Y90.CLK     Tceck                 0.155   ftop/iqadc/wci_wslv_reqF_D_OUT<15>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_15
    -------------------------------------------------  ---------------------------
    Total                                     13.412ns (4.797ns logic, 8.615ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/iqadc/wci_wslv_reqF/D_OUT_35 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/D_OUT_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.412ns (Levels of Logic = 7)
  Clock Path Skew:      -0.170ns (0.487 - 0.657)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/iqadc/wci_wslv_reqF/D_OUT_35 to ftop/iqadc/wci_wslv_reqF/D_OUT_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y14.YQ      Tcko                  0.524   ftop/iqadc/wci_wslv_reqF_D_OUT<36>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_35
    SLICE_X28Y20.G1      net (fanout=10)       0.629   ftop/iqadc/wci_wslv_reqF_D_OUT<35>
    SLICE_X28Y20.Y       Tilo                  0.616   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_wci_wslv_respF_q_0_write_1__VAL_2<0>3111
    SLICE_X28Y20.F4      net (fanout=1)        0.035   ftop/iqadc/wci_wslv_nState_D_IN<3>
    SLICE_X28Y20.X       Tilo                  0.601   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000_SW0
    SLICE_X27Y53.G1      net (fanout=1)        1.582   ftop/iqadc/N321
    SLICE_X27Y53.Y       Tilo                  0.561   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.F4      net (fanout=5)        0.064   ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.X       Tilo                  0.562   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.G4      net (fanout=2)        0.678   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.Y       Tilo                  0.616   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr37
    SLICE_X29Y42.G1      net (fanout=5)        0.610   ftop/iqadc/WILL_FIRE_RL_wci_cfwr
    SLICE_X29Y42.Y       Tilo                  0.561   ftop/iqadc/wci_wslv_reqF_EMPTY_N
                                                       ftop/iqadc/wci_wslv_reqF_r_deq_whas
    SLICE_X28Y42.F2      net (fanout=37)       0.150   ftop/iqadc/wci_wslv_reqF/hasodata_mux0000
    SLICE_X28Y42.X       Tilo                  0.601   ftop/iqadc/wci_wslv_reqF/ring_empty
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_not00011
    SLICE_X30Y90.CE      net (fanout=17)       4.867   ftop/iqadc/wci_wslv_reqF/D_OUT_not0001
    SLICE_X30Y90.CLK     Tceck                 0.155   ftop/iqadc/wci_wslv_reqF_D_OUT<15>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_14
    -------------------------------------------------  ---------------------------
    Total                                     13.412ns (4.797ns logic, 8.615ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/iqadc/wci_wslv_reqF/D_OUT_34 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/D_OUT_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.393ns (Levels of Logic = 7)
  Clock Path Skew:      -0.149ns (0.665 - 0.814)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/iqadc/wci_wslv_reqF/D_OUT_34 to ftop/iqadc/wci_wslv_reqF/D_OUT_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y16.XQ      Tcko                  0.495   ftop/iqadc/wci_wslv_reqF_D_OUT<34>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_34
    SLICE_X28Y20.G2      net (fanout=13)       1.158   ftop/iqadc/wci_wslv_reqF_D_OUT<34>
    SLICE_X28Y20.Y       Tilo                  0.616   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_wci_wslv_respF_q_0_write_1__VAL_2<0>3111
    SLICE_X28Y20.F4      net (fanout=1)        0.035   ftop/iqadc/wci_wslv_nState_D_IN<3>
    SLICE_X28Y20.X       Tilo                  0.601   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000_SW0
    SLICE_X27Y53.G1      net (fanout=1)        1.582   ftop/iqadc/N321
    SLICE_X27Y53.Y       Tilo                  0.561   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.F4      net (fanout=5)        0.064   ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.X       Tilo                  0.562   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.G4      net (fanout=2)        0.678   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.Y       Tilo                  0.616   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr37
    SLICE_X29Y42.G1      net (fanout=5)        0.610   ftop/iqadc/WILL_FIRE_RL_wci_cfwr
    SLICE_X29Y42.Y       Tilo                  0.561   ftop/iqadc/wci_wslv_reqF_EMPTY_N
                                                       ftop/iqadc/wci_wslv_reqF_r_deq_whas
    SLICE_X32Y105.G4     net (fanout=37)       4.583   ftop/iqadc/wci_wslv_reqF/hasodata_mux0000
    SLICE_X32Y105.CLK    Tgck                  0.671   ftop/iqadc/wci_wslv_reqF_D_OUT<5>
                                                       ftop/iqadc/wci_wslv_reqF/Mmux_D_OUT_mux00001351
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_4
    -------------------------------------------------  ---------------------------
    Total                                     13.393ns (4.683ns logic, 8.710ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/iqadc/wci_wslv_reqF/D_OUT_34 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/D_OUT_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.339ns (Levels of Logic = 7)
  Clock Path Skew:      -0.149ns (0.665 - 0.814)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/iqadc/wci_wslv_reqF/D_OUT_34 to ftop/iqadc/wci_wslv_reqF/D_OUT_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y16.XQ      Tcko                  0.495   ftop/iqadc/wci_wslv_reqF_D_OUT<34>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_34
    SLICE_X28Y20.G2      net (fanout=13)       1.158   ftop/iqadc/wci_wslv_reqF_D_OUT<34>
    SLICE_X28Y20.Y       Tilo                  0.616   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_wci_wslv_respF_q_0_write_1__VAL_2<0>3111
    SLICE_X28Y20.F4      net (fanout=1)        0.035   ftop/iqadc/wci_wslv_nState_D_IN<3>
    SLICE_X28Y20.X       Tilo                  0.601   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000_SW0
    SLICE_X27Y53.G1      net (fanout=1)        1.582   ftop/iqadc/N321
    SLICE_X27Y53.Y       Tilo                  0.561   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.F4      net (fanout=5)        0.064   ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.X       Tilo                  0.562   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.G4      net (fanout=2)        0.678   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.Y       Tilo                  0.616   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr37
    SLICE_X29Y42.G1      net (fanout=5)        0.610   ftop/iqadc/WILL_FIRE_RL_wci_cfwr
    SLICE_X29Y42.Y       Tilo                  0.561   ftop/iqadc/wci_wslv_reqF_EMPTY_N
                                                       ftop/iqadc/wci_wslv_reqF_r_deq_whas
    SLICE_X32Y105.F4     net (fanout=37)       4.544   ftop/iqadc/wci_wslv_reqF/hasodata_mux0000
    SLICE_X32Y105.CLK    Tfck                  0.656   ftop/iqadc/wci_wslv_reqF_D_OUT<5>
                                                       ftop/iqadc/wci_wslv_reqF/Mmux_D_OUT_mux00001681
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_5
    -------------------------------------------------  ---------------------------
    Total                                     13.339ns (4.668ns logic, 8.671ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/iqadc/wci_wslv_reqF/D_OUT_33 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/D_OUT_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.314ns (Levels of Logic = 6)
  Clock Path Skew:      -0.149ns (0.665 - 0.814)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/iqadc/wci_wslv_reqF/D_OUT_33 to ftop/iqadc/wci_wslv_reqF/D_OUT_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y16.YQ      Tcko                  0.524   ftop/iqadc/wci_wslv_reqF_D_OUT<34>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_33
    SLICE_X28Y20.F3      net (fanout=1)        0.513   ftop/iqadc/wci_wslv_reqF_D_OUT<33>
    SLICE_X28Y20.X       Tilo                  0.601   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000_SW0
    SLICE_X27Y53.G1      net (fanout=1)        1.582   ftop/iqadc/N321
    SLICE_X27Y53.Y       Tilo                  0.561   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.F4      net (fanout=5)        0.064   ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.X       Tilo                  0.562   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.G4      net (fanout=2)        0.678   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.Y       Tilo                  0.616   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr37
    SLICE_X29Y42.G1      net (fanout=5)        0.610   ftop/iqadc/WILL_FIRE_RL_wci_cfwr
    SLICE_X29Y42.Y       Tilo                  0.561   ftop/iqadc/wci_wslv_reqF_EMPTY_N
                                                       ftop/iqadc/wci_wslv_reqF_r_deq_whas
    SLICE_X28Y42.F2      net (fanout=37)       0.150   ftop/iqadc/wci_wslv_reqF/hasodata_mux0000
    SLICE_X28Y42.X       Tilo                  0.601   ftop/iqadc/wci_wslv_reqF/ring_empty
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_not00011
    SLICE_X32Y105.CE     net (fanout=17)       5.536   ftop/iqadc/wci_wslv_reqF/D_OUT_not0001
    SLICE_X32Y105.CLK    Tceck                 0.155   ftop/iqadc/wci_wslv_reqF_D_OUT<5>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_4
    -------------------------------------------------  ---------------------------
    Total                                     13.314ns (4.181ns logic, 9.133ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/iqadc/wci_wslv_reqF/D_OUT_33 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/D_OUT_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.314ns (Levels of Logic = 6)
  Clock Path Skew:      -0.149ns (0.665 - 0.814)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/iqadc/wci_wslv_reqF/D_OUT_33 to ftop/iqadc/wci_wslv_reqF/D_OUT_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y16.YQ      Tcko                  0.524   ftop/iqadc/wci_wslv_reqF_D_OUT<34>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_33
    SLICE_X28Y20.F3      net (fanout=1)        0.513   ftop/iqadc/wci_wslv_reqF_D_OUT<33>
    SLICE_X28Y20.X       Tilo                  0.601   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000_SW0
    SLICE_X27Y53.G1      net (fanout=1)        1.582   ftop/iqadc/N321
    SLICE_X27Y53.Y       Tilo                  0.561   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.F4      net (fanout=5)        0.064   ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.X       Tilo                  0.562   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.G4      net (fanout=2)        0.678   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.Y       Tilo                  0.616   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr37
    SLICE_X29Y42.G1      net (fanout=5)        0.610   ftop/iqadc/WILL_FIRE_RL_wci_cfwr
    SLICE_X29Y42.Y       Tilo                  0.561   ftop/iqadc/wci_wslv_reqF_EMPTY_N
                                                       ftop/iqadc/wci_wslv_reqF_r_deq_whas
    SLICE_X28Y42.F2      net (fanout=37)       0.150   ftop/iqadc/wci_wslv_reqF/hasodata_mux0000
    SLICE_X28Y42.X       Tilo                  0.601   ftop/iqadc/wci_wslv_reqF/ring_empty
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_not00011
    SLICE_X32Y105.CE     net (fanout=17)       5.536   ftop/iqadc/wci_wslv_reqF/D_OUT_not0001
    SLICE_X32Y105.CLK    Tceck                 0.155   ftop/iqadc/wci_wslv_reqF_D_OUT<5>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_5
    -------------------------------------------------  ---------------------------
    Total                                     13.314ns (4.181ns logic, 9.133ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/iqadc/wci_wslv_reqF/D_OUT_36 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/D_OUT_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.291ns (Levels of Logic = 7)
  Clock Path Skew:      -0.170ns (0.487 - 0.657)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/iqadc/wci_wslv_reqF/D_OUT_36 to ftop/iqadc/wci_wslv_reqF/D_OUT_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y14.XQ      Tcko                  0.495   ftop/iqadc/wci_wslv_reqF_D_OUT<36>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_36
    SLICE_X28Y20.G3      net (fanout=12)       0.537   ftop/iqadc/wci_wslv_reqF_D_OUT<36>
    SLICE_X28Y20.Y       Tilo                  0.616   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_wci_wslv_respF_q_0_write_1__VAL_2<0>3111
    SLICE_X28Y20.F4      net (fanout=1)        0.035   ftop/iqadc/wci_wslv_nState_D_IN<3>
    SLICE_X28Y20.X       Tilo                  0.601   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000_SW0
    SLICE_X27Y53.G1      net (fanout=1)        1.582   ftop/iqadc/N321
    SLICE_X27Y53.Y       Tilo                  0.561   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.F4      net (fanout=5)        0.064   ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.X       Tilo                  0.562   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.G4      net (fanout=2)        0.678   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.Y       Tilo                  0.616   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr37
    SLICE_X29Y42.G1      net (fanout=5)        0.610   ftop/iqadc/WILL_FIRE_RL_wci_cfwr
    SLICE_X29Y42.Y       Tilo                  0.561   ftop/iqadc/wci_wslv_reqF_EMPTY_N
                                                       ftop/iqadc/wci_wslv_reqF_r_deq_whas
    SLICE_X28Y42.F2      net (fanout=37)       0.150   ftop/iqadc/wci_wslv_reqF/hasodata_mux0000
    SLICE_X28Y42.X       Tilo                  0.601   ftop/iqadc/wci_wslv_reqF/ring_empty
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_not00011
    SLICE_X30Y90.CE      net (fanout=17)       4.867   ftop/iqadc/wci_wslv_reqF/D_OUT_not0001
    SLICE_X30Y90.CLK     Tceck                 0.155   ftop/iqadc/wci_wslv_reqF_D_OUT<15>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_15
    -------------------------------------------------  ---------------------------
    Total                                     13.291ns (4.768ns logic, 8.523ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/iqadc/wci_wslv_reqF/D_OUT_36 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/D_OUT_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.291ns (Levels of Logic = 7)
  Clock Path Skew:      -0.170ns (0.487 - 0.657)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/iqadc/wci_wslv_reqF/D_OUT_36 to ftop/iqadc/wci_wslv_reqF/D_OUT_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y14.XQ      Tcko                  0.495   ftop/iqadc/wci_wslv_reqF_D_OUT<36>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_36
    SLICE_X28Y20.G3      net (fanout=12)       0.537   ftop/iqadc/wci_wslv_reqF_D_OUT<36>
    SLICE_X28Y20.Y       Tilo                  0.616   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_wci_wslv_respF_q_0_write_1__VAL_2<0>3111
    SLICE_X28Y20.F4      net (fanout=1)        0.035   ftop/iqadc/wci_wslv_nState_D_IN<3>
    SLICE_X28Y20.X       Tilo                  0.601   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000_SW0
    SLICE_X27Y53.G1      net (fanout=1)        1.582   ftop/iqadc/N321
    SLICE_X27Y53.Y       Tilo                  0.561   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.F4      net (fanout=5)        0.064   ftop/iqadc/MUX_adcCore_reqF_cmp_eq0000
    SLICE_X27Y53.X       Tilo                  0.562   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.G4      net (fanout=2)        0.678   ftop/iqadc/WILL_FIRE_RL_wci_cfwr8
    SLICE_X28Y49.Y       Tilo                  0.616   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr37
    SLICE_X29Y42.G1      net (fanout=5)        0.610   ftop/iqadc/WILL_FIRE_RL_wci_cfwr
    SLICE_X29Y42.Y       Tilo                  0.561   ftop/iqadc/wci_wslv_reqF_EMPTY_N
                                                       ftop/iqadc/wci_wslv_reqF_r_deq_whas
    SLICE_X28Y42.F2      net (fanout=37)       0.150   ftop/iqadc/wci_wslv_reqF/hasodata_mux0000
    SLICE_X28Y42.X       Tilo                  0.601   ftop/iqadc/wci_wslv_reqF/ring_empty
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_not00011
    SLICE_X30Y90.CE      net (fanout=17)       4.867   ftop/iqadc/wci_wslv_reqF/D_OUT_not0001
    SLICE_X30Y90.CLK     Tceck                 0.155   ftop/iqadc/wci_wslv_reqF_D_OUT<15>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_14
    -------------------------------------------------  ---------------------------
    Total                                     13.291ns (4.768ns logic, 8.523ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.726ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_fRequest/D_OUT_7 (FF)
  Destination:          ftop/pwrk/i2cC_rWriteData_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.760ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.424 - 0.390)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_fRequest/D_OUT_7 to ftop/pwrk/i2cC_rWriteData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y73.XQ      Tcko                  0.396   ftop/pwrk/i2cC_fRequest_D_OUT<7>
                                                       ftop/pwrk/i2cC_fRequest/D_OUT_7
    SLICE_X69Y72.BX      net (fanout=1)        0.302   ftop/pwrk/i2cC_fRequest_D_OUT<7>
    SLICE_X69Y72.CLK     Tckdi       (-Th)    -0.062   ftop/pwrk/i2cC_rWriteData<7>
                                                       ftop/pwrk/i2cC_rWriteData_7
    -------------------------------------------------  ---------------------------
    Total                                      0.760ns (0.458ns logic, 0.302ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.743ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/iqadc/wci_wslv_nState_1 (FF)
  Destination:          ftop/iqadc/wci_wslv_cState_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.013 - 0.011)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/iqadc/wci_wslv_nState_1 to ftop/iqadc/wci_wslv_cState_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y21.XQ      Tcko                  0.396   ftop/iqadc/wci_wslv_nState<1>
                                                       ftop/iqadc/wci_wslv_nState_1
    SLICE_X29Y20.BX      net (fanout=1)        0.287   ftop/iqadc/wci_wslv_nState<1>
    SLICE_X29Y20.CLK     Tckdi       (-Th)    -0.062   ftop/iqadc/wci_wslv_cState<1>
                                                       ftop/iqadc/wci_wslv_cState_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.768ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_10 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_10 to ftop/gbe0/phyRst/rstSync/reset_hold_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y188.YQ     Tcko                  0.419   ftop/gbe0/phyRst/rstSync/reset_hold<11>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_10
    SLICE_X75Y188.BX     net (fanout=1)        0.287   ftop/gbe0/phyRst/rstSync/reset_hold<10>
    SLICE_X75Y188.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/phyRst/rstSync/reset_hold<11>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_11
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.481ns logic, 0.287ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.768ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_12 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_12 to ftop/gbe0/phyRst/rstSync/reset_hold_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y178.YQ     Tcko                  0.419   ftop/gbe0/phyRst/rstSync/reset_hold<13>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_12
    SLICE_X79Y178.BX     net (fanout=1)        0.287   ftop/gbe0/phyRst/rstSync/reset_hold<12>
    SLICE_X79Y178.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/phyRst/rstSync/reset_hold<13>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_13
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.481ns logic, 0.287ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.768ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_14 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_14 to ftop/gbe0/phyRst/rstSync/reset_hold_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y168.YQ     Tcko                  0.419   ftop/gbe0/phyRst/rstSync/reset_hold<15>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_14
    SLICE_X87Y168.BX     net (fanout=1)        0.287   ftop/gbe0/phyRst/rstSync/reset_hold<14>
    SLICE_X87Y168.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/phyRst/rstSync/reset_hold<15>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_15
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.481ns logic, 0.287ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.768ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_0 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_0 to ftop/gbe0/phyRst/rstSync/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y202.YQ     Tcko                  0.419   ftop/gbe0/phyRst/rstSync/reset_hold<1>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_0
    SLICE_X71Y202.BX     net (fanout=1)        0.287   ftop/gbe0/phyRst/rstSync/reset_hold<0>
    SLICE_X71Y202.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/phyRst/rstSync/reset_hold<1>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.481ns logic, 0.287ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.777ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_fRequest/D_OUT_1 (FF)
  Destination:          ftop/pwrk/i2cC_rWriteData_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.050 - 0.042)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_fRequest/D_OUT_1 to ftop/pwrk/i2cC_rWriteData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y78.XQ      Tcko                  0.396   ftop/pwrk/i2cC_fRequest_D_OUT<1>
                                                       ftop/pwrk/i2cC_fRequest/D_OUT_1
    SLICE_X74Y78.BX      net (fanout=1)        0.287   ftop/pwrk/i2cC_fRequest_D_OUT<1>
    SLICE_X74Y78.CLK     Tckdi       (-Th)    -0.102   ftop/pwrk/i2cC_rWriteData<1>
                                                       ftop/pwrk/i2cC_rWriteData_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.795ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/iqadc/adcCore_iseqFsm_state_mkFSMstate_FSM_FFd1 (FF)
  Destination:          ftop/iqadc/adcCore_iseqFsm_state_mkFSMstate_FSM_FFd11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/iqadc/adcCore_iseqFsm_state_mkFSMstate_FSM_FFd1 to ftop/iqadc/adcCore_iseqFsm_state_mkFSMstate_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y125.YQ     Tcko                  0.419   ftop/iqadc/adcCore_iseqFsm_state_mkFSMstate_FSM_FFd11
                                                       ftop/iqadc/adcCore_iseqFsm_state_mkFSMstate_FSM_FFd1
    SLICE_X29Y125.BX     net (fanout=6)        0.314   ftop/iqadc/adcCore_iseqFsm_state_mkFSMstate_FSM_FFd1
    SLICE_X29Y125.CLK    Tckdi       (-Th)    -0.062   ftop/iqadc/adcCore_iseqFsm_state_mkFSMstate_FSM_FFd11
                                                       ftop/iqadc/adcCore_iseqFsm_state_mkFSMstate_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.481ns logic, 0.314ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.819ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_7 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.852ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.287 - 0.254)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_7 to ftop/gbe0/phyRst/rstSync/reset_hold_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y198.XQ     Tcko                  0.417   ftop/gbe0/phyRst/rstSync/reset_hold<7>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_7
    SLICE_X74Y199.BY     net (fanout=1)        0.298   ftop/gbe0/phyRst/rstSync/reset_hold<7>
    SLICE_X74Y199.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/phyRst/rstSync/reset_hold<9>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_8
    -------------------------------------------------  ---------------------------
    Total                                      0.852ns (0.554ns logic, 0.298ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.820ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_fRequest/D_OUT_6 (FF)
  Destination:          ftop/pwrk/i2cC_rWriteData_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.424 - 0.390)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_fRequest/D_OUT_6 to ftop/pwrk/i2cC_rWriteData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y73.YQ      Tcko                  0.419   ftop/pwrk/i2cC_fRequest_D_OUT<7>
                                                       ftop/pwrk/i2cC_fRequest/D_OUT_6
    SLICE_X69Y72.BY      net (fanout=1)        0.313   ftop/pwrk/i2cC_fRequest_D_OUT<6>
    SLICE_X69Y72.CLK     Tckdi       (-Th)    -0.122   ftop/pwrk/i2cC_rWriteData<7>
                                                       ftop/pwrk/i2cC_rWriteData_6
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.821ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/mdi_fRequest/full_reg (FF)
  Destination:          ftop/gbe0/mdi_fRequest/empty_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.875ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.284 - 0.230)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/mdi_fRequest/full_reg to ftop/gbe0/mdi_fRequest/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y140.YQ     Tcko                  0.477   ftop/gbe0/mdi_fRequest_FULL_N
                                                       ftop/gbe0/mdi_fRequest/full_reg
    SLICE_X91Y140.BX     net (fanout=2)        0.316   ftop/gbe0/mdi_fRequest_FULL_N
    SLICE_X91Y140.CLK    Tckdi       (-Th)    -0.082   ftop/gbe0/mdi_fRequest_EMPTY_N
                                                       ftop/gbe0/mdi_fRequest/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.875ns (0.559ns logic, 0.316ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.830ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/iqadc/wci_wslv_nState_3 (FF)
  Destination:          ftop/iqadc/wci_wslv_cState_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.823ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.004 - 0.011)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/iqadc/wci_wslv_nState_3 to ftop/iqadc/wci_wslv_cState_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y20.YQ      Tcko                  0.477   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/wci_wslv_nState_3
    SLICE_X29Y22.BX      net (fanout=1)        0.284   ftop/iqadc/wci_wslv_nState<3>
    SLICE_X29Y22.CLK     Tckdi       (-Th)    -0.062   ftop/iqadc/wci_wslv_cState<3>
                                                       ftop/iqadc/wci_wslv_cState_3
    -------------------------------------------------  ---------------------------
    Total                                      0.823ns (0.539ns logic, 0.284ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.846ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_1 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_1 to ftop/gbe0/phyRst/rstSync/reset_hold_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y202.XQ     Tcko                  0.396   ftop/gbe0/phyRst/rstSync/reset_hold<1>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_1
    SLICE_X70Y202.BY     net (fanout=1)        0.313   ftop/gbe0/phyRst/rstSync/reset_hold<1>
    SLICE_X70Y202.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/phyRst/rstSync/reset_hold<3>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_2
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.533ns logic, 0.313ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.866ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_2 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_2 to ftop/gbe0/phyRst/rstSync/reset_hold_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y202.YQ     Tcko                  0.477   ftop/gbe0/phyRst/rstSync/reset_hold<3>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_2
    SLICE_X70Y202.BX     net (fanout=1)        0.287   ftop/gbe0/phyRst/rstSync/reset_hold<2>
    SLICE_X70Y202.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/phyRst/rstSync/reset_hold<3>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_3
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.579ns logic, 0.287ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.866ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_6 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_6 to ftop/gbe0/phyRst/rstSync/reset_hold_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y198.YQ     Tcko                  0.477   ftop/gbe0/phyRst/rstSync/reset_hold<7>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_6
    SLICE_X72Y198.BX     net (fanout=1)        0.287   ftop/gbe0/phyRst/rstSync/reset_hold<6>
    SLICE_X72Y198.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/phyRst/rstSync/reset_hold<7>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_7
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.579ns logic, 0.287ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.866ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_8 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_8 to ftop/gbe0/phyRst/rstSync/reset_hold_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y199.YQ     Tcko                  0.477   ftop/gbe0/phyRst/rstSync/reset_hold<9>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_8
    SLICE_X74Y199.BX     net (fanout=1)        0.287   ftop/gbe0/phyRst/rstSync/reset_hold<8>
    SLICE_X74Y199.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/phyRst/rstSync/reset_hold<9>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_9
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.579ns logic, 0.287ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.866ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_4 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_4 to ftop/gbe0/phyRst/rstSync/reset_hold_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y202.YQ     Tcko                  0.477   ftop/gbe0/phyRst/rstSync/reset_hold<5>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_4
    SLICE_X72Y202.BX     net (fanout=1)        0.287   ftop/gbe0/phyRst/rstSync/reset_hold<4>
    SLICE_X72Y202.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/phyRst/rstSync/reset_hold<5>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_5
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.579ns logic, 0.287ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.866ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_mReset/rstSync/reset_hold_0 (FF)
  Destination:          ftop/cp/wci_mReset/rstSync/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.023 - 0.020)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_mReset/rstSync/reset_hold_0 to ftop/cp/wci_mReset/rstSync/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y70.YQ      Tcko                  0.419   ftop/cp/wci_mReset/rstSync/reset_hold<0>
                                                       ftop/cp/wci_mReset/rstSync/reset_hold_0
    SLICE_X48Y71.BY      net (fanout=1)        0.313   ftop/cp/wci_mReset/rstSync/reset_hold<0>
    SLICE_X48Y71.CLK     Tckdi       (-Th)    -0.137   ftop/cp_RST_N_wci_Vm_10
                                                       ftop/cp/wci_mReset/rstSync/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.888ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_fRequest/tail_1 (FF)
  Destination:          ftop/pwrk/i2cC_fRequest/Mram_arr13.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.057ns (Levels of Logic = 1)
  Clock Path Skew:      0.169ns (0.444 - 0.275)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_fRequest/tail_1 to ftop/pwrk/i2cC_fRequest/Mram_arr13.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y92.XQ      Tcko                  0.417   ftop/pwrk/i2cC_fRequest/tail<1>
                                                       ftop/pwrk/i2cC_fRequest/tail_1
    SLICE_X70Y94.G2      net (fanout=29)       0.641   ftop/pwrk/i2cC_fRequest/tail<1>
    SLICE_X70Y94.CLK     Tah         (-Th)     0.001   ftop/pwrk/i2cC_fRequest/_varindex0000<12>
                                                       ftop/pwrk/i2cC_fRequest/Mram_arr13.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.416ns logic, 0.641ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.888ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_fRequest/tail_1 (FF)
  Destination:          ftop/pwrk/i2cC_fRequest/Mram_arr13.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.057ns (Levels of Logic = 1)
  Clock Path Skew:      0.169ns (0.444 - 0.275)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_fRequest/tail_1 to ftop/pwrk/i2cC_fRequest/Mram_arr13.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y92.XQ      Tcko                  0.417   ftop/pwrk/i2cC_fRequest/tail<1>
                                                       ftop/pwrk/i2cC_fRequest/tail_1
    SLICE_X70Y94.G2      net (fanout=29)       0.641   ftop/pwrk/i2cC_fRequest/tail<1>
    SLICE_X70Y94.CLK     Tah         (-Th)     0.001   ftop/pwrk/i2cC_fRequest/_varindex0000<12>
                                                       ftop/pwrk/i2cC_fRequest/Mram_arr13.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.416ns logic, 0.641ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rst/SR
  Logical resource: ftop/gbe0/phyRst/rst/SR
  Location pin: SLICE_X74Y168.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rst/SR
  Logical resource: ftop/gbe0/phyRst/rst/SR
  Location pin: SLICE_X74Y168.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: adc_sclkdrv/SR
  Logical resource: ftop/iqadc/adcCore_spiI_cd/cntr_2/SR
  Location pin: SLICE_X32Y108.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: adc_sclkdrv/SR
  Logical resource: ftop/iqadc/adcCore_spiI_cd/cntr_2/SR
  Location pin: SLICE_X32Y108.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp_RST_N_wci_Vm_10/SR
  Logical resource: ftop/cp/wci_mReset/rstSync/reset_hold_1/SR
  Location pin: SLICE_X48Y71.SR
  Clock network: ftop/cp/wci_mReset/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp_RST_N_wci_Vm_10/SR
  Logical resource: ftop/cp/wci_mReset/rstSync/reset_hold_1/SR
  Location pin: SLICE_X48Y71.SR
  Clock network: ftop/cp/wci_mReset/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txOper/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/txOper/sSyncReg/SR
  Location pin: SLICE_X86Y143.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txOper/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/txOper/sSyncReg/SR
  Location pin: SLICE_X86Y143.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset/rst/SR
  Logical resource: ftop/cp/wci_mReset/rst/SR
  Location pin: SLICE_X64Y75.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset/rst/SR
  Logical resource: ftop/cp/wci_mReset/rst/SR
  Location pin: SLICE_X64Y75.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<3>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_3/SR
  Location pin: SLICE_X70Y202.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<3>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_3/SR
  Location pin: SLICE_X70Y202.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<3>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_2/SR
  Location pin: SLICE_X70Y202.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<3>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_2/SR
  Location pin: SLICE_X70Y202.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<5>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_5/SR
  Location pin: SLICE_X72Y202.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<5>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_5/SR
  Location pin: SLICE_X72Y202.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<5>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_4/SR
  Location pin: SLICE_X72Y202.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<5>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_4/SR
  Location pin: SLICE_X72Y202.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<7>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_7/SR
  Location pin: SLICE_X72Y198.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<7>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_7/SR
  Location pin: SLICE_X72Y198.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      7.365ns|            0|            0|            2|        34837|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      7.204ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     14.730ns|          N/A|            0|            0|        34836|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.796|         |    3.776|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   14.730|         |         |         |
sys0_clkp      |   14.730|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   14.730|         |         |         |
sys0_clkp      |   14.730|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 41831 paths, 0 nets, and 3998 connections

Design statistics:
   Minimum period:  14.730ns{1}   (Maximum frequency:  67.889MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep  2 15:05:50 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 500 MB



