{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 28 15:10:00 2013 " "Info: Processing started: Mon Oct 28 15:10:00 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off select6to1 -c select6to1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off select6to1 -c select6to1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "no4\[2\] selectout\[2\] 12.777 ns Longest " "Info: Longest tpd from source pin \"no4\[2\]\" to destination pin \"selectout\[2\]\" is 12.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns no4\[2\] 1 PIN PIN_60 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_60; Fanout = 1; PIN Node = 'no4\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { no4[2] } "NODE_NAME" } } { "select6to1.vhd" "" { Text "C:/Users/Jia/Desktop/Î¢²¨Â¯/wave_final/select6to1.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.121 ns) + CELL(0.200 ns) 5.453 ns Mux1~0 2 COMB LC_X1_Y10_N6 1 " "Info: 2: + IC(4.121 ns) + CELL(0.200 ns) = 5.453 ns; Loc. = LC_X1_Y10_N6; Fanout = 1; COMB Node = 'Mux1~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.321 ns" { no4[2] Mux1~0 } "NODE_NAME" } } { "select6to1.vhd" "" { Text "C:/Users/Jia/Desktop/Î¢²¨Â¯/wave_final/select6to1.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.511 ns) 6.734 ns Mux1~3 3 COMB LC_X1_Y10_N3 1 " "Info: 3: + IC(0.770 ns) + CELL(0.511 ns) = 6.734 ns; Loc. = LC_X1_Y10_N3; Fanout = 1; COMB Node = 'Mux1~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { Mux1~0 Mux1~3 } "NODE_NAME" } } { "select6to1.vhd" "" { Text "C:/Users/Jia/Desktop/Î¢²¨Â¯/wave_final/select6to1.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.721 ns) + CELL(2.322 ns) 12.777 ns selectout\[2\] 4 PIN PIN_48 0 " "Info: 4: + IC(3.721 ns) + CELL(2.322 ns) = 12.777 ns; Loc. = PIN_48; Fanout = 0; PIN Node = 'selectout\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.043 ns" { Mux1~3 selectout[2] } "NODE_NAME" } } { "select6to1.vhd" "" { Text "C:/Users/Jia/Desktop/Î¢²¨Â¯/wave_final/select6to1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.165 ns ( 32.60 % ) " "Info: Total cell delay = 4.165 ns ( 32.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.612 ns ( 67.40 % ) " "Info: Total interconnect delay = 8.612 ns ( 67.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.777 ns" { no4[2] Mux1~0 Mux1~3 selectout[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "12.777 ns" { no4[2] {} no4[2]~combout {} Mux1~0 {} Mux1~3 {} selectout[2] {} } { 0.000ns 0.000ns 4.121ns 0.770ns 3.721ns } { 0.000ns 1.132ns 0.200ns 0.511ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 28 15:10:01 2013 " "Info: Processing ended: Mon Oct 28 15:10:01 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
