<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='185' type='llvm::SDValue llvm::SITargetLowering::reassociateScalarOps(llvm::SDNode * N, llvm::SelectionDAG &amp; DAG) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10121' ll='10157' type='llvm::SDValue llvm::SITargetLowering::reassociateScalarOps(llvm::SDNode * N, llvm::SelectionDAG &amp; DAG) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10207' u='c' c='_ZNK4llvm16SITargetLowering17performAddCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10119'>// For a reassociatable opcode perform:
// op x, (op y, z) -&gt; op (op x, z), y, if x and z are uniform</doc>
