Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Nov 30 23:49:30 2024
| Host         : eecs-digital-33 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 mvg/vcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            frame_buffer_module/framebuffer_2/BRAM_reg_1_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.732ns  (logic 2.789ns (31.940%)  route 5.943ns (68.060%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 11.881 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  mhdmicw/clkout1_buf/O
                         net (fo=190, estimated)      1.631    -0.959    mvg/clk_pixel
    SLICE_X2Y17          FDRE                                         r  mvg/vcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  mvg/vcount_out_reg[4]/Q
                         net (fo=16, estimated)       0.633     0.192    frame_buffer_module/Q[2]
    SLICE_X6Y18          LUT2 (Prop_lut2_I0_O)        0.124     0.316 r  frame_buffer_module/BRAM_reg_0_0_i_32/O
                         net (fo=1, routed)           0.000     0.316    mvg/S[0]
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     0.959 r  mvg/BRAM_reg_0_0_i_23/O[3]
                         net (fo=1, estimated)        0.633     1.592    mvg/frame_buffer_module/address11[10]
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839     2.431 r  mvg/BRAM_reg_0_0_i_19/CO[3]
                         net (fo=1, estimated)        0.000     2.431    mvg/BRAM_reg_0_0_i_19_n_1
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.765 r  mvg/BRAM_reg_0_0_i_18/O[1]
                         net (fo=4, estimated)        1.345     4.110    flattening_module/address10[9]
    SLICE_X8Y32          LUT3 (Prop_lut3_I2_O)        0.331     4.441 r  flattening_module/BRAM_reg_0_0_i_1/O
                         net (fo=20, estimated)       3.332     7.773    frame_buffer_module/framebuffer_2/BRAM_reg_0_0_0[15]
    RAMB36_X2Y19         RAMB36E1                                     r  frame_buffer_module/framebuffer_2/BRAM_reg_1_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    16.010    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     8.731 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583    10.314    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.405 r  mhdmicw/clkout1_buf/O
                         net (fo=190, estimated)      1.476    11.881    frame_buffer_module/framebuffer_2/clk_pixel
    RAMB36_X2Y19         RAMB36E1                                     r  frame_buffer_module/framebuffer_2/BRAM_reg_1_1/CLKARDCLK
                         clock pessimism              0.474    12.355    
                         clock uncertainty           -0.168    12.186    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.739    11.447    frame_buffer_module/framebuffer_2/BRAM_reg_1_1
  -------------------------------------------------------------------
                         required time                         11.447    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  3.674    




