`timescale 1ns / 1ps
//  åŠŸèƒ½è¯´æ˜
    //  ç®—æ•°è¿ç®—å’Œé?»è¾‘è¿ç®—åŠŸèƒ½éƒ¨ä»¶
// è¾“å…¥
    // op1               ç¬¬ä¸€ä¸ªæ“ä½œæ•°
    // op2               ç¬¬äºŒä¸ªæ“ä½œæ•°
    // ALU_func          è¿ç®—ç±»å‹
// è¾“å‡º
    // ALU_out           è¿ç®—ç»“æœ
// å®éªŒè¦æ±‚
    // è¡¥å…¨æ¨¡å— å·²å®Œæˆ?

`include "Parameters.v"   
module ALU(
    input wire [31:0] op1,
    input wire [31:0] op2,
    input wire [3:0] ALU_func,
    output reg [31:0] ALU_out
    );

    // TODO: Complete this module
    wire signed [31:0] op1s = $signed(op1);
    wire signed [31:0] op2s = $signed(op2);

    always @ (*)
    begin
        case(ALU_func)
            `ADD: ALU_out = op1 + op2;
            `SLL: ALU_out = op1 << op2[4:0];
            `SLTU: ALU_out = (op1 < op2) ? 32'd1 : 32'd0;
            `LUI: ALU_out = op2;

            /* FIXME: Write your code here... */
            `SRL: ALU_out = op1 >> op2[4:0];
            `SRA: ALU_out = op1s >>> op2[4:0];
            `SUB: ALU_out = op1 - op2;
            `XOR: ALU_out = op1 ^ op2;
            `OR: ALU_out = op1 | op2;
            `AND: ALU_out = op1 & op2;
            `SLT: ALU_out = (op1s < op2s) ? 32'd1 : 32'd0;
            `OP1: ALU_out = op1;
            `NAND: ALU_out = ~op1 & op2;
            default: ALU_out = 32'b0;
        endcase
    end
endmodule

