diff -urN linux-5.9.9-orig/arch/mips/kernel/idle.c linux-5.9.9/arch/mips/kernel/idle.c
--- linux-5.9.9-orig/arch/mips/kernel/idle.c	2021-12-08 09:15:11.642825532 +0200
+++ linux-5.9.9/arch/mips/kernel/idle.c	2021-12-08 09:58:49.204589821 +0200
@@ -18,6 +18,9 @@
 #include <asm/cpu-type.h>
 #include <asm/idle.h>
 #include <asm/mipsregs.h>
+#ifdef TCSUPPORT_CPU_EN7512
+#include <asm/tc3162/tc3162.h>
+#endif
 
 /*
  * Not all of the MIPS CPUs have the "wait" instruction available. Moreover,
@@ -67,6 +70,17 @@
 	local_irq_enable();
 }
 
+#ifdef TCSUPPORT_CPU_EN7512
+void cpu_wait_en7512(void)
+{
+	volatile unsigned int ram_access = 0;
+	int cnt;
+
+	for (cnt = 0; cnt < 100; cnt++)
+		ram_access = VPint(0xA0000000); /* DRAM access */
+}
+#endif
+
 /*
  * The RM7000 variant has to handle erratum 38.	 The workaround is to not
  * have any pending stores when the WAIT instruction is executed.
@@ -215,6 +229,11 @@
 		cpu_wait = r4k_wait;
 		if (read_c0_config7() & MIPS_CONF7_WII)
 			cpu_wait = r4k_wait_irqoff;
+#ifdef TCSUPPORT_CPU_EN7512
+		if (isEN7512) {
+                    cpu_wait = cpu_wait_en7512;
+		}
+#endif
 		break;
 
 	case CPU_74K:
