
---------- Begin Simulation Statistics ----------
final_tick                               199147593000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 261098                       # Simulator instruction rate (inst/s)
host_mem_usage                                 698792                       # Number of bytes of host memory used
host_op_rate                                   261108                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   383.00                       # Real time elapsed on the host
host_tick_rate                              519970481                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003636                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.199148                       # Number of seconds simulated
sim_ticks                                199147593000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.497931                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596905                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               599917                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               866                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            599962                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                164                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             378                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              214                       # Number of indirect misses.
system.cpu.branchPred.lookups                  602155                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     607                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          111                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003636                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.991476                       # CPI: cycles per instruction
system.cpu.discardedOps                          2714                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49412053                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901147                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094545                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        84234649                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.502140                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        199147593                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006952     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900881     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095694     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003636                       # Class of committed instruction
system.cpu.tickCycles                       114912944                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       711430                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1455776                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2935                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          198                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       752876                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          896                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1508145                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1094                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 199147593000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                612                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       711180                       # Transaction distribution
system.membus.trans_dist::CleanEvict               52                       # Transaction distribution
system.membus.trans_dist::ReadExReq            743932                       # Transaction distribution
system.membus.trans_dist::ReadExResp           743932                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           612                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2200320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2200320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    186332672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               186332672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            744544                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  744544    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              744544                       # Request fanout histogram
system.membus.respLayer1.occupancy         6914832000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7145216000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 199147593000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6255                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1461068                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4133                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           749015                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          749015                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           347                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5908                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          694                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2262721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2263415                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        44416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    192615808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              192660224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          712326                       # Total snoops (count)
system.tol2bus.snoopTraffic                  91031040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1467596                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002881                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.056057                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1463566     99.73%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3832      0.26%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    198      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1467596                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4507697000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3774617997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1735000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 199147593000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                10711                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10723                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data               10711                       # number of overall hits
system.l2.overall_hits::total                   10723                       # number of overall hits
system.l2.demand_misses::.cpu.inst                335                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             744212                       # number of demand (read+write) misses
system.l2.demand_misses::total                 744547                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               335                       # number of overall misses
system.l2.overall_misses::.cpu.data            744212                       # number of overall misses
system.l2.overall_misses::total                744547                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34967000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  80481845000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      80516812000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34967000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  80481845000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     80516812000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              347                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           754923                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               755270                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             347                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          754923                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              755270                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.965418                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.985812                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.985802                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.965418                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.985812                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.985802                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 104379.104478                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108143.707707                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108142.013869                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104379.104478                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108143.707707                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108142.013869                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              711180                       # number of writebacks
system.l2.writebacks::total                    711180                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        744209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            744544                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       744209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           744544                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28267000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  65597400000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  65625667000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28267000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  65597400000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  65625667000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.965418                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.985808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.985798                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.965418                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.985808                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.985798                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84379.104478                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88143.787565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88142.093684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84379.104478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88143.787565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88142.093684                       # average overall mshr miss latency
system.l2.replacements                         712326                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       749888                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           749888                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       749888                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       749888                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              5083                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5083                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          743932                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              743932                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  80450006000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   80450006000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        749015                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            749015                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.993214                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993214                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108141.612405                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108141.612405                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       743932                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         743932                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  65571366000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  65571366000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.993214                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993214                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88141.612405                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88141.612405                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34967000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34967000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          347                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            347                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.965418                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.965418                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104379.104478                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104379.104478                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28267000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28267000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.965418                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.965418                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84379.104478                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84379.104478                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          5628                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5628                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          280                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             280                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     31839000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     31839000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         5908                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5908                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.047393                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.047393                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 113710.714286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113710.714286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          277                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          277                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     26034000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     26034000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.046886                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.046886                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 93985.559567                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93985.559567                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 199147593000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32072.409791                       # Cycle average of tags in use
system.l2.tags.total_refs                     1505207                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    745094                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.020157                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.018926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        12.954453                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32058.436412                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978772                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          337                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3360                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        29033                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2250304                       # Number of tag accesses
system.l2.tags.data_accesses                  2250304                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 199147593000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95258752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95301632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     91031040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        91031040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          744209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              744544                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       711180                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             711180                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            215318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         478332430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             478547747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       215318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           215318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      457103391                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            457103391                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      457103391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           215318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        478332430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            935651138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1422360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1488418.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014413543500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        79029                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        79029                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2992936                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1346176                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      744544                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     711180                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1489088                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1422360                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             92960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            92962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            92968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             88892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             88860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             88850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             88902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             88962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            88903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            88838                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  23209392000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7445440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             51129792000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15586.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34336.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1323836                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1263427                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1489088                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1422360                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  744479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  744484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  78791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  78793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  79030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  79030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  79030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  79030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  79083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  79172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  79119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  79031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  79030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  79029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  79029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  79029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  79029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  79029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  79029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  79029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       324159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    574.811842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   385.738591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   415.120072                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5217      1.61%      1.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       126252     38.95%     40.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11792      3.64%     44.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10781      3.33%     47.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10055      3.10%     50.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9512      2.93%     53.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10478      3.23%     56.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9657      2.98%     59.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       130415     40.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       324159                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        79029                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.842172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.004347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    227.755419                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        79027    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         79029                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        79029                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.997634                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.997085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.138893                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              237      0.30%      0.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.00%      0.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            78644     99.51%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.00%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              143      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         79029                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95301632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                91029440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95301632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             91031040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       478.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       457.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    478.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    457.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  199147478000                       # Total gap between requests
system.mem_ctrls.avgGap                     136803.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95258752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     91029440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 215317.691537451814                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 478332429.556404411793                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 457095356.407345533371                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          670                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1488418                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1422360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20156250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  51109635750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4513029585000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30083.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34338.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3172916.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1156687140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            614790000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5314073520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3711362580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15720032640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      45488583240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      38166500640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       110172029760                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.217983                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  97533934500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6649760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  94963898500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1157815260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            615393405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5318014800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3713226120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15720032640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      45758185830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      37939466880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       110222134935                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        553.469581                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  96943988750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6649760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  95553844250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    199147593000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 199147593000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      4173477                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4173477                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4173477                       # number of overall hits
system.cpu.icache.overall_hits::total         4173477                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          347                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            347                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          347                       # number of overall misses
system.cpu.icache.overall_misses::total           347                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     36978000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36978000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     36978000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36978000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4173824                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4173824                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4173824                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4173824                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000083                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000083                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000083                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000083                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 106564.841499                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 106564.841499                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 106564.841499                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 106564.841499                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          347                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          347                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          347                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          347                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36284000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36284000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36284000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36284000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000083                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000083                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 104564.841499                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 104564.841499                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 104564.841499                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 104564.841499                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4173477                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4173477                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          347                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           347                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     36978000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36978000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4173824                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4173824                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 106564.841499                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 106564.841499                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          347                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          347                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36284000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36284000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 104564.841499                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 104564.841499                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 199147593000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           346.944490                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4173824                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               347                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12028.311239                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   346.944490                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.169406                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.169406                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          347                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.169434                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4174171                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4174171                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 199147593000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 199147593000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 199147593000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     47302912                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47302912                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47302951                       # number of overall hits
system.cpu.dcache.overall_hits::total        47302951                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1503680                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1503680                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1503693                       # number of overall misses
system.cpu.dcache.overall_misses::total       1503693                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 162762811000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 162762811000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 162762811000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 162762811000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806592                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806592                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806644                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806644                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030809                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030809                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030809                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030809                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 108242.984545                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 108242.984545                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 108242.048743                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 108242.048743                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       749888                       # number of writebacks
system.cpu.dcache.writebacks::total            749888                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       748767                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       748767                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       748767                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       748767                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       754913                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       754913                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       754922                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       754922                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  83251130000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  83251130000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  83252127000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  83252127000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015467                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015467                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015468                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015468                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 110279.105009                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 110279.105009                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 110279.110955                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 110279.110955                       # average overall mshr miss latency
system.cpu.dcache.replacements                 752875                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35705103                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35705103                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5903                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5903                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    291995000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    291995000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35711006                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35711006                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49465.526004                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49465.526004                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5898                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5898                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    279628000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    279628000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000165                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000165                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47410.647677                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47410.647677                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11597809                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11597809                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1497777                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1497777                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 162470816000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 162470816000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.114373                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.114373                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 108474.636745                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 108474.636745                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       748762                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       748762                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       749015                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       749015                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  82971502000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  82971502000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.057196                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.057196                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 110774.152721                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 110774.152721                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           39                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            39                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.250000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.250000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       997000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       997000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.173077                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.173077                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 110777.777778                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 110777.777778                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 199147593000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2044.676945                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48057901                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            754923                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             63.659341                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2044.676945                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998377                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998377                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1673                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          49561595                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         49561595                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 199147593000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 199147593000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
