---
title: Cray T3E
---
**[Home](Home "Home") * [Hardware](Hardware "Hardware") * Cray T3E**

\[ Cray T3E processor board <a id="cite-note-1" href="#cite-ref-1">[1]</a>
**Cray T3E**,

[Cray Research's](https://en.wikipedia.org/wiki/Cray#Cray_Research_Inc._and_Cray_Computer_Corporation:_1972_to_1996) second-generation [massively parallel](https://en.wikipedia.org/wiki/Massively_parallel_%28computing%29) [supercomputer](https://en.wikipedia.org/wiki/Supercomputer) architecture, launched in 1995 as successor of the [T3D](Cray_T3D "Cray T3D"). The T3E is a scalable [distributed](https://en.wikipedia.org/wiki/Distributed_computing) [NUMA](NUMA "NUMA") architecture containing up to 2176 processing element (PE) nodes of initially 300 MHz [DEC Alpha 21164](DEC_Alpha "DEC Alpha") processor with 64 MiB to 2 GiB of [DRAM](Memory#RAM "Memory") interconnected as a [3D torus](https://en.wikipedia.org/wiki/Torus_interconnect), so that each processor can access the memory of every other processor. Later models consists of faster Alpha 21164A and 21264 processors.

## Chess Programs

- [Zugzwang](</Zugzwang_(Program)> "Zugzwang (Program)")

## See also

- [Cray-1](Cray-1 "Cray-1")
- [Cray X-MP](Cray_X-MP "Cray X-MP")
- [Cray T3D](Cray_T3D "Cray T3D")

## Manuals

- [Cray T3E-1350 Datasheet](http://www.filibeto.org/~aduritz/truetrue/supercomputing/cray/datasheets/t3e.pdf) (pdf)

## Publications

- [Rainer Feldmann](Rainer_Feldmann "Rainer Feldmann"), [Burkhard Monien](Burkhard_Monien "Burkhard Monien") (**1998**). *Selective Game Tree Search on a Cray T3E*. [pdf](https://pdfs.semanticscholar.org/27e6/f73eb509511c20543ddae5470259077d8dfc.pdf)
- [Michael Dungworth](http://dblp.uni-trier.de/pers/hd/d/Dungworth:Michael), [James Harrell](http://dblp.uni-trier.de/pers/hc/h/Harrell:James), [Michael Levine](http://dblp.uni-trier.de/pers/hc/l/Levine:Michael), [Stephen Nelson](http://dblp.uni-trier.de/pers/hc/n/Nelson:Stephen), [Steven Oberlin](http://dblp.uni-trier.de/pers/hc/o/Oberlin:Steven), [Steven P. Reinhardt](http://dblp.uni-trier.de/pers/hc/r/Reinhardt:Steven_P=) (**2011**). *[CRAY T3E](http://link.springer.com/referenceworkentry/10.1007%2F978-0-387-09766-4_306)*. [Encyclopedia of Parallel Computing](http://link.springer.com/book/10.1007/978-0-387-09766-4), [Springer](https://en.wikipedia.org/wiki/Springer_Science%2BBusiness_Media)

## External Links

- [Cray T3E from Wikipedia](https://en.wikipedia.org/wiki/Cray_T3E)
- [Category:Cray T3E - Wikimedia Commons](https://commons.wikimedia.org/wiki/Category:Cray_T3E)
- [Cray (brand) from Wikipedia](https://en.wikipedia.org/wiki/Cray)
- [Cray, the Supercomputer Company | Cray"](http://www.cray.com/)

[Company History | Cray](http://www.cray.com/company/history)

- [Cray Super Computers - Cray T3E](http://www.craysupercomputers.com/crayT3E.htm)
- [Cray-Cyber - Cray T3E](http://www.cray-cyber.org/systems/t3e.php)

## References

1. <a id="cite-ref-1" href="#cite-note-1">↑</a> Processor board of a CRAY T3E-136/ac (=air-cooled) massive parallel computer (operational ca. 1997-2005). The related system had 136 processors in total. This board has four Dec-Alpha EV5 processors (300 MHz) with local memory chips and router chips onboard. [Alpha](DEC_Alpha "DEC Alpha") processors were superscalar with two floating point operations per cycle. Authors: [Hannes Grobe](https://commons.wikimedia.org/wiki/User:Hgrobe) & [Chresten Wübber](http://www.awi.de/People/show?wuebber), [Alfred Wegener Institute for Polar and Marine Research](https://en.wikipedia.org/wiki/Alfred_Wegener_Institute_for_Polar_and_Marine_Research), [Bremerhaven](https://en.wikipedia.org/wiki/Bremerhaven), Germany, August 08 2006, [CC-BY-SA-2.5](https://creativecommons.org/licenses/by-sa/2.5), [Cray T3E from Wikipedia](https://en.wikipedia.org/wiki/Cray_T3E), [Alpha 21164 from Wikipedia](https://en.wikipedia.org/wiki/Alpha_21164)

**[Up one Level](Hardware "Hardware")**

