

================================================================
== Vitis HLS Report for 'write_out'
================================================================
* Date:           Thu Oct  5 15:02:14 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Dedup
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.822 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_write_out_Pipeline_VITIS_LOOP_69_1_fu_150  |write_out_Pipeline_VITIS_LOOP_69_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_write_out_Pipeline_write_rest_data_fu_158  |write_out_Pipeline_write_rest_data  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip    |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |- write_out_loop  |        ?|        ?|         ?|          -|          -|           1|        no|
        | + buffer_spill   |        ?|        ?|         ?|          -|          -|  1 ~ 250000|        no|
        +------------------+---------+---------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      55|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      27|     172|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     192|    -|
|Register         |        -|     -|      98|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     125|     419|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+----+-----+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+----+-----+-----+
    |grp_write_out_Pipeline_VITIS_LOOP_69_1_fu_150  |write_out_Pipeline_VITIS_LOOP_69_1  |        0|   0|   2|   13|    0|
    |grp_write_out_Pipeline_write_rest_data_fu_158  |write_out_Pipeline_write_rest_data  |        0|   0|  25|  159|    0|
    +-----------------------------------------------+------------------------------------+---------+----+----+-----+-----+
    |Total                                          |                                    |        0|   0|  27|  172|    0|
    +-----------------------------------------------+------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |written_V_4_fu_176_p2     |         +|   0|  0|  28|          21|           4|
    |ap_condition_166          |       and|   0|  0|   2|           1|           1|
    |tmp_1_nbreadreq_fu_79_p3  |       and|   0|  0|   2|           1|           0|
    |icmp_ln1027_fu_170_p2     |      icmp|   0|  0|  15|          21|          18|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |ap_block_state2           |        or|   0|  0|   2|           1|           1|
    |ap_block_state5           |        or|   0|  0|   2|           1|           1|
    |ap_block_state6           |        or|   0|  0|   2|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  55|          48|          27|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  49|          9|    1|          9|
    |ap_done                  |   9|          2|    1|          2|
    |end_out_blk_n            |   9|          2|    1|          2|
    |end_out_buffer79_blk_n   |   9|          2|    1|          2|
    |end_out_din              |  14|          3|    1|          3|
    |out_buffer77_blk_n       |   9|          2|    1|          2|
    |out_buffer77_read        |  20|          4|    1|          4|
    |out_r_blk_n              |   9|          2|    1|          2|
    |out_r_din                |   9|          2|   64|        128|
    |out_r_write              |  14|          3|    1|          3|
    |size_out_blk_n           |   9|          2|    1|          2|
    |size_out_buffer78_blk_n  |   9|          2|    1|          2|
    |size_out_buffer78_read   |  14|          3|    1|          3|
    |written_V_reg_124        |   9|          2|   21|         42|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 192|         40|   97|        206|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                   |   8|   0|    8|          0|
    |ap_done_reg                                                 |   1|   0|    1|          0|
    |end_5_reg_115                                               |   1|   0|    1|          0|
    |grp_write_out_Pipeline_VITIS_LOOP_69_1_fu_150_ap_start_reg  |   1|   0|    1|          0|
    |grp_write_out_Pipeline_write_rest_data_fu_158_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1027_lcssa_reg_136                                   |   1|   0|    1|          0|
    |size_V_reg_198                                              |  64|   0|   64|          0|
    |written_V_reg_124                                           |  21|   0|   21|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       |  98|   0|   98|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|          write_out|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|          write_out|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|          write_out|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|          write_out|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|          write_out|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|          write_out|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|          write_out|  return value|
|size_out_buffer78_dout            |   in|   64|     ap_fifo|  size_out_buffer78|       pointer|
|size_out_buffer78_num_data_valid  |   in|    2|     ap_fifo|  size_out_buffer78|       pointer|
|size_out_buffer78_fifo_cap        |   in|    2|     ap_fifo|  size_out_buffer78|       pointer|
|size_out_buffer78_empty_n         |   in|    1|     ap_fifo|  size_out_buffer78|       pointer|
|size_out_buffer78_read            |  out|    1|     ap_fifo|  size_out_buffer78|       pointer|
|out_buffer77_dout                 |   in|   64|     ap_fifo|       out_buffer77|       pointer|
|out_buffer77_num_data_valid       |   in|    6|     ap_fifo|       out_buffer77|       pointer|
|out_buffer77_fifo_cap             |   in|    6|     ap_fifo|       out_buffer77|       pointer|
|out_buffer77_empty_n              |   in|    1|     ap_fifo|       out_buffer77|       pointer|
|out_buffer77_read                 |  out|    1|     ap_fifo|       out_buffer77|       pointer|
|end_out_buffer79_dout             |   in|    1|     ap_fifo|   end_out_buffer79|       pointer|
|end_out_buffer79_num_data_valid   |   in|    2|     ap_fifo|   end_out_buffer79|       pointer|
|end_out_buffer79_fifo_cap         |   in|    2|     ap_fifo|   end_out_buffer79|       pointer|
|end_out_buffer79_empty_n          |   in|    1|     ap_fifo|   end_out_buffer79|       pointer|
|end_out_buffer79_read             |  out|    1|     ap_fifo|   end_out_buffer79|       pointer|
|size_out_din                      |  out|   64|     ap_fifo|           size_out|       pointer|
|size_out_full_n                   |   in|    1|     ap_fifo|           size_out|       pointer|
|size_out_write                    |  out|    1|     ap_fifo|           size_out|       pointer|
|out_r_din                         |  out|   64|     ap_fifo|              out_r|       pointer|
|out_r_full_n                      |   in|    1|     ap_fifo|              out_r|       pointer|
|out_r_write                       |  out|    1|     ap_fifo|              out_r|       pointer|
|end_out_din                       |  out|    1|     ap_fifo|            end_out|       pointer|
|end_out_full_n                    |   in|    1|     ap_fifo|            end_out|       pointer|
|end_out_write                     |  out|    1|     ap_fifo|            end_out|       pointer|
+----------------------------------+-----+-----+------------+-------------------+--------------+

