<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.11.0"/>
<title>F29H85x-SDK: Sdl_sic_group</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
  /* @license-end */
</script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="F29H85x-SDK"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">F29H85x-SDK
   &#160;<span id="projectnumber">1.02.02.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
          <div class="left">
            <form id="FSearchBox" action="search.html" method="get">
              <span id="MSearchSelectExt">&#160;</span>
              <input type="text" id="MSearchField" name="query" value="" placeholder="Search" size="20" accesskey="S" 
                     onfocus="searchBox.OnSearchFieldFocus(true)" 
                     onblur="searchBox.OnSearchFieldFocus(false)"/>
            </form>
          </div><div class="right"></div>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.11.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('group__sdl__sic__group.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">Sdl_sic_group</div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaa3a37c1c64cda4a200991e79ba1f2a9b" id="r_gaa3a37c1c64cda4a200991e79ba1f2a9b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa3a37c1c64cda4a200991e79ba1f2a9b">SDL_SIC_enableSafety</a> (void)</td></tr>
<tr class="memdesc:gaa3a37c1c64cda4a200991e79ba1f2a9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the SIC logic.  <br /></td></tr>
<tr class="separator:gaa3a37c1c64cda4a200991e79ba1f2a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfb1813356cfca8900b576cd3a7580ff" id="r_gadfb1813356cfca8900b576cd3a7580ff"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadfb1813356cfca8900b576cd3a7580ff">SDL_SIC_disableSafety</a> (void)</td></tr>
<tr class="memdesc:gadfb1813356cfca8900b576cd3a7580ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the SIC logic.  <br /></td></tr>
<tr class="separator:gadfb1813356cfca8900b576cd3a7580ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3b64797c734afe3cf261217af4914c7" id="r_gad3b64797c734afe3cf261217af4914c7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad3b64797c734afe3cf261217af4914c7">SDL_SIC_setTimeout</a> (uint16_t timeout)</td></tr>
<tr class="memdesc:gad3b64797c734afe3cf261217af4914c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the SIC timeout.  <br /></td></tr>
<tr class="separator:gad3b64797c734afe3cf261217af4914c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga232eb2f8f827aa720501e379322cf582" id="r_ga232eb2f8f827aa720501e379322cf582"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga232eb2f8f827aa720501e379322cf582">SDL_SIC_PIPE_emulateFault</a> (uint32_t errAggrBase, uint32_t intNum)</td></tr>
<tr class="memdesc:ga232eb2f8f827aa720501e379322cf582"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emulates fault in the PIPE vector table.  <br /></td></tr>
<tr class="separator:ga232eb2f8f827aa720501e379322cf582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3674068124c59fa513118bf61277d23" id="r_gad3674068124c59fa513118bf61277d23"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad3674068124c59fa513118bf61277d23">SDL_SIC_CPU_DW_emulateFault</a> (uint32_t errAggrBase, uint32_t *memAddr)</td></tr>
<tr class="memdesc:gad3674068124c59fa513118bf61277d23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emulates a fault in the CPU(DW).  <br /></td></tr>
<tr class="separator:gad3674068124c59fa513118bf61277d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9890d0e69b7f32d781dea81fc298ff5" id="r_gac9890d0e69b7f32d781dea81fc298ff5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac9890d0e69b7f32d781dea81fc298ff5">SDL_SIC_CPU_DR1_emulateFault</a> (uint32_t errAggrBase, uint32_t *memAddr)</td></tr>
<tr class="memdesc:gac9890d0e69b7f32d781dea81fc298ff5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emulates a fault in the CPU(DR1).  <br /></td></tr>
<tr class="separator:gac9890d0e69b7f32d781dea81fc298ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f01eae92f62e306b6be46ba76bbcd8b" id="r_ga5f01eae92f62e306b6be46ba76bbcd8b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5f01eae92f62e306b6be46ba76bbcd8b">SDL_SIC_CPU_DR2_emulateFault</a> (uint32_t errAggrBase, uint32_t *memAddr)</td></tr>
<tr class="memdesc:ga5f01eae92f62e306b6be46ba76bbcd8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emulates a fault in the CPU(DR2).  <br /></td></tr>
<tr class="separator:ga5f01eae92f62e306b6be46ba76bbcd8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71e4397097e0375dc5eb2b9088eab693" id="r_ga71e4397097e0375dc5eb2b9088eab693"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga71e4397097e0375dc5eb2b9088eab693">SDL_SIC_CPU_PR_emulateFault</a> (uint32_t errAggrBase, uint32_t *memAddr)</td></tr>
<tr class="memdesc:ga71e4397097e0375dc5eb2b9088eab693"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emulates a fault in the CPU(PR).  <br /></td></tr>
<tr class="separator:ga71e4397097e0375dc5eb2b9088eab693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadc68b60d110839548f568405266bfc2" id="r_gaadc68b60d110839548f568405266bfc2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaadc68b60d110839548f568405266bfc2">SDL_SIC_RTDMA_DR_emulateFault</a> (uint32_t errAggrBase, uint32_t dmaBase, uint32_t dmaChBase, const void *destAddr, const void *srcAddr)</td></tr>
<tr class="memdesc:gaadc68b60d110839548f568405266bfc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emulates fault in the RTDMA(DR).  <br /></td></tr>
<tr class="separator:gaadc68b60d110839548f568405266bfc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13682576cb3c3e5a3a0a2bab2dd46204" id="r_ga13682576cb3c3e5a3a0a2bab2dd46204"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga13682576cb3c3e5a3a0a2bab2dd46204">SDL_SIC_RTDMA_DW_emulateFault</a> (uint32_t errAggrBase, uint32_t dmaBase, uint32_t dmaChBase, const void *destAddr, const void *srcAddr)</td></tr>
<tr class="memdesc:ga13682576cb3c3e5a3a0a2bab2dd46204"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emulates fault in the RTDMA(DW).  <br /></td></tr>
<tr class="separator:ga13682576cb3c3e5a3a0a2bab2dd46204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24da5c70907d3a5c2504bbfcfb18b2ec" id="r_ga24da5c70907d3a5c2504bbfcfb18b2ec"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga24da5c70907d3a5c2504bbfcfb18b2ec">SDL_SIC_dr2Read</a> (uint32_t memAddr)</td></tr>
<tr class="memdesc:ga24da5c70907d3a5c2504bbfcfb18b2ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper Assembly function to Emulate fault in the CPU(DR2).  <br /></td></tr>
<tr class="separator:ga24da5c70907d3a5c2504bbfcfb18b2ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4f7fa8fd89fc241f55e9801342454f0" id="r_gab4f7fa8fd89fc241f55e9801342454f0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab4f7fa8fd89fc241f55e9801342454f0">SDL_SIC_exec</a> (uint32_t memAddr)</td></tr>
<tr class="memdesc:gab4f7fa8fd89fc241f55e9801342454f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper Assembly function to Emulate fault in the CPU(PR).  <br /></td></tr>
<tr class="separator:gab4f7fa8fd89fc241f55e9801342454f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4abf27f7b6f744be7a48aa2c69ce5c0" id="r_gaa4abf27f7b6f744be7a48aa2c69ce5c0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa4abf27f7b6f744be7a48aa2c69ce5c0">SDL_SIC_handleESMIntr</a> (uint32_t esmBase, uint32_t intSrc, void *callbackArg)</td></tr>
<tr class="memdesc:gaa4abf27f7b6f744be7a48aa2c69ce5c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handles ESM interrupts.  <br /></td></tr>
<tr class="separator:gaa4abf27f7b6f744be7a48aa2c69ce5c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06b356e61c851bc906fa2befcd825b79" id="r_ga06b356e61c851bc906fa2befcd825b79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__sdl__memss__group.html#ga404f6449d5b698a0cfce501f3447f4ad">SDL_MEMSS_RAM</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga06b356e61c851bc906fa2befcd825b79">SDL_MEMSS_getRAMBlock</a> (uint32_t memAddr)</td></tr>
<tr class="memdesc:ga06b356e61c851bc906fa2befcd825b79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines and returns the memory region type for the specified address.  <br /></td></tr>
<tr class="separator:ga06b356e61c851bc906fa2befcd825b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gacefecbea723a14dbd34686d59faa5e8e" id="r_gacefecbea723a14dbd34686d59faa5e8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacefecbea723a14dbd34686d59faa5e8e">SDL_SIC_WRITE_KEY</a>&#160;&#160;&#160;((uint32_t)0x5A5A &lt;&lt; 16)</td></tr>
<tr class="separator:gacefecbea723a14dbd34686d59faa5e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090fcd399d4df91d41cba5d9e8896cb4" id="r_ga090fcd399d4df91d41cba5d9e8896cb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga090fcd399d4df91d41cba5d9e8896cb4">SDL_SIC_RESET_VECTOR</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga090fcd399d4df91d41cba5d9e8896cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ceaa66cc630cf5d21378679d00946cb" id="r_ga5ceaa66cc630cf5d21378679d00946cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5ceaa66cc630cf5d21378679d00946cb">SDL_SIC_SET_VECTOR</a>&#160;&#160;&#160;0xFFFFFFFFU</td></tr>
<tr class="separator:ga5ceaa66cc630cf5d21378679d00946cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9563327160537db722d6e4d2732611a" id="r_gaa9563327160537db722d6e4d2732611a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa9563327160537db722d6e4d2732611a">SDL_SIC_ENABLE</a>&#160;&#160;&#160;0x1U</td></tr>
<tr class="separator:gaa9563327160537db722d6e4d2732611a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0644b39ffd47b84e72919b6d086b04d3" id="r_ga0644b39ffd47b84e72919b6d086b04d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0644b39ffd47b84e72919b6d086b04d3">SDL_SIC_FLTEMU</a>&#160;&#160;&#160;0xA501U</td></tr>
<tr class="separator:ga0644b39ffd47b84e72919b6d086b04d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d71c121f7049945c13933a3761aff9a" id="r_ga8d71c121f7049945c13933a3761aff9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8d71c121f7049945c13933a3761aff9a">SDL_SIC_FLTDIS</a>&#160;&#160;&#160;0xA500U</td></tr>
<tr class="separator:ga8d71c121f7049945c13933a3761aff9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97c32f7ee972e348f77721158d3e9869" id="r_ga97c32f7ee972e348f77721158d3e9869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga97c32f7ee972e348f77721158d3e9869">SDL_SIC_FLTEMU_UNC</a>&#160;&#160;&#160;0xA503U</td></tr>
<tr class="separator:ga97c32f7ee972e348f77721158d3e9869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c075f05340ae2e6d9c5b36cf01f838e" id="r_ga6c075f05340ae2e6d9c5b36cf01f838e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6c075f05340ae2e6d9c5b36cf01f838e">SDL_SIC_FLTEMU_ACCGRPSEL</a>&#160;&#160;&#160;0x4U</td></tr>
<tr class="separator:ga6c075f05340ae2e6d9c5b36cf01f838e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50ee22ace6460cfb14c289f40d030ef8" id="r_ga50ee22ace6460cfb14c289f40d030ef8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga50ee22ace6460cfb14c289f40d030ef8">SDL_SIC_FLTEMU_BITSEL</a>&#160;&#160;&#160;0x8U</td></tr>
<tr class="separator:ga50ee22ace6460cfb14c289f40d030ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d87b360010b548c78b9b2cb007ff45c" id="r_ga7d87b360010b548c78b9b2cb007ff45c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7d87b360010b548c78b9b2cb007ff45c">SDL_SIC_FLTEMU_ADDR</a>&#160;&#160;&#160;0xCU</td></tr>
<tr class="separator:ga7d87b360010b548c78b9b2cb007ff45c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10a0c646bcc9fb16725524524b4a151f" id="r_ga10a0c646bcc9fb16725524524b4a151f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga10a0c646bcc9fb16725524524b4a151f">SDL_SIC_FLTEMU_CONFIG</a>&#160;&#160;&#160;0x0U</td></tr>
<tr class="separator:ga10a0c646bcc9fb16725524524b4a151f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22b54c1b68fc79fe0d7c2094807e35a0" id="r_ga22b54c1b68fc79fe0d7c2094807e35a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga22b54c1b68fc79fe0d7c2094807e35a0">SDL_SIC_CPU_DR1CTL</a>&#160;&#160;&#160;0x2U</td></tr>
<tr class="separator:ga22b54c1b68fc79fe0d7c2094807e35a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d48e77718073d9fb7440c82f6c192a1" id="r_ga7d48e77718073d9fb7440c82f6c192a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7d48e77718073d9fb7440c82f6c192a1">SDL_SIC_CPU_DR2CTL</a>&#160;&#160;&#160;0x4U</td></tr>
<tr class="separator:ga7d48e77718073d9fb7440c82f6c192a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aaa5ce93312d0dc6ab88fcd12f096f4" id="r_ga5aaa5ce93312d0dc6ab88fcd12f096f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5aaa5ce93312d0dc6ab88fcd12f096f4">SDL_SIC_CPU_DWCTL</a>&#160;&#160;&#160;0x8U</td></tr>
<tr class="separator:ga5aaa5ce93312d0dc6ab88fcd12f096f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae90be0f8db45dc96369e90d711bc5167" id="r_gae90be0f8db45dc96369e90d711bc5167"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae90be0f8db45dc96369e90d711bc5167">SDL_SIC_CPU_PRCTL</a>&#160;&#160;&#160;0x1U</td></tr>
<tr class="separator:gae90be0f8db45dc96369e90d711bc5167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2f844f337c95eb7e8e21c7c900e2d93" id="r_gac2f844f337c95eb7e8e21c7c900e2d93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac2f844f337c95eb7e8e21c7c900e2d93">SDL_SIC_RTDMA_DRCTL</a>&#160;&#160;&#160;0x1U</td></tr>
<tr class="separator:gac2f844f337c95eb7e8e21c7c900e2d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2408bebcfbb5615bbfd2eb208afbceb0" id="r_ga2408bebcfbb5615bbfd2eb208afbceb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2408bebcfbb5615bbfd2eb208afbceb0">SDL_SIC_RTDMA_DWCTL</a>&#160;&#160;&#160;0x2U</td></tr>
<tr class="separator:ga2408bebcfbb5615bbfd2eb208afbceb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga063f67a976917ba81b2cbb53e735ca49" id="r_ga063f67a976917ba81b2cbb53e735ca49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga063f67a976917ba81b2cbb53e735ca49">SDL_SIC_RTDMA_DRDATA</a>&#160;&#160;&#160;0x100U</td></tr>
<tr class="separator:ga063f67a976917ba81b2cbb53e735ca49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a998812a3ebbae9d56f8b171403668" id="r_ga36a998812a3ebbae9d56f8b171403668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga36a998812a3ebbae9d56f8b171403668">SDL_SIC_RTDMA_DWDATA</a>&#160;&#160;&#160;0x200U</td></tr>
<tr class="separator:ga36a998812a3ebbae9d56f8b171403668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17584fff65ac8c722127a31529c3a934" id="r_ga17584fff65ac8c722127a31529c3a934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga17584fff65ac8c722127a31529c3a934">SDL_SIC_CPU_DR1DATA</a>&#160;&#160;&#160;0x200U</td></tr>
<tr class="separator:ga17584fff65ac8c722127a31529c3a934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97c7afb3b7796ee67485fc35c7f24d6b" id="r_ga97c7afb3b7796ee67485fc35c7f24d6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga97c7afb3b7796ee67485fc35c7f24d6b">SDL_SIC_CPU_DR2DATA</a>&#160;&#160;&#160;0x400U</td></tr>
<tr class="separator:ga97c7afb3b7796ee67485fc35c7f24d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55fe2eb1b78993045aa4d636aa87ee9f" id="r_ga55fe2eb1b78993045aa4d636aa87ee9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga55fe2eb1b78993045aa4d636aa87ee9f">SDL_SIC_CPU_DWDATA</a>&#160;&#160;&#160;0x800U</td></tr>
<tr class="separator:ga55fe2eb1b78993045aa4d636aa87ee9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga007b6087db946d62a990516f1dc99789" id="r_ga007b6087db946d62a990516f1dc99789"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga007b6087db946d62a990516f1dc99789">SDL_SIC_CPU_PRDATA</a>&#160;&#160;&#160;0x100U</td></tr>
<tr class="separator:ga007b6087db946d62a990516f1dc99789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae4691edebd6c1cc734d41a94e2ce077" id="r_gaae4691edebd6c1cc734d41a94e2ce077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaae4691edebd6c1cc734d41a94e2ce077">SDL_SIC_CLEAR</a>&#160;&#160;&#160;0x0U</td></tr>
<tr class="separator:gaae4691edebd6c1cc734d41a94e2ce077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d4a5f28dc8baa7439e79065b8402e9" id="r_ga28d4a5f28dc8baa7439e79065b8402e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga28d4a5f28dc8baa7439e79065b8402e9">SDL_SIC_READY_ERROR</a>&#160;&#160;&#160;0x37U</td></tr>
<tr class="separator:ga28d4a5f28dc8baa7439e79065b8402e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab021d551bc1278cf2e82862f7dd1cbf7" id="r_gab021d551bc1278cf2e82862f7dd1cbf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab021d551bc1278cf2e82862f7dd1cbf7">SDL_SIC_RTDMA_HALT</a>&#160;&#160;&#160;0x2U</td></tr>
<tr class="separator:gab021d551bc1278cf2e82862f7dd1cbf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cbfea9422969a70bfe9fa1583315b35" id="r_ga1cbfea9422969a70bfe9fa1583315b35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1cbfea9422969a70bfe9fa1583315b35">SDL_SIC_RTDMA_PERINTE</a>&#160;&#160;&#160;0x800U</td></tr>
<tr class="separator:ga1cbfea9422969a70bfe9fa1583315b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadbb562c2fdc0974f895dba016c90fbb" id="r_gaadbb562c2fdc0974f895dba016c90fbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaadbb562c2fdc0974f895dba016c90fbb">SDL_SIC_NO_INTERRUPT</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:gaadbb562c2fdc0974f895dba016c90fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga716bc148cb798a5abce923209a45b194" id="r_ga716bc148cb798a5abce923209a45b194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga716bc148cb798a5abce923209a45b194">SDL_SIC_INTERRUPT</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:ga716bc148cb798a5abce923209a45b194"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gacefecbea723a14dbd34686d59faa5e8e" name="gacefecbea723a14dbd34686d59faa5e8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacefecbea723a14dbd34686d59faa5e8e">&#9670;&#160;</a></span>SDL_SIC_WRITE_KEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SIC_WRITE_KEY&#160;&#160;&#160;((uint32_t)0x5A5A &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga090fcd399d4df91d41cba5d9e8896cb4" name="ga090fcd399d4df91d41cba5d9e8896cb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga090fcd399d4df91d41cba5d9e8896cb4">&#9670;&#160;</a></span>SDL_SIC_RESET_VECTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SIC_RESET_VECTOR&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5ceaa66cc630cf5d21378679d00946cb" name="ga5ceaa66cc630cf5d21378679d00946cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ceaa66cc630cf5d21378679d00946cb">&#9670;&#160;</a></span>SDL_SIC_SET_VECTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SIC_SET_VECTOR&#160;&#160;&#160;0xFFFFFFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa9563327160537db722d6e4d2732611a" name="gaa9563327160537db722d6e4d2732611a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9563327160537db722d6e4d2732611a">&#9670;&#160;</a></span>SDL_SIC_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SIC_ENABLE&#160;&#160;&#160;0x1U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0644b39ffd47b84e72919b6d086b04d3" name="ga0644b39ffd47b84e72919b6d086b04d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0644b39ffd47b84e72919b6d086b04d3">&#9670;&#160;</a></span>SDL_SIC_FLTEMU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SIC_FLTEMU&#160;&#160;&#160;0xA501U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8d71c121f7049945c13933a3761aff9a" name="ga8d71c121f7049945c13933a3761aff9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d71c121f7049945c13933a3761aff9a">&#9670;&#160;</a></span>SDL_SIC_FLTDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SIC_FLTDIS&#160;&#160;&#160;0xA500U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga97c32f7ee972e348f77721158d3e9869" name="ga97c32f7ee972e348f77721158d3e9869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97c32f7ee972e348f77721158d3e9869">&#9670;&#160;</a></span>SDL_SIC_FLTEMU_UNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SIC_FLTEMU_UNC&#160;&#160;&#160;0xA503U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6c075f05340ae2e6d9c5b36cf01f838e" name="ga6c075f05340ae2e6d9c5b36cf01f838e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c075f05340ae2e6d9c5b36cf01f838e">&#9670;&#160;</a></span>SDL_SIC_FLTEMU_ACCGRPSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SIC_FLTEMU_ACCGRPSEL&#160;&#160;&#160;0x4U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga50ee22ace6460cfb14c289f40d030ef8" name="ga50ee22ace6460cfb14c289f40d030ef8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50ee22ace6460cfb14c289f40d030ef8">&#9670;&#160;</a></span>SDL_SIC_FLTEMU_BITSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SIC_FLTEMU_BITSEL&#160;&#160;&#160;0x8U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7d87b360010b548c78b9b2cb007ff45c" name="ga7d87b360010b548c78b9b2cb007ff45c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d87b360010b548c78b9b2cb007ff45c">&#9670;&#160;</a></span>SDL_SIC_FLTEMU_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SIC_FLTEMU_ADDR&#160;&#160;&#160;0xCU</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga10a0c646bcc9fb16725524524b4a151f" name="ga10a0c646bcc9fb16725524524b4a151f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10a0c646bcc9fb16725524524b4a151f">&#9670;&#160;</a></span>SDL_SIC_FLTEMU_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SIC_FLTEMU_CONFIG&#160;&#160;&#160;0x0U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga22b54c1b68fc79fe0d7c2094807e35a0" name="ga22b54c1b68fc79fe0d7c2094807e35a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22b54c1b68fc79fe0d7c2094807e35a0">&#9670;&#160;</a></span>SDL_SIC_CPU_DR1CTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SIC_CPU_DR1CTL&#160;&#160;&#160;0x2U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7d48e77718073d9fb7440c82f6c192a1" name="ga7d48e77718073d9fb7440c82f6c192a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d48e77718073d9fb7440c82f6c192a1">&#9670;&#160;</a></span>SDL_SIC_CPU_DR2CTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SIC_CPU_DR2CTL&#160;&#160;&#160;0x4U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5aaa5ce93312d0dc6ab88fcd12f096f4" name="ga5aaa5ce93312d0dc6ab88fcd12f096f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5aaa5ce93312d0dc6ab88fcd12f096f4">&#9670;&#160;</a></span>SDL_SIC_CPU_DWCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SIC_CPU_DWCTL&#160;&#160;&#160;0x8U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae90be0f8db45dc96369e90d711bc5167" name="gae90be0f8db45dc96369e90d711bc5167"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae90be0f8db45dc96369e90d711bc5167">&#9670;&#160;</a></span>SDL_SIC_CPU_PRCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SIC_CPU_PRCTL&#160;&#160;&#160;0x1U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac2f844f337c95eb7e8e21c7c900e2d93" name="gac2f844f337c95eb7e8e21c7c900e2d93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2f844f337c95eb7e8e21c7c900e2d93">&#9670;&#160;</a></span>SDL_SIC_RTDMA_DRCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SIC_RTDMA_DRCTL&#160;&#160;&#160;0x1U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2408bebcfbb5615bbfd2eb208afbceb0" name="ga2408bebcfbb5615bbfd2eb208afbceb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2408bebcfbb5615bbfd2eb208afbceb0">&#9670;&#160;</a></span>SDL_SIC_RTDMA_DWCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SIC_RTDMA_DWCTL&#160;&#160;&#160;0x2U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga063f67a976917ba81b2cbb53e735ca49" name="ga063f67a976917ba81b2cbb53e735ca49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga063f67a976917ba81b2cbb53e735ca49">&#9670;&#160;</a></span>SDL_SIC_RTDMA_DRDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SIC_RTDMA_DRDATA&#160;&#160;&#160;0x100U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga36a998812a3ebbae9d56f8b171403668" name="ga36a998812a3ebbae9d56f8b171403668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36a998812a3ebbae9d56f8b171403668">&#9670;&#160;</a></span>SDL_SIC_RTDMA_DWDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SIC_RTDMA_DWDATA&#160;&#160;&#160;0x200U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga17584fff65ac8c722127a31529c3a934" name="ga17584fff65ac8c722127a31529c3a934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17584fff65ac8c722127a31529c3a934">&#9670;&#160;</a></span>SDL_SIC_CPU_DR1DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SIC_CPU_DR1DATA&#160;&#160;&#160;0x200U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga97c7afb3b7796ee67485fc35c7f24d6b" name="ga97c7afb3b7796ee67485fc35c7f24d6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97c7afb3b7796ee67485fc35c7f24d6b">&#9670;&#160;</a></span>SDL_SIC_CPU_DR2DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SIC_CPU_DR2DATA&#160;&#160;&#160;0x400U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga55fe2eb1b78993045aa4d636aa87ee9f" name="ga55fe2eb1b78993045aa4d636aa87ee9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55fe2eb1b78993045aa4d636aa87ee9f">&#9670;&#160;</a></span>SDL_SIC_CPU_DWDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SIC_CPU_DWDATA&#160;&#160;&#160;0x800U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga007b6087db946d62a990516f1dc99789" name="ga007b6087db946d62a990516f1dc99789"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga007b6087db946d62a990516f1dc99789">&#9670;&#160;</a></span>SDL_SIC_CPU_PRDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SIC_CPU_PRDATA&#160;&#160;&#160;0x100U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaae4691edebd6c1cc734d41a94e2ce077" name="gaae4691edebd6c1cc734d41a94e2ce077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae4691edebd6c1cc734d41a94e2ce077">&#9670;&#160;</a></span>SDL_SIC_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SIC_CLEAR&#160;&#160;&#160;0x0U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga28d4a5f28dc8baa7439e79065b8402e9" name="ga28d4a5f28dc8baa7439e79065b8402e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28d4a5f28dc8baa7439e79065b8402e9">&#9670;&#160;</a></span>SDL_SIC_READY_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SIC_READY_ERROR&#160;&#160;&#160;0x37U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab021d551bc1278cf2e82862f7dd1cbf7" name="gab021d551bc1278cf2e82862f7dd1cbf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab021d551bc1278cf2e82862f7dd1cbf7">&#9670;&#160;</a></span>SDL_SIC_RTDMA_HALT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SIC_RTDMA_HALT&#160;&#160;&#160;0x2U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1cbfea9422969a70bfe9fa1583315b35" name="ga1cbfea9422969a70bfe9fa1583315b35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cbfea9422969a70bfe9fa1583315b35">&#9670;&#160;</a></span>SDL_SIC_RTDMA_PERINTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SIC_RTDMA_PERINTE&#160;&#160;&#160;0x800U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaadbb562c2fdc0974f895dba016c90fbb" name="gaadbb562c2fdc0974f895dba016c90fbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadbb562c2fdc0974f895dba016c90fbb">&#9670;&#160;</a></span>SDL_SIC_NO_INTERRUPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SIC_NO_INTERRUPT&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga716bc148cb798a5abce923209a45b194" name="ga716bc148cb798a5abce923209a45b194"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga716bc148cb798a5abce923209a45b194">&#9670;&#160;</a></span>SDL_SIC_INTERRUPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SIC_INTERRUPT&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gaa3a37c1c64cda4a200991e79ba1f2a9b" name="gaa3a37c1c64cda4a200991e79ba1f2a9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3a37c1c64cda4a200991e79ba1f2a9b">&#9670;&#160;</a></span>SDL_SIC_enableSafety()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t SDL_SIC_enableSafety </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the SIC logic. </p>
<p>This function enables the safety logic in the system. Though this logic is Enabled by default but if user deliberately disables it for some reason, we can use this API to enable it again.</p>
<dl class="section return"><dt>Returns</dt><dd>If the test passes, it returns <b>SDL_PASS</b>. If the test fails, then it returns <b>SDL_EFAIL</b>. </dd></dl>

</div>
</div>
<a id="gadfb1813356cfca8900b576cd3a7580ff" name="gadfb1813356cfca8900b576cd3a7580ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfb1813356cfca8900b576cd3a7580ff">&#9670;&#160;</a></span>SDL_SIC_disableSafety()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t SDL_SIC_disableSafety </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the SIC logic. </p>
<p>This function disables the safety logic in the system.</p>
<dl class="section return"><dt>Returns</dt><dd>If the test passes, it returns <b>SDL_PASS</b>. If the test fails, then it returns <b>SDL_EFAIL</b>. </dd></dl>

</div>
</div>
<a id="gad3b64797c734afe3cf261217af4914c7" name="gad3b64797c734afe3cf261217af4914c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3b64797c734afe3cf261217af4914c7">&#9670;&#160;</a></span>SDL_SIC_setTimeout()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t SDL_SIC_setTimeout </td>
          <td>(</td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>timeout</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the SIC timeout. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">timeout</td><td>is used to get the user defined timeout.</td></tr>
  </table>
  </dd>
</dl>
<p>This function sets the timeout for the SIC in the system.</p>
<dl class="section return"><dt>Returns</dt><dd>If the test passes, it returns <b>SDL_PASS</b>. If the test fails, then it returns <b>SDL_EFAIL</b>. </dd></dl>

</div>
</div>
<a id="ga232eb2f8f827aa720501e379322cf582" name="ga232eb2f8f827aa720501e379322cf582"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga232eb2f8f827aa720501e379322cf582">&#9670;&#160;</a></span>SDL_SIC_PIPE_emulateFault()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t SDL_SIC_PIPE_emulateFault </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>errAggrBase</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>intNum</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Emulates fault in the PIPE vector table. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">errAggrBase</td><td>Base address of Error Aggregator. </td></tr>
    <tr><td class="paramname">intNum</td><td>offset to calculate interrupt vector address.</td></tr>
  </table>
  </dd>
</dl>
<p>This function emulates a fault at the specified interrupt vector in the PIPE vector table. The <code>intNum</code> parameter determines which interrupt vector is targeted. Users must ensure that the corresponding interrupt is not enabled during this test, as the fault injection may interfere with normal interrupt handling and lead to unexpected behavior.</p>
<dl class="section return"><dt>Returns</dt><dd>If the test passes, it returns <b>SDL_PASS</b>. If the test fails, then it returns <b>SDL_EFAIL</b> or <b>SDL_EBADARGS</b> if the intNum is out of range. </dd></dl>

</div>
</div>
<a id="gad3674068124c59fa513118bf61277d23" name="gad3674068124c59fa513118bf61277d23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3674068124c59fa513118bf61277d23">&#9670;&#160;</a></span>SDL_SIC_CPU_DW_emulateFault()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t SDL_SIC_CPU_DW_emulateFault </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>errAggrBase</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *</td>          <td class="paramname"><span class="paramname"><em>memAddr</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Emulates a fault in the CPU(DW). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">errAggrBase</td><td>Base address of Error Aggregator. </td></tr>
    <tr><td class="paramname">memAddr</td><td>Memory address at which the fault should be emulated.</td></tr>
  </table>
  </dd>
</dl>
<p>This function simulates a fault in the CPU by configuring a specified RAM address. The user must ensure that the provided address is not currently in use by the program or part of the stack, as the fault emulation will corrupt the memory at that address, rendering it unusable during normal program execution.</p>
<dl class="section return"><dt>Returns</dt><dd>If the test passes, it returns <b>SDL_PASS</b>. If the test fails, then it returns <b>SDL_EFAIL</b> or <b>SDL_EBADARGS</b> if the memAddr is invalid. </dd></dl>

</div>
</div>
<a id="gac9890d0e69b7f32d781dea81fc298ff5" name="gac9890d0e69b7f32d781dea81fc298ff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9890d0e69b7f32d781dea81fc298ff5">&#9670;&#160;</a></span>SDL_SIC_CPU_DR1_emulateFault()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t SDL_SIC_CPU_DR1_emulateFault </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>errAggrBase</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *</td>          <td class="paramname"><span class="paramname"><em>memAddr</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Emulates a fault in the CPU(DR1). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">errAggrBase</td><td>Base address of Error Aggregator. </td></tr>
    <tr><td class="paramname">memAddr</td><td>Memory address at which the fault should be emulated.</td></tr>
  </table>
  </dd>
</dl>
<p>This function simulates a fault in the CPU by configuring a specified RAM address. The user must ensure that the provided address is not currently in use by the program or part of the stack, as the fault emulation will corrupt the memory at that address, rendering it unusable during normal program execution.</p>
<dl class="section return"><dt>Returns</dt><dd>If the test passes, it returns <b>SDL_PASS</b>. If the test fails, then it returns <b>SDL_EFAIL</b> or <b>SDL_EBADARGS</b> if the memAddr is invalid. </dd></dl>

</div>
</div>
<a id="ga5f01eae92f62e306b6be46ba76bbcd8b" name="ga5f01eae92f62e306b6be46ba76bbcd8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f01eae92f62e306b6be46ba76bbcd8b">&#9670;&#160;</a></span>SDL_SIC_CPU_DR2_emulateFault()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t SDL_SIC_CPU_DR2_emulateFault </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>errAggrBase</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *</td>          <td class="paramname"><span class="paramname"><em>memAddr</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Emulates a fault in the CPU(DR2). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">errAggrBase</td><td>Base address of Error Aggregator. </td></tr>
    <tr><td class="paramname">memAddr</td><td>Memory address at which the fault should be emulated.</td></tr>
  </table>
  </dd>
</dl>
<p>This function simulates a fault in the CPU by configuring a specified RAM address. The user must ensure that the provided address is not currently in use by the program or part of the stack, as the fault emulation will corrupt the memory at that address, rendering it unusable during normal program execution.</p>
<dl class="section return"><dt>Returns</dt><dd>If the test passes, it returns <b>SDL_PASS</b>. If the test fails, then it returns <b>SDL_EFAIL</b> or <b>SDL_EBADARGS</b> if the memAddr is invalid. </dd></dl>

</div>
</div>
<a id="ga71e4397097e0375dc5eb2b9088eab693" name="ga71e4397097e0375dc5eb2b9088eab693"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71e4397097e0375dc5eb2b9088eab693">&#9670;&#160;</a></span>SDL_SIC_CPU_PR_emulateFault()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t SDL_SIC_CPU_PR_emulateFault </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>errAggrBase</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *</td>          <td class="paramname"><span class="paramname"><em>memAddr</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Emulates a fault in the CPU(PR). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">errAggrBase</td><td>Base address of Error Aggregator. </td></tr>
    <tr><td class="paramname">memAddr</td><td>Memory address at which the fault should be emulated.</td></tr>
  </table>
  </dd>
</dl>
<p>This function simulates a fault in the CPU by configuring a specified RAM address. The user must ensure that the provided address is not currently in use by the program or part of the stack, as the fault emulation will corrupt the memory at that address, rendering it unusable during normal program execution.</p>
<dl class="section return"><dt>Returns</dt><dd>If the test passes, it returns <b>SDL_PASS</b>. If the test fails, then it returns <b>SDL_EFAIL</b> or <b>SDL_EBADARGS</b> if the memAddr is invalid. </dd></dl>

</div>
</div>
<a id="gaadc68b60d110839548f568405266bfc2" name="gaadc68b60d110839548f568405266bfc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadc68b60d110839548f568405266bfc2">&#9670;&#160;</a></span>SDL_SIC_RTDMA_DR_emulateFault()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t SDL_SIC_RTDMA_DR_emulateFault </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>errAggrBase</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>dmaBase</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>dmaChBase</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const void *</td>          <td class="paramname"><span class="paramname"><em>destAddr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const void *</td>          <td class="paramname"><span class="paramname"><em>srcAddr</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Emulates fault in the RTDMA(DR). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">errAggrBase</td><td>Base address of Error Aggregator. </td></tr>
    <tr><td class="paramname">dmaBase</td><td>Base address of RTDMA(RTDMA1/RTDMA2). </td></tr>
    <tr><td class="paramname">dmaChBase</td><td>Base address of the RTDMA channel. </td></tr>
    <tr><td class="paramname">destAddr</td><td>Destination address to setup the RTDMA transfer. </td></tr>
    <tr><td class="paramname">srcAddr</td><td>Source address to setup the RTDMA transfer.</td></tr>
  </table>
  </dd>
</dl>
<p>This function emulates the fault for the RTDMA(both RTDMA1/RTDMA2). This function reconfigures the RTDMA module and uses channel 1 to perform the fault injection test. Users should note that this function does not save or restore the original RTDMA configuration registers. Therefore, any existing RTDMA settings will be overwritten, and the module will not be restored to its previous state after the test completes.</p>
<dl class="section return"><dt>Returns</dt><dd>If the test passes, it returns <b>SDL_PASS</b>. If the test fails, then it returns <b>SDL_EFAIL</b> or <b>SDL_EBADARGS</b> if the instance or destAddr or srcAddr is invalid. </dd></dl>

</div>
</div>
<a id="ga13682576cb3c3e5a3a0a2bab2dd46204" name="ga13682576cb3c3e5a3a0a2bab2dd46204"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13682576cb3c3e5a3a0a2bab2dd46204">&#9670;&#160;</a></span>SDL_SIC_RTDMA_DW_emulateFault()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t SDL_SIC_RTDMA_DW_emulateFault </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>errAggrBase</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>dmaBase</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>dmaChBase</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const void *</td>          <td class="paramname"><span class="paramname"><em>destAddr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const void *</td>          <td class="paramname"><span class="paramname"><em>srcAddr</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Emulates fault in the RTDMA(DW). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">errAggrBase</td><td>Base address of Error Aggregator. </td></tr>
    <tr><td class="paramname">dmaBase</td><td>Base address of RTDMA (RTDMA1/RTDMA2). </td></tr>
    <tr><td class="paramname">dmaChBase</td><td>Base address of the RTDMA channel. </td></tr>
    <tr><td class="paramname">destAddr</td><td>Destination address to setup the RTDMA transfer. </td></tr>
    <tr><td class="paramname">srcAddr</td><td>Source address to setup the RTDMA transfer.</td></tr>
  </table>
  </dd>
</dl>
<p>This function emulates the fault for the RTDMA(both RTDMA1/RTDMA2). This function reconfigures the RTDMA module and uses channel 1 to perform the fault injection test. Users should note that this function does not save or restore the original RTDMA configuration registers. Therefore, any existing RTDMA settings will be overwritten, and the module will not be restored to its previous state after the test completes.</p>
<dl class="section return"><dt>Returns</dt><dd>If the test passes, it returns <b>SDL_PASS</b>. If the test fails, then it returns <b>SDL_EFAIL</b> or <b>SDL_EBADARGS</b> if the instance or destAddr or srcAddr is invalid. </dd></dl>

</div>
</div>
<a id="ga24da5c70907d3a5c2504bbfcfb18b2ec" name="ga24da5c70907d3a5c2504bbfcfb18b2ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24da5c70907d3a5c2504bbfcfb18b2ec">&#9670;&#160;</a></span>SDL_SIC_dr2Read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SDL_SIC_dr2Read </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>memAddr</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Helper Assembly function to Emulate fault in the CPU(DR2). </p>

</div>
</div>
<a id="gab4f7fa8fd89fc241f55e9801342454f0" name="gab4f7fa8fd89fc241f55e9801342454f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4f7fa8fd89fc241f55e9801342454f0">&#9670;&#160;</a></span>SDL_SIC_exec()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SDL_SIC_exec </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>memAddr</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Helper Assembly function to Emulate fault in the CPU(PR). </p>

</div>
</div>
<a id="gaa4abf27f7b6f744be7a48aa2c69ce5c0" name="gaa4abf27f7b6f744be7a48aa2c69ce5c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4abf27f7b6f744be7a48aa2c69ce5c0">&#9670;&#160;</a></span>SDL_SIC_handleESMIntr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SDL_SIC_handleESMIntr </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>esmBase</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>intSrc</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *</td>          <td class="paramname"><span class="paramname"><em>callbackArg</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Handles ESM interrupts. </p>
<p>This function handles ESM interrupts triggered by SIC tests. When an interrupt occurs, the ESM triggers the ISR, which in turn calls this function to safely and appropriately handle the interrupt. </p>

</div>
</div>
<a id="ga06b356e61c851bc906fa2befcd825b79" name="ga06b356e61c851bc906fa2befcd825b79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06b356e61c851bc906fa2befcd825b79">&#9670;&#160;</a></span>SDL_MEMSS_getRAMBlock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__sdl__memss__group.html#ga404f6449d5b698a0cfce501f3447f4ad">SDL_MEMSS_RAM</a> SDL_MEMSS_getRAMBlock </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>memAddr</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Determines and returns the memory region type for the specified address. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">memAddr</td><td>Specified memory address.</td></tr>
  </table>
  </dd>
</dl>
<p>This function is used to checks and returns the memory type of the given address (e.g., LDA, LPA ,CDA, etc.) or returns SDL_MEMSS_RAM_INVALID if the provided address doesn't fit in any of the expected ranges. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.11.0 </li>
  </ul>
</div>
</body>
</html>
