#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x27195d0 .scope module, "instructionwrapperTest" "instructionwrapperTest" 2 7;
 .timescale -9 -12;
v0x2751980_0 .var "Instructions", 31 0;
RS_0x7f3879a2b048 .resolv tri, L_0x2752c70, L_0x2753120, L_0x2753260;
v0x2751af0_0 .net8 "Op", 5 0, RS_0x7f3879a2b048;  3 drivers
v0x2751bb0_0 .net "Rd", 4 0, L_0x2753550;  1 drivers
RS_0x7f3879a2b078 .resolv tri, L_0x2752d10, L_0x2753410;
v0x2751c50_0 .net8 "Rs", 4 0, RS_0x7f3879a2b078;  2 drivers
RS_0x7f3879a2b0a8 .resolv tri, L_0x2752e40, L_0x27534b0;
v0x2751d10_0 .net8 "Rt", 4 0, RS_0x7f3879a2b0a8;  2 drivers
v0x2751e20_0 .net "addr", 25 0, L_0x27531c0;  1 drivers
v0x2751f30_0 .net "alu_control", 0 0, v0x274d4b0_0;  1 drivers
v0x2752020_0 .net "alu_src", 2 0, v0x274d570_0;  1 drivers
v0x2752130_0 .net "bne", 0 0, v0x274d660_0;  1 drivers
v0x2752260_0 .net "branchatall", 0 0, v0x274d720_0;  1 drivers
v0x2752350_0 .net "funct", 5 0, L_0x2753690;  1 drivers
v0x2752410_0 .net "imm", 15 0, L_0x2752f70;  1 drivers
v0x2752520_0 .net "jump", 0 0, v0x274d8f0_0;  1 drivers
v0x2752610_0 .net "jumpLink", 0 0, v0x274d990_0;  1 drivers
v0x2752700_0 .net "jumpReg", 0 0, v0x274da50_0;  1 drivers
v0x27527f0_0 .net "memToReg", 0 0, v0x274dba0_0;  1 drivers
v0x27528e0_0 .net "mem_write", 0 0, v0x274dc60_0;  1 drivers
v0x2752a90_0 .net "regDst", 0 0, v0x274dd20_0;  1 drivers
v0x2752b80_0 .net "reg_write", 0 0, v0x274dde0_0;  1 drivers
S_0x26e2fc0 .scope module, "instructionwrapper" "instructionwrapper" 2 17, 3 7 0, S_0x27195d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Instructions"
    .port_info 1 /OUTPUT 5 "Rs"
    .port_info 2 /OUTPUT 5 "Rd"
    .port_info 3 /OUTPUT 5 "Rt"
    .port_info 4 /OUTPUT 5 "shift"
    .port_info 5 /OUTPUT 16 "imm"
    .port_info 6 /OUTPUT 6 "Op"
    .port_info 7 /OUTPUT 6 "funct"
    .port_info 8 /OUTPUT 26 "addr"
    .port_info 9 /OUTPUT 3 "alu_src"
    .port_info 10 /OUTPUT 1 "jump"
    .port_info 11 /OUTPUT 1 "jumpLink"
    .port_info 12 /OUTPUT 1 "jumpReg"
    .port_info 13 /OUTPUT 1 "branchatall"
    .port_info 14 /OUTPUT 1 "bne"
    .port_info 15 /OUTPUT 1 "mem_write"
    .port_info 16 /OUTPUT 1 "alu_control"
    .port_info 17 /OUTPUT 1 "reg_write"
    .port_info 18 /OUTPUT 1 "regDst"
    .port_info 19 /OUTPUT 1 "memToReg"
v0x274e0b0_0 .net "Instructions", 31 0, v0x2751980_0;  1 drivers
v0x274e190_0 .net8 "Op", 5 0, RS_0x7f3879a2b048;  alias, 3 drivers
v0x274e2e0_0 .net "Rd", 4 0, L_0x2753550;  alias, 1 drivers
v0x274e3e0_0 .net8 "Rs", 4 0, RS_0x7f3879a2b078;  alias, 2 drivers
v0x274e480_0 .net8 "Rt", 4 0, RS_0x7f3879a2b0a8;  alias, 2 drivers
v0x274e590_0 .net "addr", 25 0, L_0x27531c0;  alias, 1 drivers
v0x274e650_0 .net "alu_control", 0 0, v0x274d4b0_0;  alias, 1 drivers
v0x274e6f0_0 .net "alu_src", 2 0, v0x274d570_0;  alias, 1 drivers
v0x274e790_0 .net "bne", 0 0, v0x274d660_0;  alias, 1 drivers
v0x274e8f0_0 .net "branchatall", 0 0, v0x274d720_0;  alias, 1 drivers
v0x274e9c0_0 .net "funct", 5 0, L_0x2753690;  alias, 1 drivers
v0x274ea60_0 .net "imm", 15 0, L_0x2752f70;  alias, 1 drivers
v0x274eb00_0 .net "jump", 0 0, v0x274d8f0_0;  alias, 1 drivers
v0x274ebd0_0 .net "jumpLink", 0 0, v0x274d990_0;  alias, 1 drivers
v0x274eca0_0 .net "jumpReg", 0 0, v0x274da50_0;  alias, 1 drivers
v0x274ed70_0 .net "memToReg", 0 0, v0x274dba0_0;  alias, 1 drivers
v0x274ee40_0 .net "mem_write", 0 0, v0x274dc60_0;  alias, 1 drivers
v0x274eff0_0 .net "regDst", 0 0, v0x274dd20_0;  alias, 1 drivers
v0x274f090_0 .net "reg_write", 0 0, v0x274dde0_0;  alias, 1 drivers
v0x274f130_0 .net "shift", 4 0, L_0x27535f0;  1 drivers
S_0x26f5740 .scope module, "instructionReadIType" "instructionReadIType" 3 23, 4 3 0, S_0x26e2fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Instruction"
    .port_info 1 /OUTPUT 16 "imm"
    .port_info 2 /OUTPUT 6 "Op"
    .port_info 3 /OUTPUT 5 "Rs"
    .port_info 4 /OUTPUT 5 "Rt"
v0x26c2bc0_0 .net "Instruction", 31 0, v0x2751980_0;  alias, 1 drivers
v0x274bc30_0 .net8 "Op", 5 0, RS_0x7f3879a2b048;  alias, 3 drivers
v0x274bd10_0 .net8 "Rs", 4 0, RS_0x7f3879a2b078;  alias, 2 drivers
v0x274be00_0 .net8 "Rt", 4 0, RS_0x7f3879a2b0a8;  alias, 2 drivers
v0x274bee0_0 .net "imm", 15 0, L_0x2752f70;  alias, 1 drivers
L_0x2752c70 .part v0x2751980_0, 26, 6;
L_0x2752d10 .part v0x2751980_0, 21, 5;
L_0x2752e40 .part v0x2751980_0, 16, 5;
L_0x2752f70 .part v0x2751980_0, 0, 16;
S_0x274c0b0 .scope module, "instructionReadJType" "instructionReadJType" 3 31, 5 2 0, S_0x26e2fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Instruction"
    .port_info 1 /OUTPUT 6 "Op"
    .port_info 2 /OUTPUT 26 "addr"
v0x274c2f0_0 .net "Instruction", 31 0, v0x2751980_0;  alias, 1 drivers
v0x274c3d0_0 .net8 "Op", 5 0, RS_0x7f3879a2b048;  alias, 3 drivers
v0x274c4a0_0 .net "addr", 25 0, L_0x27531c0;  alias, 1 drivers
L_0x2753120 .part v0x2751980_0, 26, 6;
L_0x27531c0 .part v0x2751980_0, 0, 26;
S_0x274c5f0 .scope module, "instructionReadRType" "instructionReadRType" 3 37, 6 1 0, S_0x26e2fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Instruction"
    .port_info 1 /OUTPUT 6 "Op"
    .port_info 2 /OUTPUT 5 "Rs"
    .port_info 3 /OUTPUT 5 "Rt"
    .port_info 4 /OUTPUT 5 "Rd"
    .port_info 5 /OUTPUT 5 "shift"
    .port_info 6 /OUTPUT 6 "funct"
v0x274c8e0_0 .net "Instruction", 31 0, v0x2751980_0;  alias, 1 drivers
v0x274c9d0_0 .net8 "Op", 5 0, RS_0x7f3879a2b048;  alias, 3 drivers
v0x274cae0_0 .net "Rd", 4 0, L_0x2753550;  alias, 1 drivers
v0x274cba0_0 .net8 "Rs", 4 0, RS_0x7f3879a2b078;  alias, 2 drivers
v0x274cc60_0 .net8 "Rt", 4 0, RS_0x7f3879a2b0a8;  alias, 2 drivers
v0x274cd50_0 .net "funct", 5 0, L_0x2753690;  alias, 1 drivers
v0x274ce10_0 .net "shift", 4 0, L_0x27535f0;  alias, 1 drivers
L_0x2753260 .part v0x2751980_0, 26, 6;
L_0x2753410 .part v0x2751980_0, 21, 5;
L_0x27534b0 .part v0x2751980_0, 16, 5;
L_0x2753550 .part v0x2751980_0, 11, 5;
L_0x27535f0 .part v0x2751980_0, 6, 5;
L_0x2753690 .part v0x2751980_0, 0, 6;
S_0x274d010 .scope module, "instructiondecode" "instructiondecode" 3 47, 7 32 0, S_0x26e2fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "Op"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /OUTPUT 3 "alu_src"
    .port_info 3 /OUTPUT 1 "jump"
    .port_info 4 /OUTPUT 1 "jumpLink"
    .port_info 5 /OUTPUT 1 "jumpReg"
    .port_info 6 /OUTPUT 1 "branchatall"
    .port_info 7 /OUTPUT 1 "bne"
    .port_info 8 /OUTPUT 1 "mem_write"
    .port_info 9 /OUTPUT 1 "alu_control"
    .port_info 10 /OUTPUT 1 "reg_write"
    .port_info 11 /OUTPUT 1 "regDst"
    .port_info 12 /OUTPUT 1 "memToReg"
v0x274d3d0_0 .net8 "Op", 5 0, RS_0x7f3879a2b048;  alias, 3 drivers
v0x274d4b0_0 .var "alu_control", 0 0;
v0x274d570_0 .var "alu_src", 2 0;
v0x274d660_0 .var "bne", 0 0;
v0x274d720_0 .var "branchatall", 0 0;
v0x274d830_0 .net "funct", 5 0, L_0x2753690;  alias, 1 drivers
v0x274d8f0_0 .var "jump", 0 0;
v0x274d990_0 .var "jumpLink", 0 0;
v0x274da50_0 .var "jumpReg", 0 0;
v0x274dba0_0 .var "memToReg", 0 0;
v0x274dc60_0 .var "mem_write", 0 0;
v0x274dd20_0 .var "regDst", 0 0;
v0x274dde0_0 .var "reg_write", 0 0;
E_0x274c7f0 .event edge, v0x274bc30_0;
S_0x274f3f0 .scope task, "testValuesA" "testValuesA" 2 39, 2 39 0, S_0x27195d0;
 .timescale -9 -12;
v0x274f570_0 .var "Op", 5 0;
v0x274f610_0 .var "exp_Op", 5 0;
TD_instructionwrapperTest.testValuesA ;
    %load/vec4 v0x274f570_0;
    %load/vec4 v0x274f610_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 43 "$display", "Correct OP code" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 46 "$display", "Incorrect OP code:" {0 0 0};
    %vpi_call 2 47 "$display", v0x274f570_0 {0 0 0};
T_0.1 ;
    %end;
S_0x274f6f0 .scope task, "testValuesB" "testValuesB" 2 52, 2 52 0, S_0x27195d0;
 .timescale -9 -12;
v0x274f8f0_0 .var "Rd", 4 0;
v0x274f9d0_0 .var "Rs", 4 0;
v0x274fab0_0 .var "Rt", 4 0;
v0x274fba0_0 .var "exp_imm", 15 0;
v0x274fc80_0 .var "exp_rd", 4 0;
v0x274fdb0_0 .var "exp_rs", 4 0;
v0x274fe90_0 .var "exp_rt", 4 0;
v0x274ff70_0 .var "imm", 15 0;
TD_instructionwrapperTest.testValuesB ;
    %load/vec4 v0x274f9d0_0;
    %load/vec4 v0x274fdb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x274fab0_0;
    %load/vec4 v0x274fe90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x274f8f0_0;
    %load/vec4 v0x274fc80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x274ff70_0;
    %load/vec4 v0x274fba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %vpi_call 2 57 "$display", "Correct RS, RT, imm, and RD" {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 60 "$display", "Incorrect RS, RT, imm and RD:" {0 0 0};
    %vpi_call 2 61 "$display", v0x274f9d0_0 {0 0 0};
    %vpi_call 2 62 "$display", v0x274fab0_0 {0 0 0};
    %vpi_call 2 63 "$display", v0x274ff70_0 {0 0 0};
    %vpi_call 2 64 "$display", v0x274f8f0_0 {0 0 0};
T_1.3 ;
    %end;
S_0x2750050 .scope task, "testValuesC" "testValuesC" 2 69, 2 69 0, S_0x27195d0;
 .timescale -9 -12;
v0x2750220_0 .var "addr", 25 0;
v0x2750320_0 .var "alu_src", 2 0;
v0x2750400_0 .var "exp_addr", 25 0;
v0x27504c0_0 .var "exp_alu_src", 2 0;
v0x27505a0_0 .var "exp_jump", 0 0;
v0x27506b0_0 .var "exp_jumpLink", 0 0;
v0x2750770_0 .var "jump", 0 0;
v0x2750830_0 .var "jumpLink", 0 0;
TD_instructionwrapperTest.testValuesC ;
    %load/vec4 v0x2750220_0;
    %load/vec4 v0x2750400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2750320_0;
    %load/vec4 v0x27504c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x2750770_0;
    %load/vec4 v0x27505a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x2750830_0;
    %load/vec4 v0x27506b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %vpi_call 2 75 "$display", "Correct addr, alu_src, jump, jumpLink " {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %vpi_call 2 78 "$display", "Incorrect addr, alu_src, jump, jumpLink:" {0 0 0};
    %vpi_call 2 79 "$display", v0x2750220_0 {0 0 0};
    %vpi_call 2 80 "$display", v0x2750320_0 {0 0 0};
    %vpi_call 2 81 "$display", v0x2750770_0 {0 0 0};
    %vpi_call 2 82 "$display", v0x2750830_0 {0 0 0};
T_2.5 ;
    %end;
S_0x27508f0 .scope task, "testValuesD" "testValuesD" 2 87, 2 87 0, S_0x27195d0;
 .timescale -9 -12;
v0x2750b10_0 .var "alu_control", 0 0;
v0x2750bf0_0 .var "bne", 0 0;
v0x2750cb0_0 .var "branchatall", 0 0;
v0x2750d50_0 .var "exp_alu_control", 0 0;
v0x2750e10_0 .var "exp_bne", 0 0;
v0x2750f20_0 .var "exp_branchatall", 0 0;
v0x2750fe0_0 .var "exp_mem_write", 0 0;
v0x27510a0_0 .var "mem_write", 0 0;
TD_instructionwrapperTest.testValuesD ;
    %load/vec4 v0x2750cb0_0;
    %load/vec4 v0x2750f20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2750bf0_0;
    %load/vec4 v0x2750e10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x27510a0_0;
    %load/vec4 v0x2750fe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x2750b10_0;
    %load/vec4 v0x2750d50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %vpi_call 2 91 "$display", "Correct branchatall, bne, mem_write, alu_control  " {0 0 0};
    %jmp T_3.7;
T_3.6 ;
    %vpi_call 2 94 "$display", "Incorrect branchatall, bne, mem_write, alu_control" {0 0 0};
    %vpi_call 2 95 "$display", v0x2750cb0_0 {0 0 0};
    %vpi_call 2 96 "$display", v0x2750bf0_0 {0 0 0};
    %vpi_call 2 97 "$display", v0x27510a0_0 {0 0 0};
    %vpi_call 2 98 "$display", v0x2750b10_0 {0 0 0};
T_3.7 ;
    %end;
S_0x2751160 .scope task, "testValuesE" "testValuesE" 2 104, 2 104 0, S_0x27195d0;
 .timescale -9 -12;
v0x2751330_0 .var "exp_jumpReg", 0 0;
v0x2751410_0 .var "exp_memToReg", 0 0;
v0x27514d0_0 .var "exp_regDst", 0 0;
v0x2751570_0 .var "exp_reg_write", 0 0;
v0x2751630_0 .var "jumpReg", 0 0;
v0x2751740_0 .var "memToReg", 0 0;
v0x2751800_0 .var "regDst", 0 0;
v0x27518c0_0 .var "reg_write", 0 0;
TD_instructionwrapperTest.testValuesE ;
    %load/vec4 v0x27518c0_0;
    %load/vec4 v0x2751570_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2751800_0;
    %load/vec4 v0x27514d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x2751740_0;
    %load/vec4 v0x2751410_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %vpi_call 2 108 "$display", "Correct reg_write, regDst, memToReg  " {0 0 0};
    %jmp T_4.9;
T_4.8 ;
    %vpi_call 2 111 "$display", "Incorrect reg_write, regDst, memToReg" {0 0 0};
    %vpi_call 2 112 "$display", v0x27518c0_0 {0 0 0};
    %vpi_call 2 113 "$display", v0x2751800_0 {0 0 0};
    %vpi_call 2 114 "$display", v0x2751740_0 {0 0 0};
    %vpi_call 2 115 "$display", v0x2751630_0 {0 0 0};
T_4.9 ;
    %end;
    .scope S_0x274d010;
T_5 ;
    %wait E_0x274c7f0;
    %load/vec4 v0x274d3d0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %jmp T_5.9;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274da50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d660_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x274d570_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274d4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274dde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274dc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274dba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274dd20_0, 0, 1;
    %jmp T_5.9;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274da50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d660_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x274d570_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274d4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274dde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274dc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274dba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274dd20_0, 0, 1;
    %jmp T_5.9;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274d8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274da50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d660_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x274d570_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274d4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274dde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274dc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274dba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274dd20_0, 0, 1;
    %jmp T_5.9;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274d8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274da50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274d990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d660_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x274d570_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274d4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274dde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274dc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274dba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274dd20_0, 0, 1;
    %jmp T_5.9;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274da50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274d720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274d660_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x274d570_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274d4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274dde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274dc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274dba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274dd20_0, 0, 1;
    %jmp T_5.9;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274da50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274d720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274d660_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x274d570_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274d4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274dde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274dc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274dba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274dd20_0, 0, 1;
    %jmp T_5.9;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274da50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d660_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x274d570_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274dde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274dc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274dba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274dd20_0, 0, 1;
    %jmp T_5.9;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d660_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x274d570_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274dde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274dc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274dba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274dd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274da50_0, 0, 1;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x274d830_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %jmp T_5.14;
T_5.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274d8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274da50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d660_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x274d570_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274dde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274dc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274dba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274dd20_0, 0, 1;
    %jmp T_5.14;
T_5.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274da50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d660_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x274d570_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274d4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274dde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274dc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274dba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274dd20_0, 0, 1;
    %jmp T_5.14;
T_5.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274da50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d660_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x274d570_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274d4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274dde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274dc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274dba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274dd20_0, 0, 1;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274da50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274d660_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x274d570_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274d4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274dde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274dc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274dba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x274dd20_0, 0, 1;
    %jmp T_5.14;
T_5.14 ;
    %pop/vec4 1;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x27195d0;
T_6 ;
    %pushi/vec4 201326599, 0, 32;
    %store/vec4 v0x2751980_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x274f610_0, 0, 6;
    %load/vec4 v0x2751af0_0;
    %store/vec4 v0x274f570_0, 0, 6;
    %fork TD_instructionwrapperTest.testValuesA, S_0x274f3f0;
    %join;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x274fdb0_0, 0, 5;
    %load/vec4 v0x2751c50_0;
    %store/vec4 v0x274f9d0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x274fe90_0, 0, 5;
    %load/vec4 v0x2751d10_0;
    %store/vec4 v0x274fab0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x274fc80_0, 0, 5;
    %load/vec4 v0x2751bb0_0;
    %store/vec4 v0x274f8f0_0, 0, 5;
    %pushi/vec4 7, 0, 16;
    %store/vec4 v0x274fba0_0, 0, 16;
    %load/vec4 v0x2752410_0;
    %store/vec4 v0x274ff70_0, 0, 16;
    %fork TD_instructionwrapperTest.testValuesB, S_0x274f6f0;
    %join;
    %pushi/vec4 7, 0, 26;
    %store/vec4 v0x2750400_0, 0, 26;
    %load/vec4 v0x2751e20_0;
    %store/vec4 v0x2750220_0, 0, 26;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x27504c0_0, 0, 3;
    %load/vec4 v0x2752020_0;
    %store/vec4 v0x2750320_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27505a0_0, 0, 1;
    %load/vec4 v0x2752520_0;
    %store/vec4 v0x2750770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27506b0_0, 0, 1;
    %load/vec4 v0x2752610_0;
    %store/vec4 v0x2750830_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesC, S_0x2750050;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2750cb0_0, 0, 1;
    %load/vec4 v0x2752260_0;
    %store/vec4 v0x2750f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2750bf0_0, 0, 1;
    %load/vec4 v0x2752130_0;
    %store/vec4 v0x2750e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27510a0_0, 0, 1;
    %load/vec4 v0x27528e0_0;
    %store/vec4 v0x2750fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2750b10_0, 0, 1;
    %load/vec4 v0x2751f30_0;
    %store/vec4 v0x2750d50_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesD, S_0x27508f0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27518c0_0, 0, 1;
    %load/vec4 v0x2752b80_0;
    %store/vec4 v0x2751570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2751800_0, 0, 1;
    %load/vec4 v0x2752a90_0;
    %store/vec4 v0x2751410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27514d0_0, 0, 1;
    %load/vec4 v0x27527f0_0;
    %store/vec4 v0x2751740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2751330_0, 0, 1;
    %load/vec4 v0x2752700_0;
    %store/vec4 v0x2751630_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesE, S_0x2751160;
    %join;
    %vpi_call 2 145 "$display", "END TEST 1 ---------------------------------------------" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 541188096, 0, 32;
    %store/vec4 v0x2751980_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x274f610_0, 0, 6;
    %load/vec4 v0x2751af0_0;
    %store/vec4 v0x274f570_0, 0, 6;
    %fork TD_instructionwrapperTest.testValuesA, S_0x274f3f0;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x274fdb0_0, 0, 5;
    %load/vec4 v0x2751c50_0;
    %store/vec4 v0x274f9d0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x274fe90_0, 0, 5;
    %load/vec4 v0x2751d10_0;
    %store/vec4 v0x274fab0_0, 0, 5;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0x274fc80_0, 0, 5;
    %load/vec4 v0x2751bb0_0;
    %store/vec4 v0x274f8f0_0, 0, 5;
    %pushi/vec4 57344, 0, 16;
    %store/vec4 v0x274fba0_0, 0, 16;
    %load/vec4 v0x2752410_0;
    %store/vec4 v0x274ff70_0, 0, 16;
    %fork TD_instructionwrapperTest.testValuesB, S_0x274f6f0;
    %join;
    %pushi/vec4 4317184, 0, 26;
    %store/vec4 v0x2750400_0, 0, 26;
    %load/vec4 v0x2751e20_0;
    %store/vec4 v0x2750220_0, 0, 26;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x27504c0_0, 0, 3;
    %load/vec4 v0x2752020_0;
    %store/vec4 v0x2750320_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27505a0_0, 0, 1;
    %load/vec4 v0x2752520_0;
    %store/vec4 v0x2750770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27506b0_0, 0, 1;
    %load/vec4 v0x2752610_0;
    %store/vec4 v0x2750830_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesC, S_0x2750050;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2750cb0_0, 0, 1;
    %load/vec4 v0x2752260_0;
    %store/vec4 v0x2750f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2750bf0_0, 0, 1;
    %load/vec4 v0x2752130_0;
    %store/vec4 v0x2750e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27510a0_0, 0, 1;
    %load/vec4 v0x27528e0_0;
    %store/vec4 v0x2750fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2750b10_0, 0, 1;
    %load/vec4 v0x2751f30_0;
    %store/vec4 v0x2750d50_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesD, S_0x27508f0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27518c0_0, 0, 1;
    %load/vec4 v0x2752b80_0;
    %store/vec4 v0x2751570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2751800_0, 0, 1;
    %load/vec4 v0x2752a90_0;
    %store/vec4 v0x2751410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27514d0_0, 0, 1;
    %load/vec4 v0x27527f0_0;
    %store/vec4 v0x2751740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2751330_0, 0, 1;
    %load/vec4 v0x2752700_0;
    %store/vec4 v0x2751630_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesE, S_0x2751160;
    %join;
    %vpi_call 2 167 "$display", "END TEST 2 ---------------------------------------------" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2353127424, 0, 32;
    %store/vec4 v0x2751980_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x274f610_0, 0, 6;
    %load/vec4 v0x2751af0_0;
    %store/vec4 v0x274f570_0, 0, 6;
    %fork TD_instructionwrapperTest.testValuesA, S_0x274f3f0;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x274fdb0_0, 0, 5;
    %load/vec4 v0x2751c50_0;
    %store/vec4 v0x274f9d0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x274fe90_0, 0, 5;
    %load/vec4 v0x2751d10_0;
    %store/vec4 v0x274fab0_0, 0, 5;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0x274fc80_0, 0, 5;
    %load/vec4 v0x2751bb0_0;
    %store/vec4 v0x274f8f0_0, 0, 5;
    %pushi/vec4 57344, 0, 16;
    %store/vec4 v0x274fba0_0, 0, 16;
    %load/vec4 v0x2752410_0;
    %store/vec4 v0x274ff70_0, 0, 16;
    %fork TD_instructionwrapperTest.testValuesB, S_0x274f6f0;
    %join;
    %pushi/vec4 4317184, 0, 26;
    %store/vec4 v0x2750400_0, 0, 26;
    %load/vec4 v0x2751e20_0;
    %store/vec4 v0x2750220_0, 0, 26;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x27504c0_0, 0, 3;
    %load/vec4 v0x2752020_0;
    %store/vec4 v0x2750320_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27505a0_0, 0, 1;
    %load/vec4 v0x2752520_0;
    %store/vec4 v0x2750770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27506b0_0, 0, 1;
    %load/vec4 v0x2752610_0;
    %store/vec4 v0x2750830_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesC, S_0x2750050;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2750cb0_0, 0, 1;
    %load/vec4 v0x2752260_0;
    %store/vec4 v0x2750f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2750bf0_0, 0, 1;
    %load/vec4 v0x2752130_0;
    %store/vec4 v0x2750e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27510a0_0, 0, 1;
    %load/vec4 v0x27528e0_0;
    %store/vec4 v0x2750fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2750b10_0, 0, 1;
    %load/vec4 v0x2751f30_0;
    %store/vec4 v0x2750d50_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesD, S_0x27508f0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27518c0_0, 0, 1;
    %load/vec4 v0x2752b80_0;
    %store/vec4 v0x2751570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2751800_0, 0, 1;
    %load/vec4 v0x2752a90_0;
    %store/vec4 v0x2751410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27514d0_0, 0, 1;
    %load/vec4 v0x27527f0_0;
    %store/vec4 v0x2751740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2751330_0, 0, 1;
    %load/vec4 v0x2752700_0;
    %store/vec4 v0x2751630_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesE, S_0x2751160;
    %join;
    %vpi_call 2 193 "$display", "END TEST 3 ---------------------------------------------" {0 0 0};
    %pushi/vec4 6424584, 0, 32;
    %store/vec4 v0x2751980_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x274f610_0, 0, 6;
    %load/vec4 v0x2751af0_0;
    %store/vec4 v0x274f570_0, 0, 6;
    %fork TD_instructionwrapperTest.testValuesA, S_0x274f3f0;
    %join;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x274fdb0_0, 0, 5;
    %load/vec4 v0x2751c50_0;
    %store/vec4 v0x274f9d0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x274fe90_0, 0, 5;
    %load/vec4 v0x2751d10_0;
    %store/vec4 v0x274fab0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x274fc80_0, 0, 5;
    %load/vec4 v0x2751bb0_0;
    %store/vec4 v0x274f8f0_0, 0, 5;
    %pushi/vec4 2056, 0, 16;
    %store/vec4 v0x274fba0_0, 0, 16;
    %load/vec4 v0x2752410_0;
    %store/vec4 v0x274ff70_0, 0, 16;
    %fork TD_instructionwrapperTest.testValuesB, S_0x274f6f0;
    %join;
    %pushi/vec4 6424584, 0, 26;
    %store/vec4 v0x2750400_0, 0, 26;
    %load/vec4 v0x2751e20_0;
    %store/vec4 v0x2750220_0, 0, 26;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x27504c0_0, 0, 3;
    %load/vec4 v0x2752020_0;
    %store/vec4 v0x2750320_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27505a0_0, 0, 1;
    %load/vec4 v0x2752520_0;
    %store/vec4 v0x2750770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27506b0_0, 0, 1;
    %load/vec4 v0x2752610_0;
    %store/vec4 v0x2750830_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesC, S_0x2750050;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2750cb0_0, 0, 1;
    %load/vec4 v0x2752260_0;
    %store/vec4 v0x2750f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2750bf0_0, 0, 1;
    %load/vec4 v0x2752130_0;
    %store/vec4 v0x2750e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27510a0_0, 0, 1;
    %load/vec4 v0x27528e0_0;
    %store/vec4 v0x2750fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2750b10_0, 0, 1;
    %load/vec4 v0x2751f30_0;
    %store/vec4 v0x2750d50_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesD, S_0x27508f0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27518c0_0, 0, 1;
    %load/vec4 v0x2752b80_0;
    %store/vec4 v0x2751570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2751800_0, 0, 1;
    %load/vec4 v0x2752a90_0;
    %store/vec4 v0x2751410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27514d0_0, 0, 1;
    %load/vec4 v0x27527f0_0;
    %store/vec4 v0x2751740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2751330_0, 0, 1;
    %load/vec4 v0x2752700_0;
    %store/vec4 v0x2751630_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesE, S_0x2751160;
    %join;
    %vpi_call 2 214 "$display", "END TEST 4 ---------------------------------------------" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "instructionwrapper.t.v";
    "./instructionwrapper.v";
    "./instructionReadIType.v";
    "./instructionReadJType.v";
    "./instructionReadRType.v";
    "./instructiondecode.v";
