# VLSI-Verilog-Projects
RTL modules and testbenches in Verilog
