{"vcs1":{"timestamp_begin":1730356609.353517691, "rt":2.31, "ut":0.28, "st":0.31}}
{"vcselab":{"timestamp_begin":1730356611.741874736, "rt":1.76, "ut":0.24, "st":0.18}}
{"link":{"timestamp_begin":1730356613.583698936, "rt":0.36, "ut":0.13, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730356608.739349853}
{"VCS_COMP_START_TIME": 1730356608.739349853}
{"VCS_COMP_END_TIME": 1730356615.834357830}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331040}}
{"stitch_vcselab": {"peak_mem": 231552}}
