INFO: [VRFC 10-2263] Analyzing Verilog file "e:/fpga/project/imag_processing/user/src/Base/FIFO/syn_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/fpga/project/imag_processing/user/src/Base/USB/usb_rw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module usb_rw
WARNING: [VRFC 10-3380] identifier 'state_now' is used before its declaration [e:/fpga/project/imag_processing/user/src/Base/USB/usb_rw.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/fpga/project/imag_processing/user/src/Base/USB/usb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module usb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "e:/fpga/project/imag_processing/user/sim/Base/USB/usb_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module usb_tb
