INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab03/lab034/lab034.srcs/sources_1/new/lab034.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab034
WARNING: [VRFC 10-1315] redeclaration of ansi port D_ssd is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab03/lab034/lab034.srcs/sources_1/new/lab034.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port b is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab03/lab034/lab034.srcs/sources_1/new/lab034.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab03/lab034/lab034.srcs/sim_1/new/lab034_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab034_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab03/lab034/lab034.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
