<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>GCNRegBankReassign.cpp source code [llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='GCNRegBankReassign.cpp.html'>GCNRegBankReassign.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- GCNRegBankReassign.cpp - Reassign registers after regalloc --------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// \brief Try to reassign registers on GFX10+ to reduce register bank</i></td></tr>
<tr><th id="11">11</th><td><i>/// conflicts.</i></td></tr>
<tr><th id="12">12</th><td><i>///</i></td></tr>
<tr><th id="13">13</th><td><i>/// On GFX10 registers are organized in banks. VGPRs have 4 banks assigned in</i></td></tr>
<tr><th id="14">14</th><td><i>/// a round-robin fashion: v0, v4, v8... belong to bank 0. v1, v5, v9... to</i></td></tr>
<tr><th id="15">15</th><td><i>/// bank 1, etc. SGPRs have 8 banks and allocated in pairs, so that s0:s1,</i></td></tr>
<tr><th id="16">16</th><td><i>/// s16:s17, s32:s33 are at bank 0. s2:s3, s18:s19, s34:s35 are at bank 1 etc.</i></td></tr>
<tr><th id="17">17</th><td><i>///</i></td></tr>
<tr><th id="18">18</th><td><i>/// The shader can read one dword from each of these banks once per cycle.</i></td></tr>
<tr><th id="19">19</th><td><i>/// If an instruction has to read more register operands from the same bank</i></td></tr>
<tr><th id="20">20</th><td><i>/// an additional cycle is needed. HW attempts to pre-load registers through</i></td></tr>
<tr><th id="21">21</th><td><i>/// input operand gathering, but a stall cycle may occur if that fails. For</i></td></tr>
<tr><th id="22">22</th><td><i>/// example V_FMA_F32 V111 = V0 + V4 * V8 will need 3 cycles to read operands,</i></td></tr>
<tr><th id="23">23</th><td><i>/// potentially incuring 2 stall cycles.</i></td></tr>
<tr><th id="24">24</th><td><i>///</i></td></tr>
<tr><th id="25">25</th><td><i>/// The pass tries to reassign registers to reduce bank conflicts.</i></td></tr>
<tr><th id="26">26</th><td><i>///</i></td></tr>
<tr><th id="27">27</th><td><i>/// In this pass bank numbers 0-3 are VGPR banks and 4-11 are SGPR banks, so</i></td></tr>
<tr><th id="28">28</th><td><i>/// that 4 has to be subtracted from an SGPR bank number to get the real value.</i></td></tr>
<tr><th id="29">29</th><td><i>/// This also corresponds to bit numbers in bank masks used in the pass.</i></td></tr>
<tr><th id="30">30</th><td><i>///</i></td></tr>
<tr><th id="31">31</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveInterval.h.html">"llvm/CodeGen/LiveInterval.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html">"llvm/CodeGen/LiveRegMatrix.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html">"llvm/CodeGen/MachineLoopInfo.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/CodeGen/VirtRegMap.h.html">"llvm/CodeGen/VirtRegMap.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="VerifyStallCycles" title='VerifyStallCycles' data-type='cl::opt&lt;unsigned int&gt;' data-ref="VerifyStallCycles">VerifyStallCycles</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"amdgpu-verify-regbanks-reassign"</q>,</td></tr>
<tr><th id="51">51</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Verify stall cycles in the regbanks reassign pass"</q>),</td></tr>
<tr><th id="52">52</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::value_desc" title='llvm::cl::value_desc' data-ref="llvm::cl::value_desc">value_desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl10value_descC1ENS_9StringRefE" title='llvm::cl::value_desc::value_desc' data-ref="_ZN4llvm2cl10value_descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"0|1|2"</q>),</td></tr>
<tr><th id="53">53</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>0</var>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"amdgpu-regbanks-reassign"</u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/NUM_VGPR_BANKS" data-ref="_M/NUM_VGPR_BANKS">NUM_VGPR_BANKS</dfn> 4</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/NUM_SGPR_BANKS" data-ref="_M/NUM_SGPR_BANKS">NUM_SGPR_BANKS</dfn> 8</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/NUM_BANKS" data-ref="_M/NUM_BANKS">NUM_BANKS</dfn> (NUM_VGPR_BANKS + NUM_SGPR_BANKS)</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/SGPR_BANK_OFFSET" data-ref="_M/SGPR_BANK_OFFSET">SGPR_BANK_OFFSET</dfn> NUM_VGPR_BANKS</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/VGPR_BANK_MASK" data-ref="_M/VGPR_BANK_MASK">VGPR_BANK_MASK</dfn> 0xf</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/SGPR_BANK_MASK" data-ref="_M/SGPR_BANK_MASK">SGPR_BANK_MASK</dfn> 0xff0</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/SGPR_BANK_SHIFTED_MASK" data-ref="_M/SGPR_BANK_SHIFTED_MASK">SGPR_BANK_SHIFTED_MASK</dfn> (SGPR_BANK_MASK &gt;&gt; SGPR_BANK_OFFSET)</u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumStallsDetected = {&quot;amdgpu-regbanks-reassign&quot;, &quot;NumStallsDetected&quot;, &quot;Number of operand read stalls detected&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumStallsDetected" title='NumStallsDetected' data-ref="NumStallsDetected">NumStallsDetected</dfn>,</td></tr>
<tr><th id="66">66</th><td>          <q>"Number of operand read stalls detected"</q>);</td></tr>
<tr><th id="67">67</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumStallsRecovered = {&quot;amdgpu-regbanks-reassign&quot;, &quot;NumStallsRecovered&quot;, &quot;Number of operand read stalls recovered&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumStallsRecovered" title='NumStallsRecovered' data-ref="NumStallsRecovered">NumStallsRecovered</dfn>,</td></tr>
<tr><th id="68">68</th><td>          <q>"Number of operand read stalls recovered"</q>);</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><b>namespace</b> {</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign">GCNRegBankReassign</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::GCNRegBankReassign::OperandMask" title='(anonymous namespace)::GCNRegBankReassign::OperandMask' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask">OperandMask</dfn> {</td></tr>
<tr><th id="75">75</th><td>  <b>public</b>:</td></tr>
<tr><th id="76">76</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118GCNRegBankReassign11OperandMaskC1Ejjj" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::OperandMask' data-type='void (anonymous namespace)::GCNRegBankReassign::OperandMask::OperandMask(unsigned int r, unsigned int s, unsigned int m)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign11OperandMaskC1Ejjj">OperandMask</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1r" title='r' data-type='unsigned int' data-ref="1r">r</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="2s" title='s' data-type='unsigned int' data-ref="2s">s</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="3m" title='m' data-type='unsigned int' data-ref="3m">m</dfn>)</td></tr>
<tr><th id="77">77</th><td>      : <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMask::Reg" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::Reg' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask::Reg">Reg</a>(<a class="local col1 ref" href="#1r" title='r' data-ref="1r">r</a>), <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMask::SubReg" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::SubReg' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask::SubReg">SubReg</a>(<a class="local col2 ref" href="#2s" title='s' data-ref="2s">s</a>), <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMask::Mask" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::Mask' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask::Mask">Mask</a>(<a class="local col3 ref" href="#3m" title='m' data-ref="3m">m</a>) {}</td></tr>
<tr><th id="78">78</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::GCNRegBankReassign::OperandMask::Reg" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::Reg' data-type='unsigned int' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask::Reg">Reg</dfn>;</td></tr>
<tr><th id="79">79</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::GCNRegBankReassign::OperandMask::SubReg" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::SubReg' data-type='unsigned int' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask::SubReg">SubReg</dfn>;</td></tr>
<tr><th id="80">80</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::GCNRegBankReassign::OperandMask::Mask" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::Mask' data-type='unsigned int' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask::Mask">Mask</dfn>;</td></tr>
<tr><th id="81">81</th><td>  };</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::GCNRegBankReassign::Candidate" title='(anonymous namespace)::GCNRegBankReassign::Candidate' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate">Candidate</dfn> {</td></tr>
<tr><th id="84">84</th><td>  <b>public</b>:</td></tr>
<tr><th id="85">85</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118GCNRegBankReassign9CandidateC1EPN4llvm12MachineInstrEjjj" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Candidate' data-type='void (anonymous namespace)::GCNRegBankReassign::Candidate::Candidate(llvm::MachineInstr * mi, unsigned int reg, unsigned int freebanks, unsigned int weight)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign9CandidateC1EPN4llvm12MachineInstrEjjj">Candidate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="4mi" title='mi' data-type='llvm::MachineInstr *' data-ref="4mi">mi</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="5reg" title='reg' data-type='unsigned int' data-ref="5reg">reg</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="6freebanks" title='freebanks' data-type='unsigned int' data-ref="6freebanks">freebanks</dfn>,</td></tr>
<tr><th id="86">86</th><td>              <em>unsigned</em> <dfn class="local col7 decl" id="7weight" title='weight' data-type='unsigned int' data-ref="7weight">weight</dfn>)</td></tr>
<tr><th id="87">87</th><td>      : <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::MI" title='(anonymous namespace)::GCNRegBankReassign::Candidate::MI' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::MI">MI</a>(<a class="local col4 ref" href="#4mi" title='mi' data-ref="4mi">mi</a>), <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Reg' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg">Reg</a>(<a class="local col5 ref" href="#5reg" title='reg' data-ref="5reg">reg</a>), <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::FreeBanks" title='(anonymous namespace)::GCNRegBankReassign::Candidate::FreeBanks' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::FreeBanks">FreeBanks</a>(<a class="local col6 ref" href="#6freebanks" title='freebanks' data-ref="6freebanks">freebanks</a>), <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::Weight" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Weight' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::Weight">Weight</a>(<a class="local col7 ref" href="#7weight" title='weight' data-ref="7weight">weight</a>) {}</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118GCNRegBankReassign9CandidateltERKS1_" title='(anonymous namespace)::GCNRegBankReassign::Candidate::operator&lt;' data-type='bool (anonymous namespace)::GCNRegBankReassign::Candidate::operator&lt;(const (anonymous namespace)::GCNRegBankReassign::Candidate &amp; RHS) const' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign9CandidateltERKS1_"><b>operator</b>&lt;</dfn> (<em>const</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate" title='(anonymous namespace)::GCNRegBankReassign::Candidate' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate">Candidate</a>&amp; <dfn class="local col8 decl" id="8RHS" title='RHS' data-type='const (anonymous namespace)::GCNRegBankReassign::Candidate &amp;' data-ref="8RHS">RHS</dfn>) <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::Weight" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Weight' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::Weight">Weight</a> &lt; <a class="local col8 ref" href="#8RHS" title='RHS' data-ref="8RHS">RHS</a>.<a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::Weight" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Weight' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::Weight">Weight</a>; }</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><u>#<span data-ppcond="91">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="92">92</th><td>    <em>void</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118GCNRegBankReassign9Candidate4dumpEPKS0_" title='(anonymous namespace)::GCNRegBankReassign::Candidate::dump' data-type='void (anonymous namespace)::GCNRegBankReassign::Candidate::dump(const (anonymous namespace)::GCNRegBankReassign * P) const' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign9Candidate4dumpEPKS0_">dump</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign">GCNRegBankReassign</a> *<dfn class="local col9 decl" id="9P" title='P' data-type='const (anonymous namespace)::GCNRegBankReassign *' data-ref="9P">P</dfn>) <em>const</em> {</td></tr>
<tr><th id="93">93</th><td>      <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::MI" title='(anonymous namespace)::GCNRegBankReassign::Candidate::MI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>();</td></tr>
<tr><th id="94">94</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="local col9 ref" href="#9P" title='P' data-ref="9P">P</a>-&gt;<a class="tu ref" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign8printRegEjj" title='(anonymous namespace)::GCNRegBankReassign::printReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign8printRegEjj">printReg</a>(<a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Reg' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg">Reg</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" to banks "</q>;</td></tr>
<tr><th id="95">95</th><td>      <a class="tu ref" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign13dumpFreeBanksEj" title='(anonymous namespace)::GCNRegBankReassign::dumpFreeBanks' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign13dumpFreeBanksEj">dumpFreeBanks</a>(<a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::FreeBanks" title='(anonymous namespace)::GCNRegBankReassign::Candidate::FreeBanks' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::FreeBanks">FreeBanks</a>);</td></tr>
<tr><th id="96">96</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" weight "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::Weight" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Weight' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::Weight">Weight</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="97">97</th><td>    }</td></tr>
<tr><th id="98">98</th><td><u>#<span data-ppcond="91">endif</span></u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl" id="(anonymousnamespace)::GCNRegBankReassign::Candidate::MI" title='(anonymous namespace)::GCNRegBankReassign::Candidate::MI' data-type='llvm::MachineInstr *' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::MI">MI</dfn>;</td></tr>
<tr><th id="101">101</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Reg' data-type='unsigned int' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg">Reg</dfn>;</td></tr>
<tr><th id="102">102</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::GCNRegBankReassign::Candidate::FreeBanks" title='(anonymous namespace)::GCNRegBankReassign::Candidate::FreeBanks' data-type='unsigned int' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::FreeBanks">FreeBanks</dfn>;</td></tr>
<tr><th id="103">103</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::GCNRegBankReassign::Candidate::Weight" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Weight' data-type='unsigned int' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::Weight">Weight</dfn>;</td></tr>
<tr><th id="104">104</th><td>  };</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::GCNRegBankReassign::CandidateList" title='(anonymous namespace)::GCNRegBankReassign::CandidateList' data-ref="(anonymousnamespace)::GCNRegBankReassign::CandidateList">CandidateList</dfn> : <b>public</b> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_list.h.html#std::__cxx11::list" title='std::__cxx11::list' data-ref="std::__cxx11::list">list</a>&lt;<a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate" title='(anonymous namespace)::GCNRegBankReassign::Candidate' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate">Candidate</a>&gt; {</td></tr>
<tr><th id="107">107</th><td>  <b>public</b>:</td></tr>
<tr><th id="108">108</th><td>    <i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign13CandidateList4pushEOKNS0_9CandidateE">// Speedup subsequent sort.</i></td></tr>
<tr><th id="109">109</th><td>    <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118GCNRegBankReassign13CandidateList4pushEOKNS0_9CandidateE" title='(anonymous namespace)::GCNRegBankReassign::CandidateList::push' data-type='void (anonymous namespace)::GCNRegBankReassign::CandidateList::push(const (anonymous namespace)::GCNRegBankReassign::Candidate &amp;&amp; C)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign13CandidateList4pushEOKNS0_9CandidateE">push</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate" title='(anonymous namespace)::GCNRegBankReassign::Candidate' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate">Candidate</a>&amp;&amp; <dfn class="local col0 decl" id="10C" title='C' data-type='const (anonymous namespace)::GCNRegBankReassign::Candidate &amp;&amp;' data-ref="10C">C</dfn>) {</td></tr>
<tr><th id="110">110</th><td>      <b>if</b> (<a class="local col0 ref" href="#10C" title='C' data-ref="10C">C</a>.<a class="tu ref" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::Weight" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Weight' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::Weight">Weight</a>) <a class="tu member" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list9push_backERKT_" title='std::__cxx11::list::push_back' data-use='c' data-ref="_ZNSt7__cxx114list9push_backERKT_">push_back</a>(<a class="local col0 ref" href="#10C" title='C' data-ref="10C">C</a>);</td></tr>
<tr><th id="111">111</th><td>      <b>else</b> <a class="tu member" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list10push_frontERKT_" title='std::__cxx11::list::push_front' data-use='c' data-ref="_ZNSt7__cxx114list10push_frontERKT_">push_front</a>(<a class="local col0 ref" href="#10C" title='C' data-ref="10C">C</a>);</td></tr>
<tr><th id="112">112</th><td>    }</td></tr>
<tr><th id="113">113</th><td>  };</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><b>public</b>:</td></tr>
<tr><th id="116">116</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::GCNRegBankReassign::ID" title='(anonymous namespace)::GCNRegBankReassign::ID' data-type='char' data-ref="(anonymousnamespace)::GCNRegBankReassign::ID">ID</dfn>;</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><b>public</b>:</td></tr>
<tr><th id="119">119</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118GCNRegBankReassignC1Ev" title='(anonymous namespace)::GCNRegBankReassign::GCNRegBankReassign' data-type='void (anonymous namespace)::GCNRegBankReassign::GCNRegBankReassign()' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassignC1Ev">GCNRegBankReassign</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::ID" title='(anonymous namespace)::GCNRegBankReassign::ID' data-use='a' data-ref="(anonymousnamespace)::GCNRegBankReassign::ID">ID</a>) {</td></tr>
<tr><th id="120">120</th><td>    <a class="ref" href="#269" title='llvm::initializeGCNRegBankReassignPass' data-ref="_ZN4llvm32initializeGCNRegBankReassignPassERNS_12PassRegistryE">initializeGCNRegBankReassignPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="121">121</th><td>  }</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::GCNRegBankReassign::runOnMachineFunction' data-type='bool (anonymous namespace)::GCNRegBankReassign::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="11MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="11MF">MF</dfn>) override;</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_118GCNRegBankReassign11getPassNameEv" title='(anonymous namespace)::GCNRegBankReassign::getPassName' data-type='llvm::StringRef (anonymous namespace)::GCNRegBankReassign::getPassName() const' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"GCN RegBank Reassign"</q>; }</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_118GCNRegBankReassign16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::GCNRegBankReassign::getAnalysisUsage' data-type='void (anonymous namespace)::GCNRegBankReassign::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="12AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="12AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="128">128</th><td>    <a class="local col2 ref" href="#12AU" title='AU' data-ref="12AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="129">129</th><td>    <a class="local col2 ref" href="#12AU" title='AU' data-ref="12AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="130">130</th><td>    <a class="local col2 ref" href="#12AU" title='AU' data-ref="12AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>&gt;();</td></tr>
<tr><th id="131">131</th><td>    <a class="local col2 ref" href="#12AU" title='AU' data-ref="12AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>&gt;();</td></tr>
<tr><th id="132">132</th><td>    <a class="local col2 ref" href="#12AU" title='AU' data-ref="12AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesAllEv" title='llvm::AnalysisUsage::setPreservesAll' data-ref="_ZN4llvm13AnalysisUsage15setPreservesAllEv">setPreservesAll</a>();</td></tr>
<tr><th id="133">133</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#12AU" title='AU' data-ref="12AU">AU</a></span>);</td></tr>
<tr><th id="134">134</th><td>  }</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><b>private</b>:</td></tr>
<tr><th id="137">137</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> *<dfn class="tu decl" id="(anonymousnamespace)::GCNRegBankReassign::ST" title='(anonymous namespace)::GCNRegBankReassign::ST' data-type='const llvm::GCNSubtarget *' data-ref="(anonymousnamespace)::GCNRegBankReassign::ST">ST</dfn>;</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::GCNRegBankReassign::MRI" title='(anonymous namespace)::GCNRegBankReassign::MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::GCNRegBankReassign::MRI">MRI</dfn>;</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-type='const llvm::SIRegisterInfo *' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI">TRI</dfn>;</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::GCNRegBankReassign::MLI" title='(anonymous namespace)::GCNRegBankReassign::MLI' data-type='llvm::MachineLoopInfo *' data-ref="(anonymousnamespace)::GCNRegBankReassign::MLI">MLI</dfn>;</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>  <a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a> *<dfn class="tu decl" id="(anonymousnamespace)::GCNRegBankReassign::VRM" title='(anonymous namespace)::GCNRegBankReassign::VRM' data-type='llvm::VirtRegMap *' data-ref="(anonymousnamespace)::GCNRegBankReassign::VRM">VRM</dfn>;</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a> *<dfn class="tu decl" id="(anonymousnamespace)::GCNRegBankReassign::LRM" title='(anonymous namespace)::GCNRegBankReassign::LRM' data-type='llvm::LiveRegMatrix *' data-ref="(anonymousnamespace)::GCNRegBankReassign::LRM">LRM</dfn>;</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="tu decl" id="(anonymousnamespace)::GCNRegBankReassign::LIS" title='(anonymous namespace)::GCNRegBankReassign::LIS' data-type='llvm::LiveIntervals *' data-ref="(anonymousnamespace)::GCNRegBankReassign::LIS">LIS</dfn>;</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::GCNRegBankReassign::MaxNumVGPRs" title='(anonymous namespace)::GCNRegBankReassign::MaxNumVGPRs' data-type='unsigned int' data-ref="(anonymousnamespace)::GCNRegBankReassign::MaxNumVGPRs">MaxNumVGPRs</dfn>;</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::GCNRegBankReassign::MaxNumSGPRs" title='(anonymous namespace)::GCNRegBankReassign::MaxNumSGPRs' data-type='unsigned int' data-ref="(anonymousnamespace)::GCNRegBankReassign::MaxNumSGPRs">MaxNumSGPRs</dfn>;</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="tu decl" id="(anonymousnamespace)::GCNRegBankReassign::RegsUsed" title='(anonymous namespace)::GCNRegBankReassign::RegsUsed' data-type='llvm::BitVector' data-ref="(anonymousnamespace)::GCNRegBankReassign::RegsUsed">RegsUsed</dfn>;</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMask" title='(anonymous namespace)::GCNRegBankReassign::OperandMask' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask">OperandMask</a>, <var>8</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::GCNRegBankReassign::OperandMasks" title='(anonymous namespace)::GCNRegBankReassign::OperandMasks' data-type='SmallVector&lt;(anonymous namespace)::GCNRegBankReassign::OperandMask, 8&gt;' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMasks">OperandMasks</dfn>;</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign::CandidateList" title='(anonymous namespace)::GCNRegBankReassign::CandidateList' data-ref="(anonymousnamespace)::GCNRegBankReassign::CandidateList">CandidateList</a> <dfn class="tu decl" id="(anonymousnamespace)::GCNRegBankReassign::Candidates" title='(anonymous namespace)::GCNRegBankReassign::Candidates' data-type='(anonymous namespace)::GCNRegBankReassign::CandidateList' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidates">Candidates</dfn>;</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="tu decl" id="(anonymousnamespace)::GCNRegBankReassign::CSRegs" title='(anonymous namespace)::GCNRegBankReassign::CSRegs' data-type='const MCPhysReg *' data-ref="(anonymousnamespace)::GCNRegBankReassign::CSRegs">CSRegs</dfn>;</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_118GCNRegBankReassign14getPhysRegBankEj">// Returns bank for a phys reg.</i></td></tr>
<tr><th id="164">164</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign14getPhysRegBankEj" title='(anonymous namespace)::GCNRegBankReassign::getPhysRegBank' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::getPhysRegBank(unsigned int Reg) const' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign14getPhysRegBankEj">getPhysRegBank</a>(<em>unsigned</em> <dfn class="local col3 decl" id="13Reg" title='Reg' data-type='unsigned int' data-ref="13Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>  <i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign14getRegBankMaskEjji">// Return a bit set for each register bank used. 4 banks for VGPRs and</i></td></tr>
<tr><th id="167">167</th><td><i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign14getRegBankMaskEjji">  // 8 banks for SGPRs.</i></td></tr>
<tr><th id="168">168</th><td><i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign14getRegBankMaskEjji">  // Registers already processed and recorded in RegsUsed are excluded.</i></td></tr>
<tr><th id="169">169</th><td><i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign14getRegBankMaskEjji">  // If Bank is not -1 assume Reg:SubReg to belong to that Bank.</i></td></tr>
<tr><th id="170">170</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign14getRegBankMaskEjji" title='(anonymous namespace)::GCNRegBankReassign::getRegBankMask' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::getRegBankMask(unsigned int Reg, unsigned int SubReg, int Bank)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign14getRegBankMaskEjji">getRegBankMask</a>(<em>unsigned</em> <dfn class="local col4 decl" id="14Reg" title='Reg' data-type='unsigned int' data-ref="14Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="15SubReg" title='SubReg' data-type='unsigned int' data-ref="15SubReg">SubReg</dfn>, <em>int</em> <dfn class="local col6 decl" id="16Bank" title='Bank' data-type='int' data-ref="16Bank">Bank</dfn>);</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrERjji">// Return number of stalls in the instructions.</i></td></tr>
<tr><th id="173">173</th><td><i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrERjji">  // UsedBanks has bits set for the banks used by all operands.</i></td></tr>
<tr><th id="174">174</th><td><i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrERjji">  // If Reg and Bank provided substitute the Reg with the Bank.</i></td></tr>
<tr><th id="175">175</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrERjji" title='(anonymous namespace)::GCNRegBankReassign::analyzeInst' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::analyzeInst(const llvm::MachineInstr &amp; MI, unsigned int &amp; UsedBanks, unsigned int Reg = &lt;null expr&gt;, int Bank = -1)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrERjji">analyzeInst</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>&amp; <dfn class="local col7 decl" id="17MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="17MI">MI</dfn>, <em>unsigned</em>&amp; <dfn class="local col8 decl" id="18UsedBanks" title='UsedBanks' data-type='unsigned int &amp;' data-ref="18UsedBanks">UsedBanks</dfn>,</td></tr>
<tr><th id="176">176</th><td>                       <em>unsigned</em> <dfn class="local col9 decl" id="19Reg" title='Reg' data-type='unsigned int' data-ref="19Reg">Reg</dfn> = AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>, <em>int</em> <dfn class="local col0 decl" id="20Bank" title='Bank' data-type='int' data-ref="20Bank">Bank</dfn> = -<var>1</var>);</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_118GCNRegBankReassign14isReassignableEj">// Return true if register is regular VGPR or SGPR or their tuples.</i></td></tr>
<tr><th id="179">179</th><td><i  data-doc="_ZNK12_GLOBAL__N_118GCNRegBankReassign14isReassignableEj">  // Returns false for special registers like m0, vcc etc.</i></td></tr>
<tr><th id="180">180</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign14isReassignableEj" title='(anonymous namespace)::GCNRegBankReassign::isReassignable' data-type='bool (anonymous namespace)::GCNRegBankReassign::isReassignable(unsigned int Reg) const' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign14isReassignableEj">isReassignable</a>(<em>unsigned</em> <dfn class="local col1 decl" id="21Reg" title='Reg' data-type='unsigned int' data-ref="21Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_118GCNRegBankReassign22getOperandGatherWeightERKN4llvm12MachineInstrEjjj">// Check if registers' defs are old and may be pre-loaded.</i></td></tr>
<tr><th id="183">183</th><td><i  data-doc="_ZNK12_GLOBAL__N_118GCNRegBankReassign22getOperandGatherWeightERKN4llvm12MachineInstrEjjj">  // Returns 0 if both registers are old enough, 1 or 2 if one or both</i></td></tr>
<tr><th id="184">184</th><td><i  data-doc="_ZNK12_GLOBAL__N_118GCNRegBankReassign22getOperandGatherWeightERKN4llvm12MachineInstrEjjj">  // registers will not likely be pre-loaded.</i></td></tr>
<tr><th id="185">185</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign22getOperandGatherWeightERKN4llvm12MachineInstrEjjj" title='(anonymous namespace)::GCNRegBankReassign::getOperandGatherWeight' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::getOperandGatherWeight(const llvm::MachineInstr &amp; MI, unsigned int Reg1, unsigned int Reg2, unsigned int StallCycles) const' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign22getOperandGatherWeightERKN4llvm12MachineInstrEjjj">getOperandGatherWeight</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>&amp; <dfn class="local col2 decl" id="22MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="22MI">MI</dfn>,</td></tr>
<tr><th id="186">186</th><td>                                  <em>unsigned</em> <dfn class="local col3 decl" id="23Reg1" title='Reg1' data-type='unsigned int' data-ref="23Reg1">Reg1</dfn>,</td></tr>
<tr><th id="187">187</th><td>                                  <em>unsigned</em> <dfn class="local col4 decl" id="24Reg2" title='Reg2' data-type='unsigned int' data-ref="24Reg2">Reg2</dfn>,</td></tr>
<tr><th id="188">188</th><td>                                  <em>unsigned</em> <dfn class="local col5 decl" id="25StallCycles" title='StallCycles' data-type='unsigned int' data-ref="25StallCycles">StallCycles</dfn>) <em>const</em>;</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEjj">// Find all bank bits in UsedBanks where Mask can be relocated to.</i></td></tr>
<tr><th id="192">192</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEjj" title='(anonymous namespace)::GCNRegBankReassign::getFreeBanks' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::getFreeBanks(unsigned int Mask, unsigned int UsedBanks) const' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEjj">getFreeBanks</a>(<em>unsigned</em> <dfn class="local col6 decl" id="26Mask" title='Mask' data-type='unsigned int' data-ref="26Mask">Mask</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="27UsedBanks" title='UsedBanks' data-type='unsigned int' data-ref="27UsedBanks">UsedBanks</dfn>) <em>const</em>;</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEjjjj">// Find all bank bits in UsedBanks where Mask can be relocated to.</i></td></tr>
<tr><th id="195">195</th><td><i  data-doc="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEjjjj">  // Bank is relative to the register and not its subregister component.</i></td></tr>
<tr><th id="196">196</th><td><i  data-doc="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEjjjj">  // Returns 0 is a register is not reassignable.</i></td></tr>
<tr><th id="197">197</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEjjjj" title='(anonymous namespace)::GCNRegBankReassign::getFreeBanks' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::getFreeBanks(unsigned int Reg, unsigned int SubReg, unsigned int Mask, unsigned int UsedBanks) const' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEjjjj">getFreeBanks</a>(<em>unsigned</em> <dfn class="local col8 decl" id="28Reg" title='Reg' data-type='unsigned int' data-ref="28Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="29SubReg" title='SubReg' data-type='unsigned int' data-ref="29SubReg">SubReg</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="30Mask" title='Mask' data-type='unsigned int' data-ref="30Mask">Mask</dfn>,</td></tr>
<tr><th id="198">198</th><td>                        <em>unsigned</em> <dfn class="local col1 decl" id="31UsedBanks" title='UsedBanks' data-type='unsigned int' data-ref="31UsedBanks">UsedBanks</dfn>) <em>const</em>;</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>  <i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm12MachineInstrEjj">// Add cadidate instruction to the work list.</i></td></tr>
<tr><th id="201">201</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm12MachineInstrEjj" title='(anonymous namespace)::GCNRegBankReassign::collectCandidates' data-type='void (anonymous namespace)::GCNRegBankReassign::collectCandidates(llvm::MachineInstr &amp; MI, unsigned int UsedBanks, unsigned int StallCycles)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm12MachineInstrEjj">collectCandidates</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>&amp; <dfn class="local col2 decl" id="32MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="32MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="33UsedBanks" title='UsedBanks' data-type='unsigned int' data-ref="33UsedBanks">UsedBanks</dfn>,</td></tr>
<tr><th id="202">202</th><td>                         <em>unsigned</em> <dfn class="local col4 decl" id="34StallCycles" title='StallCycles' data-type='unsigned int' data-ref="34StallCycles">StallCycles</dfn>);</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>  <i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm15MachineFunctionEb">// Collect cadidate instructions across function. Returns a number stall</i></td></tr>
<tr><th id="205">205</th><td><i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm15MachineFunctionEb">  // cycles detected. Only counts stalls if Collect is false.</i></td></tr>
<tr><th id="206">206</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm15MachineFunctionEb" title='(anonymous namespace)::GCNRegBankReassign::collectCandidates' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::collectCandidates(llvm::MachineFunction &amp; MF, bool Collect = true)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm15MachineFunctionEb">collectCandidates</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="35MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="35MF">MF</dfn>, <em>bool</em> <dfn class="local col6 decl" id="36Collect" title='Collect' data-type='bool' data-ref="36Collect">Collect</dfn> = <b>true</b>);</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>  <i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign16removeCandidatesEj">// Remove all candidates that read specified register.</i></td></tr>
<tr><th id="209">209</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign16removeCandidatesEj" title='(anonymous namespace)::GCNRegBankReassign::removeCandidates' data-type='void (anonymous namespace)::GCNRegBankReassign::removeCandidates(unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign16removeCandidatesEj">removeCandidates</a>(<em>unsigned</em> <dfn class="local col7 decl" id="37Reg" title='Reg' data-type='unsigned int' data-ref="37Reg">Reg</dfn>);</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>  <i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign18computeStallCyclesEjjib">// Compute stalls within the uses of SrcReg replaced by a register from</i></td></tr>
<tr><th id="212">212</th><td><i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign18computeStallCyclesEjjib">  // Bank. If Bank is -1 does not perform substitution. If Collect is set</i></td></tr>
<tr><th id="213">213</th><td><i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign18computeStallCyclesEjjib">  // candidates are collected and added to work list.</i></td></tr>
<tr><th id="214">214</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign18computeStallCyclesEjjib" title='(anonymous namespace)::GCNRegBankReassign::computeStallCycles' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::computeStallCycles(unsigned int SrcReg, unsigned int Reg = &lt;null expr&gt;, int Bank = -1, bool Collect = false)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign18computeStallCyclesEjjib">computeStallCycles</a>(<em>unsigned</em> <dfn class="local col8 decl" id="38SrcReg" title='SrcReg' data-type='unsigned int' data-ref="38SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="215">215</th><td>                              <em>unsigned</em> <dfn class="local col9 decl" id="39Reg" title='Reg' data-type='unsigned int' data-ref="39Reg">Reg</dfn> = AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>,</td></tr>
<tr><th id="216">216</th><td>                              <em>int</em> <dfn class="local col0 decl" id="40Bank" title='Bank' data-type='int' data-ref="40Bank">Bank</dfn> = -<var>1</var>, <em>bool</em> <dfn class="local col1 decl" id="41Collect" title='Collect' data-type='bool' data-ref="41Collect">Collect</dfn> = <b>false</b>);</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_118GCNRegBankReassign11scavengeRegERN4llvm12LiveIntervalEj">// Search for a register in Bank unused within LI.</i></td></tr>
<tr><th id="219">219</th><td><i  data-doc="_ZNK12_GLOBAL__N_118GCNRegBankReassign11scavengeRegERN4llvm12LiveIntervalEj">  // Returns phys reg or NoRegister.</i></td></tr>
<tr><th id="220">220</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign11scavengeRegERN4llvm12LiveIntervalEj" title='(anonymous namespace)::GCNRegBankReassign::scavengeReg' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::scavengeReg(llvm::LiveInterval &amp; LI, unsigned int Bank) const' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign11scavengeRegERN4llvm12LiveIntervalEj">scavengeReg</a>(<a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>&amp; <dfn class="local col2 decl" id="42LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="42LI">LI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="43Bank" title='Bank' data-type='unsigned int' data-ref="43Bank">Bank</dfn>) <em>const</em>;</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  <i  data-doc="_ZN12_GLOBAL__N_118GCNRegBankReassign11tryReassignERNS0_9CandidateE">// Try to reassign candidate. Returns number or stall cycles saved.</i></td></tr>
<tr><th id="223">223</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign11tryReassignERNS0_9CandidateE" title='(anonymous namespace)::GCNRegBankReassign::tryReassign' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::tryReassign((anonymous namespace)::GCNRegBankReassign::Candidate &amp; C)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign11tryReassignERNS0_9CandidateE">tryReassign</a>(<a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate" title='(anonymous namespace)::GCNRegBankReassign::Candidate' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate">Candidate</a> &amp;<dfn class="local col4 decl" id="44C" title='C' data-type='(anonymous namespace)::GCNRegBankReassign::Candidate &amp;' data-ref="44C">C</dfn>);</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign12verifyCyclesERN4llvm15MachineFunctionEjj" title='(anonymous namespace)::GCNRegBankReassign::verifyCycles' data-type='bool (anonymous namespace)::GCNRegBankReassign::verifyCycles(llvm::MachineFunction &amp; MF, unsigned int OriginalCycles, unsigned int CyclesSaved)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign12verifyCyclesERN4llvm15MachineFunctionEjj">verifyCycles</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="45MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="45MF">MF</dfn>,</td></tr>
<tr><th id="226">226</th><td>                    <em>unsigned</em> <dfn class="local col6 decl" id="46OriginalCycles" title='OriginalCycles' data-type='unsigned int' data-ref="46OriginalCycles">OriginalCycles</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="47CyclesSaved" title='CyclesSaved' data-type='unsigned int' data-ref="47CyclesSaved">CyclesSaved</dfn>);</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><u>#<span data-ppcond="229">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="230">230</th><td><b>public</b>:</td></tr>
<tr><th id="231">231</th><td>  <a class="type" href="../../../include/llvm/Support/Printable.h.html#llvm::Printable" title='llvm::Printable' data-ref="llvm::Printable">Printable</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118GCNRegBankReassign8printRegEjj" title='(anonymous namespace)::GCNRegBankReassign::printReg' data-type='llvm::Printable (anonymous namespace)::GCNRegBankReassign::printReg(unsigned int Reg, unsigned int SubReg = 0) const' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign8printRegEjj">printReg</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="48Reg" title='Reg' data-type='unsigned int' data-ref="48Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="49SubReg" title='SubReg' data-type='unsigned int' data-ref="49SubReg">SubReg</dfn> = <var>0</var>) <em>const</em> {</td></tr>
<tr><th id="232">232</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/Support/Printable.h.html#llvm::Printable" title='llvm::Printable' data-ref="llvm::Printable">Printable</a><a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvm9PrintableC1ESt8functionIFvRNS_11raw_ostreamEEE" title='llvm::Printable::Printable' data-ref="_ZN4llvm9PrintableC1ESt8functionIFvRNS_11raw_ostreamEEE">(</a><a class="tu ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[Reg, SubReg, <b>this</b>](<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col0 decl" id="50OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="50OS">OS</dfn>) {</td></tr>
<tr><th id="233">233</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg">Reg</a>)) {</td></tr>
<tr><th id="234">234</th><td>        OS &lt;&lt; llvm::printReg(Reg, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an lvalue of type &apos;const llvm::SIRegisterInfo *const&apos;">TRI</span>);</td></tr>
<tr><th id="235">235</th><td>        <b>return</b>;</td></tr>
<tr><th id="236">236</th><td>      }</td></tr>
<tr><th id="237">237</th><td>      <b>if</b> (!VRM-&gt;isAssignedReg(Reg))</td></tr>
<tr><th id="238">238</th><td>        OS &lt;&lt; <q>"&lt;unassigned&gt; "</q> &lt;&lt; llvm::printReg(Reg, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an lvalue of type &apos;const llvm::SIRegisterInfo *const&apos;">TRI</span>);</td></tr>
<tr><th id="239">239</th><td>      <b>else</b></td></tr>
<tr><th id="240">240</th><td>        OS &lt;&lt; llvm::printReg(Reg, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an lvalue of type &apos;const llvm::SIRegisterInfo *const&apos;">TRI</span>) &lt;&lt; <kbd>'('</kbd></td></tr>
<tr><th id="241">241</th><td>           &lt;&lt; llvm::printReg(VRM-&gt;getPhys(Reg), <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an lvalue of type &apos;const llvm::SIRegisterInfo *const&apos;">TRI</span>) &lt;&lt; <kbd>')'</kbd>;</td></tr>
<tr><th id="242">242</th><td>      <b>if</b> (SubReg)</td></tr>
<tr><th id="243">243</th><td>        OS &lt;&lt; <kbd>':'</kbd> &lt;&lt; TRI-&gt;<span class='error' title="no member named &apos;getSubRegIndexName&apos; in &apos;llvm::SIRegisterInfo&apos;">getSubRegIndexName</span>(SubReg);</td></tr>
<tr><th id="244">244</th><td>    });</td></tr>
<tr><th id="245">245</th><td>  }</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>  <em>static</em> <a class="type" href="../../../include/llvm/Support/Printable.h.html#llvm::Printable" title='llvm::Printable' data-ref="llvm::Printable">Printable</a> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118GCNRegBankReassign9printBankEj" title='(anonymous namespace)::GCNRegBankReassign::printBank' data-type='static llvm::Printable (anonymous namespace)::GCNRegBankReassign::printBank(unsigned int Bank)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign9printBankEj">printBank</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="51Bank" title='Bank' data-type='unsigned int' data-ref="51Bank">Bank</dfn>) {</td></tr>
<tr><th id="248">248</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/Support/Printable.h.html#llvm::Printable" title='llvm::Printable' data-ref="llvm::Printable">Printable</a><a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvm9PrintableC1ESt8functionIFvRNS_11raw_ostreamEEE" title='llvm::Printable::Printable' data-ref="_ZN4llvm9PrintableC1ESt8functionIFvRNS_11raw_ostreamEEE">(</a><a class="tu ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[Bank](<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col2 decl" id="52OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="52OS">OS</dfn>) {</td></tr>
<tr><th id="249">249</th><td>      <a class="local col2 ref" href="#52OS" title='OS' data-ref="52OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> ((<a class="local col1 ref" href="#51Bank" title='Bank' data-ref="51Bank">Bank</a> &gt;= <a class="macro" href="#60" title="4" data-ref="_M/SGPR_BANK_OFFSET">SGPR_BANK_OFFSET</a>) ? <a class="local col1 ref" href="#51Bank" title='Bank' data-ref="51Bank">Bank</a> - <a class="macro" href="#60" title="4" data-ref="_M/SGPR_BANK_OFFSET">SGPR_BANK_OFFSET</a> : <a class="local col1 ref" href="#51Bank" title='Bank' data-ref="51Bank">Bank</a>);</td></tr>
<tr><th id="250">250</th><td>    });</td></tr>
<tr><th id="251">251</th><td>  }</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>  <em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118GCNRegBankReassign13dumpFreeBanksEj" title='(anonymous namespace)::GCNRegBankReassign::dumpFreeBanks' data-type='static void (anonymous namespace)::GCNRegBankReassign::dumpFreeBanks(unsigned int FreeBanks)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign13dumpFreeBanksEj">dumpFreeBanks</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="53FreeBanks" title='FreeBanks' data-type='unsigned int' data-ref="53FreeBanks">FreeBanks</dfn>) {</td></tr>
<tr><th id="254">254</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="54L" title='L' data-type='unsigned int' data-ref="54L">L</dfn> = <var>0</var>; <a class="local col4 ref" href="#54L" title='L' data-ref="54L">L</a> &lt; <a class="macro" href="#59" title="(4 + 8)" data-ref="_M/NUM_BANKS">NUM_BANKS</a>; ++<a class="local col4 ref" href="#54L" title='L' data-ref="54L">L</a>)</td></tr>
<tr><th id="255">255</th><td>      <b>if</b> (<a class="local col3 ref" href="#53FreeBanks" title='FreeBanks' data-ref="53FreeBanks">FreeBanks</a> &amp; (<var>1</var> &lt;&lt; <a class="local col4 ref" href="#54L" title='L' data-ref="54L">L</a>))</td></tr>
<tr><th id="256">256</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="tu member" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign9printBankEj" title='(anonymous namespace)::GCNRegBankReassign::printBank' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign9printBankEj">printBank</a>(<a class="local col4 ref" href="#54L" title='L' data-ref="54L">L</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd>;</td></tr>
<tr><th id="257">257</th><td>  }</td></tr>
<tr><th id="258">258</th><td><u>#<span data-ppcond="229">endif</span></u></td></tr>
<tr><th id="259">259</th><td>};</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>} <i>// End anonymous namespace.</i></td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#47" title="static void *initializeGCNRegBankReassignPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(GCNRegBankReassign, DEBUG_TYPE, <q>"GCN RegBank Reassign"</q>,</td></tr>
<tr><th id="264">264</th><td>                      <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="265">265</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeLiveIntervalsPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(LiveIntervals)</td></tr>
<tr><th id="266">266</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeMachineLoopInfoPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineLoopInfo)</td></tr>
<tr><th id="267">267</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeVirtRegMapPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(VirtRegMap)</td></tr>
<tr><th id="268">268</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeLiveRegMatrixPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(LiveRegMatrix)</td></tr>
<tr><th id="269">269</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;GCN RegBank Reassign&quot;, &quot;amdgpu-regbanks-reassign&quot;, &amp;GCNRegBankReassign::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;GCNRegBankReassign&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeGCNRegBankReassignPassFlag; void llvm::initializeGCNRegBankReassignPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeGCNRegBankReassignPassFlag, initializeGCNRegBankReassignPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign">GCNRegBankReassign</a>, <a class="macro" href="#55" title="&quot;amdgpu-regbanks-reassign&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"GCN RegBank Reassign"</q>,</td></tr>
<tr><th id="270">270</th><td>                    <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="tu decl def" id="(anonymousnamespace)::GCNRegBankReassign::ID" title='(anonymous namespace)::GCNRegBankReassign::ID' data-type='char' data-ref="(anonymousnamespace)::GCNRegBankReassign::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::GCNRegBankReassignID" title='llvm::GCNRegBankReassignID' data-ref="llvm::GCNRegBankReassignID">GCNRegBankReassignID</dfn> = <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign">GCNRegBankReassign</a>::<a class="tu ref" href="#(anonymousnamespace)::GCNRegBankReassign::ID" title='(anonymous namespace)::GCNRegBankReassign::ID' data-ref="(anonymousnamespace)::GCNRegBankReassign::ID">ID</a>;</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118GCNRegBankReassign14getPhysRegBankEj" title='(anonymous namespace)::GCNRegBankReassign::getPhysRegBank' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::getPhysRegBank(unsigned int Reg) const' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign14getPhysRegBankEj">getPhysRegBank</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="55Reg" title='Reg' data-type='unsigned int' data-ref="55Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="278">278</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isPhysicalRegister(Reg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isPhysicalRegister(Reg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp&quot;, 278, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col5 ref" href="#55Reg" title='Reg' data-ref="55Reg">Reg</a>));</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="56RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="56RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI">TRI</a>-&gt;<span class='error' title="no member named &apos;getMinimalPhysRegClass&apos; in &apos;llvm::SIRegisterInfo&apos;; did you mean &apos;getPhysRegClass&apos;?"><a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj">getMinimalPhysRegClass</a></span>(<a class="local col5 ref" href="#55Reg" title='Reg' data-ref="55Reg">Reg</a>);</td></tr>
<tr><th id="281">281</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="57Size" title='Size' data-type='unsigned int' data-ref="57Size">Size</dfn> = TRI-&gt;<span class='error' title="no member named &apos;getRegSizeInBits&apos; in &apos;llvm::SIRegisterInfo&apos;">getRegSizeInBits</span>(*RC);</td></tr>
<tr><th id="282">282</th><td>  <b>if</b> (Size &gt; <var>32</var>)</td></tr>
<tr><th id="283">283</th><td>    Reg = TRI-&gt;<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::SIRegisterInfo&apos;">getSubReg</span>(Reg, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>);</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE">hasVGPRs</a>(<a class="local col6 ref" href="#56RC" title='RC' data-ref="56RC">RC</a>)) {</td></tr>
<tr><th id="286">286</th><td>    Reg -= AMDGPU::<span class='error' title="no member named &apos;VGPR0&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR0</span>;</td></tr>
<tr><th id="287">287</th><td>    <b>return</b> <a class="local col5 ref" href="#55Reg" title='Reg' data-ref="55Reg">Reg</a> % <a class="macro" href="#57" title="4" data-ref="_M/NUM_VGPR_BANKS">NUM_VGPR_BANKS</a>;</td></tr>
<tr><th id="288">288</th><td>  }</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  Reg = TRI-&gt;<span class='error' title="no member named &apos;getEncodingValue&apos; in &apos;llvm::SIRegisterInfo&apos;">getEncodingValue</span>(Reg) / <var>2</var>;</td></tr>
<tr><th id="291">291</th><td>  <b>return</b> <a class="local col5 ref" href="#55Reg" title='Reg' data-ref="55Reg">Reg</a> % <a class="macro" href="#58" title="8" data-ref="_M/NUM_SGPR_BANKS">NUM_SGPR_BANKS</a> + <a class="macro" href="#60" title="4" data-ref="_M/SGPR_BANK_OFFSET">SGPR_BANK_OFFSET</a>;</td></tr>
<tr><th id="292">292</th><td>}</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118GCNRegBankReassign14getRegBankMaskEjji" title='(anonymous namespace)::GCNRegBankReassign::getRegBankMask' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::getRegBankMask(unsigned int Reg, unsigned int SubReg, int Bank)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign14getRegBankMaskEjji">getRegBankMask</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="58Reg" title='Reg' data-type='unsigned int' data-ref="58Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="59SubReg" title='SubReg' data-type='unsigned int' data-ref="59SubReg">SubReg</dfn>,</td></tr>
<tr><th id="295">295</th><td>                                            <em>int</em> <dfn class="local col0 decl" id="60Bank" title='Bank' data-type='int' data-ref="60Bank">Bank</dfn>) {</td></tr>
<tr><th id="296">296</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#58Reg" title='Reg' data-ref="58Reg">Reg</a>)) {</td></tr>
<tr><th id="297">297</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::VRM" title='(anonymous namespace)::GCNRegBankReassign::VRM' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::VRM">VRM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap13isAssignedRegEj" title='llvm::VirtRegMap::isAssignedReg' data-ref="_ZNK4llvm10VirtRegMap13isAssignedRegEj">isAssignedReg</a>(<a class="local col8 ref" href="#58Reg" title='Reg' data-ref="58Reg">Reg</a>))</td></tr>
<tr><th id="298">298</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>    <a class="local col8 ref" href="#58Reg" title='Reg' data-ref="58Reg">Reg</a> = <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::VRM" title='(anonymous namespace)::GCNRegBankReassign::VRM' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::VRM">VRM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7getPhysEj" title='llvm::VirtRegMap::getPhys' data-ref="_ZNK4llvm10VirtRegMap7getPhysEj">getPhys</a>(<a class="local col8 ref" href="#58Reg" title='Reg' data-ref="58Reg">Reg</a>);</td></tr>
<tr><th id="301">301</th><td>    <b>if</b> (!<a class="local col8 ref" href="#58Reg" title='Reg' data-ref="58Reg">Reg</a>)</td></tr>
<tr><th id="302">302</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="303">303</th><td>    <b>if</b> (SubReg)</td></tr>
<tr><th id="304">304</th><td>      Reg = TRI-&gt;<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::SIRegisterInfo&apos;">getSubReg</span>(Reg, SubReg);</td></tr>
<tr><th id="305">305</th><td>  }</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="61RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="61RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI">TRI</a>-&gt;<span class='error' title="no member named &apos;getMinimalPhysRegClass&apos; in &apos;llvm::SIRegisterInfo&apos;; did you mean &apos;getPhysRegClass&apos;?"><a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj">getMinimalPhysRegClass</a></span>(<a class="local col8 ref" href="#58Reg" title='Reg' data-ref="58Reg">Reg</a>);</td></tr>
<tr><th id="308">308</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="62Size" title='Size' data-type='unsigned int' data-ref="62Size">Size</dfn> = TRI-&gt;<span class='error' title="no member named &apos;getRegSizeInBits&apos; in &apos;llvm::SIRegisterInfo&apos;">getRegSizeInBits</span>(*RC) / <var>32</var>;</td></tr>
<tr><th id="309">309</th><td>  <b>if</b> (Size &gt; <var>1</var>)</td></tr>
<tr><th id="310">310</th><td>    Reg = TRI-&gt;<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::SIRegisterInfo&apos;">getSubReg</span>(Reg, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>);</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE">hasVGPRs</a>(<a class="local col1 ref" href="#61RC" title='RC' data-ref="61RC">RC</a>)) {</td></tr>
<tr><th id="313">313</th><td>    <i>// VGPRs have 4 banks assigned in a round-robin fashion.</i></td></tr>
<tr><th id="314">314</th><td>    Reg -= AMDGPU::<span class='error' title="no member named &apos;VGPR0&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR0</span>;</td></tr>
<tr><th id="315">315</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="63Mask" title='Mask' data-type='unsigned int' data-ref="63Mask">Mask</dfn> = (<var>1</var> &lt;&lt; <a class="local col2 ref" href="#62Size" title='Size' data-ref="62Size">Size</a>) - <var>1</var>;</td></tr>
<tr><th id="316">316</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="64Used" title='Used' data-type='unsigned int' data-ref="64Used">Used</dfn> = <var>0</var>;</td></tr>
<tr><th id="317">317</th><td>    <i>// Bitmask lacks an extract method</i></td></tr>
<tr><th id="318">318</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="65I" title='I' data-type='unsigned int' data-ref="65I">I</dfn> = <var>0</var>; <a class="local col5 ref" href="#65I" title='I' data-ref="65I">I</a> &lt; <a class="local col2 ref" href="#62Size" title='Size' data-ref="62Size">Size</a>; ++<a class="local col5 ref" href="#65I" title='I' data-ref="65I">I</a>)</td></tr>
<tr><th id="319">319</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::RegsUsed" title='(anonymous namespace)::GCNRegBankReassign::RegsUsed' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::RegsUsed">RegsUsed</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col8 ref" href="#58Reg" title='Reg' data-ref="58Reg">Reg</a> + <a class="local col5 ref" href="#65I" title='I' data-ref="65I">I</a>))</td></tr>
<tr><th id="320">320</th><td>        <a class="local col4 ref" href="#64Used" title='Used' data-ref="64Used">Used</a> |= <var>1</var> &lt;&lt; <a class="local col5 ref" href="#65I" title='I' data-ref="65I">I</a>;</td></tr>
<tr><th id="321">321</th><td>    <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::RegsUsed" title='(anonymous namespace)::GCNRegBankReassign::RegsUsed' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::RegsUsed">RegsUsed</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEjj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEjj">set</a>(<a class="local col8 ref" href="#58Reg" title='Reg' data-ref="58Reg">Reg</a>, <a class="local col8 ref" href="#58Reg" title='Reg' data-ref="58Reg">Reg</a> + <a class="local col2 ref" href="#62Size" title='Size' data-ref="62Size">Size</a>);</td></tr>
<tr><th id="322">322</th><td>    <a class="local col3 ref" href="#63Mask" title='Mask' data-ref="63Mask">Mask</a> &amp;= ~<a class="local col4 ref" href="#64Used" title='Used' data-ref="64Used">Used</a>;</td></tr>
<tr><th id="323">323</th><td>    <a class="local col3 ref" href="#63Mask" title='Mask' data-ref="63Mask">Mask</a> &lt;&lt;= (<a class="local col0 ref" href="#60Bank" title='Bank' data-ref="60Bank">Bank</a> == -<var>1</var>) ? <a class="local col8 ref" href="#58Reg" title='Reg' data-ref="58Reg">Reg</a> % <a class="macro" href="#57" title="4" data-ref="_M/NUM_VGPR_BANKS">NUM_VGPR_BANKS</a> : <em>unsigned</em>(<a class="local col0 ref" href="#60Bank" title='Bank' data-ref="60Bank">Bank</a>);</td></tr>
<tr><th id="324">324</th><td>    <b>return</b> (<a class="local col3 ref" href="#63Mask" title='Mask' data-ref="63Mask">Mask</a> | (<a class="local col3 ref" href="#63Mask" title='Mask' data-ref="63Mask">Mask</a> &gt;&gt; <a class="macro" href="#57" title="4" data-ref="_M/NUM_VGPR_BANKS">NUM_VGPR_BANKS</a>)) &amp; <a class="macro" href="#61" title="0xf" data-ref="_M/VGPR_BANK_MASK">VGPR_BANK_MASK</a>;</td></tr>
<tr><th id="325">325</th><td>  }</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>  <i>// SGPRs have 8 banks holding 2 consequitive registers each.</i></td></tr>
<tr><th id="328">328</th><td>  Reg = TRI-&gt;<span class='error' title="no member named &apos;getEncodingValue&apos; in &apos;llvm::SIRegisterInfo&apos;">getEncodingValue</span>(Reg) / <var>2</var>;</td></tr>
<tr><th id="329">329</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="66StartBit" title='StartBit' data-type='unsigned int' data-ref="66StartBit">StartBit</dfn> = AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>.getNumRegs();</td></tr>
<tr><th id="330">330</th><td>  <b>if</b> (Reg + StartBit &gt;= RegsUsed.size())</td></tr>
<tr><th id="331">331</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>  <b>if</b> (<a class="local col2 ref" href="#62Size" title='Size' data-ref="62Size">Size</a> &gt; <var>1</var>)</td></tr>
<tr><th id="334">334</th><td>    <a class="local col2 ref" href="#62Size" title='Size' data-ref="62Size">Size</a> /= <var>2</var>;</td></tr>
<tr><th id="335">335</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="67Mask" title='Mask' data-type='unsigned int' data-ref="67Mask">Mask</dfn> = (<var>1</var> &lt;&lt; <a class="local col2 ref" href="#62Size" title='Size' data-ref="62Size">Size</a>) - <var>1</var>;</td></tr>
<tr><th id="336">336</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="68Used" title='Used' data-type='unsigned int' data-ref="68Used">Used</dfn> = <var>0</var>;</td></tr>
<tr><th id="337">337</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="69I" title='I' data-type='unsigned int' data-ref="69I">I</dfn> = <var>0</var>; <a class="local col9 ref" href="#69I" title='I' data-ref="69I">I</a> &lt; <a class="local col2 ref" href="#62Size" title='Size' data-ref="62Size">Size</a>; ++<a class="local col9 ref" href="#69I" title='I' data-ref="69I">I</a>)</td></tr>
<tr><th id="338">338</th><td>    <b>if</b> (RegsUsed.test(StartBit + Reg + I))</td></tr>
<tr><th id="339">339</th><td>      <a class="local col8 ref" href="#68Used" title='Used' data-ref="68Used">Used</a> |= <var>1</var> &lt;&lt; <a class="local col9 ref" href="#69I" title='I' data-ref="69I">I</a>;</td></tr>
<tr><th id="340">340</th><td>  RegsUsed.set(StartBit + Reg, StartBit + Reg + Size);</td></tr>
<tr><th id="341">341</th><td>  <a class="local col7 ref" href="#67Mask" title='Mask' data-ref="67Mask">Mask</a> &amp;= ~<a class="local col8 ref" href="#68Used" title='Used' data-ref="68Used">Used</a>;</td></tr>
<tr><th id="342">342</th><td>  <a class="local col7 ref" href="#67Mask" title='Mask' data-ref="67Mask">Mask</a> &lt;&lt;= (<a class="local col0 ref" href="#60Bank" title='Bank' data-ref="60Bank">Bank</a> == -<var>1</var>) ? <a class="local col8 ref" href="#58Reg" title='Reg' data-ref="58Reg">Reg</a> % <a class="macro" href="#58" title="8" data-ref="_M/NUM_SGPR_BANKS">NUM_SGPR_BANKS</a></td></tr>
<tr><th id="343">343</th><td>                        : <em>unsigned</em>(<a class="local col0 ref" href="#60Bank" title='Bank' data-ref="60Bank">Bank</a> - <a class="macro" href="#60" title="4" data-ref="_M/SGPR_BANK_OFFSET">SGPR_BANK_OFFSET</a>);</td></tr>
<tr><th id="344">344</th><td>  <a class="local col7 ref" href="#67Mask" title='Mask' data-ref="67Mask">Mask</a> = (<a class="local col7 ref" href="#67Mask" title='Mask' data-ref="67Mask">Mask</a> | (<a class="local col7 ref" href="#67Mask" title='Mask' data-ref="67Mask">Mask</a> &gt;&gt; <a class="macro" href="#58" title="8" data-ref="_M/NUM_SGPR_BANKS">NUM_SGPR_BANKS</a>)) &amp; <a class="macro" href="#63" title="(0xff0 &gt;&gt; 4)" data-ref="_M/SGPR_BANK_SHIFTED_MASK">SGPR_BANK_SHIFTED_MASK</a>;</td></tr>
<tr><th id="345">345</th><td>  <i>// Reserve 4 bank ids for VGPRs.</i></td></tr>
<tr><th id="346">346</th><td>  <b>return</b> <a class="local col7 ref" href="#67Mask" title='Mask' data-ref="67Mask">Mask</a> &lt;&lt; <a class="macro" href="#60" title="4" data-ref="_M/SGPR_BANK_OFFSET">SGPR_BANK_OFFSET</a>;</td></tr>
<tr><th id="347">347</th><td>}</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrERjji" title='(anonymous namespace)::GCNRegBankReassign::analyzeInst' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::analyzeInst(const llvm::MachineInstr &amp; MI, unsigned int &amp; UsedBanks, unsigned int Reg = &lt;null expr&gt;, int Bank = -1)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrERjji">analyzeInst</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>&amp; <dfn class="local col0 decl" id="70MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="70MI">MI</dfn>,</td></tr>
<tr><th id="350">350</th><td>                                         <em>unsigned</em>&amp; <dfn class="local col1 decl" id="71UsedBanks" title='UsedBanks' data-type='unsigned int &amp;' data-ref="71UsedBanks">UsedBanks</dfn>,</td></tr>
<tr><th id="351">351</th><td>                                         <em>unsigned</em> <dfn class="local col2 decl" id="72Reg" title='Reg' data-type='unsigned int' data-ref="72Reg">Reg</dfn>,</td></tr>
<tr><th id="352">352</th><td>                                         <em>int</em> <dfn class="local col3 decl" id="73Bank" title='Bank' data-type='int' data-ref="73Bank">Bank</dfn>) {</td></tr>
<tr><th id="353">353</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="74StallCycles" title='StallCycles' data-type='unsigned int' data-ref="74StallCycles">StallCycles</dfn> = <var>0</var>;</td></tr>
<tr><th id="354">354</th><td>  <a class="local col1 ref" href="#71UsedBanks" title='UsedBanks' data-ref="71UsedBanks">UsedBanks</a> = <var>0</var>;</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>  <b>if</b> (<a class="local col0 ref" href="#70MI" title='MI' data-ref="70MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>())</td></tr>
<tr><th id="357">357</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>  <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::RegsUsed" title='(anonymous namespace)::GCNRegBankReassign::RegsUsed' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::RegsUsed">RegsUsed</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEv" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEv">reset</a>();</td></tr>
<tr><th id="360">360</th><td>  <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMasks" title='(anonymous namespace)::GCNRegBankReassign::OperandMasks' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMasks">OperandMasks</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-use='c' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="361">361</th><td>  <b>for</b> (<em>const</em> <em>auto</em>&amp; <dfn class="local col5 decl" id="75Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="75Op">Op</dfn> : <a class="local col0 ref" href="#70MI" title='MI' data-ref="70MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13explicit_usesEv" title='llvm::MachineInstr::explicit_uses' data-ref="_ZNK4llvm12MachineInstr13explicit_usesEv">explicit_uses</a>()) {</td></tr>
<tr><th id="362">362</th><td>    <i>// Undef can be assigned to any register, so two vregs can be assigned</i></td></tr>
<tr><th id="363">363</th><td><i>    // the same phys reg within the same instruction.</i></td></tr>
<tr><th id="364">364</th><td>    <b>if</b> (!<a class="local col5 ref" href="#75Op" title='Op' data-ref="75Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col5 ref" href="#75Op" title='Op' data-ref="75Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="365">365</th><td>      <b>continue</b>;</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="76R" title='R' data-type='unsigned int' data-ref="76R">R</dfn> = <a class="local col5 ref" href="#75Op" title='Op' data-ref="75Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="368">368</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="77ShiftedBank" title='ShiftedBank' data-type='unsigned int' data-ref="77ShiftedBank">ShiftedBank</dfn> = <a class="local col3 ref" href="#73Bank" title='Bank' data-ref="73Bank">Bank</a>;</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td>    <b>if</b> (<a class="local col3 ref" href="#73Bank" title='Bank' data-ref="73Bank">Bank</a> != -<var>1</var> &amp;&amp; <a class="local col6 ref" href="#76R" title='R' data-ref="76R">R</a> == <a class="local col2 ref" href="#72Reg" title='Reg' data-ref="72Reg">Reg</a> &amp;&amp; <a class="local col5 ref" href="#75Op" title='Op' data-ref="75Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>()) {</td></tr>
<tr><th id="371">371</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="78LM" title='LM' data-type='unsigned int' data-ref="78LM">LM</dfn> = TRI-&gt;<span class='error' title="no member named &apos;getSubRegIndexLaneMask&apos; in &apos;llvm::SIRegisterInfo&apos;">getSubRegIndexLaneMask</span>(Op.getSubReg()).getAsInteger();</td></tr>
<tr><th id="372">372</th><td>      <b>if</b> (!(<a class="local col8 ref" href="#78LM" title='LM' data-ref="78LM">LM</a> &amp; <var>1</var>) &amp;&amp; (<a class="local col3 ref" href="#73Bank" title='Bank' data-ref="73Bank">Bank</a> &lt; <a class="macro" href="#57" title="4" data-ref="_M/NUM_VGPR_BANKS">NUM_VGPR_BANKS</a>)) {</td></tr>
<tr><th id="373">373</th><td>        <i>// If a register spans all banks we cannot shift it to avoid conflict.</i></td></tr>
<tr><th id="374">374</th><td>        <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm15countPopulationET_" title='llvm::countPopulation' data-ref="_ZN4llvm15countPopulationET_">countPopulation</a>(<a class="local col8 ref" href="#78LM" title='LM' data-ref="78LM">LM</a>) &gt;= <a class="macro" href="#57" title="4" data-ref="_M/NUM_VGPR_BANKS">NUM_VGPR_BANKS</a>)</td></tr>
<tr><th id="375">375</th><td>          <b>continue</b>;</td></tr>
<tr><th id="376">376</th><td>        <a class="local col7 ref" href="#77ShiftedBank" title='ShiftedBank' data-ref="77ShiftedBank">ShiftedBank</a> = (<a class="local col3 ref" href="#73Bank" title='Bank' data-ref="73Bank">Bank</a> + <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" title='llvm::countTrailingZeros' data-ref="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE">countTrailingZeros</a>(<a class="local col8 ref" href="#78LM" title='LM' data-ref="78LM">LM</a>)) % <a class="macro" href="#57" title="4" data-ref="_M/NUM_VGPR_BANKS">NUM_VGPR_BANKS</a>;</td></tr>
<tr><th id="377">377</th><td>      } <b>else</b> <b>if</b> (!(<a class="local col8 ref" href="#78LM" title='LM' data-ref="78LM">LM</a> &amp; <var>3</var>) &amp;&amp; (<a class="local col3 ref" href="#73Bank" title='Bank' data-ref="73Bank">Bank</a> &gt;= <a class="macro" href="#60" title="4" data-ref="_M/SGPR_BANK_OFFSET">SGPR_BANK_OFFSET</a>)) {</td></tr>
<tr><th id="378">378</th><td>        <i>// If a register spans all banks we cannot shift it to avoid conflict.</i></td></tr>
<tr><th id="379">379</th><td>        <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm15countPopulationET_" title='llvm::countPopulation' data-ref="_ZN4llvm15countPopulationET_">countPopulation</a>(<a class="local col8 ref" href="#78LM" title='LM' data-ref="78LM">LM</a>) / <var>2</var> &gt;= <a class="macro" href="#58" title="8" data-ref="_M/NUM_SGPR_BANKS">NUM_SGPR_BANKS</a>)</td></tr>
<tr><th id="380">380</th><td>          <b>continue</b>;</td></tr>
<tr><th id="381">381</th><td>        <a class="local col7 ref" href="#77ShiftedBank" title='ShiftedBank' data-ref="77ShiftedBank">ShiftedBank</a> = <a class="macro" href="#60" title="4" data-ref="_M/SGPR_BANK_OFFSET">SGPR_BANK_OFFSET</a> + (<a class="local col3 ref" href="#73Bank" title='Bank' data-ref="73Bank">Bank</a> - <a class="macro" href="#60" title="4" data-ref="_M/SGPR_BANK_OFFSET">SGPR_BANK_OFFSET</a> +</td></tr>
<tr><th id="382">382</th><td>                                          (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" title='llvm::countTrailingZeros' data-ref="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE">countTrailingZeros</a>(<a class="local col8 ref" href="#78LM" title='LM' data-ref="78LM">LM</a>) &gt;&gt; <var>1</var>)) %</td></tr>
<tr><th id="383">383</th><td>                                             <a class="macro" href="#58" title="8" data-ref="_M/NUM_SGPR_BANKS">NUM_SGPR_BANKS</a>;</td></tr>
<tr><th id="384">384</th><td>      }</td></tr>
<tr><th id="385">385</th><td>    }</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="79Mask" title='Mask' data-type='unsigned int' data-ref="79Mask">Mask</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign14getRegBankMaskEjji" title='(anonymous namespace)::GCNRegBankReassign::getRegBankMask' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign14getRegBankMaskEjji">getRegBankMask</a>(<a class="local col6 ref" href="#76R" title='R' data-ref="76R">R</a>, <a class="local col5 ref" href="#75Op" title='Op' data-ref="75Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>(),</td></tr>
<tr><th id="388">388</th><td>                                   (<a class="local col2 ref" href="#72Reg" title='Reg' data-ref="72Reg">Reg</a> == <a class="local col6 ref" href="#76R" title='R' data-ref="76R">R</a>) ? <a class="local col7 ref" href="#77ShiftedBank" title='ShiftedBank' data-ref="77ShiftedBank">ShiftedBank</a> : -<var>1</var>);</td></tr>
<tr><th id="389">389</th><td>    <a class="local col4 ref" href="#74StallCycles" title='StallCycles' data-ref="74StallCycles">StallCycles</a> += <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm15countPopulationET_" title='llvm::countPopulation' data-ref="_ZN4llvm15countPopulationET_">countPopulation</a>(<a class="local col1 ref" href="#71UsedBanks" title='UsedBanks' data-ref="71UsedBanks">UsedBanks</a> &amp; <a class="local col9 ref" href="#79Mask" title='Mask' data-ref="79Mask">Mask</a>);</td></tr>
<tr><th id="390">390</th><td>    <a class="local col1 ref" href="#71UsedBanks" title='UsedBanks' data-ref="71UsedBanks">UsedBanks</a> |= <a class="local col9 ref" href="#79Mask" title='Mask' data-ref="79Mask">Mask</a>;</td></tr>
<tr><th id="391">391</th><td>    <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMasks" title='(anonymous namespace)::GCNRegBankReassign::OperandMasks' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMasks">OperandMasks</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMask" title='(anonymous namespace)::GCNRegBankReassign::OperandMask' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask">OperandMask</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign11OperandMaskC1Ejjj" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::OperandMask' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign11OperandMaskC1Ejjj">(</a><a class="local col5 ref" href="#75Op" title='Op' data-ref="75Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col5 ref" href="#75Op" title='Op' data-ref="75Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>(), <a class="local col9 ref" href="#79Mask" title='Mask' data-ref="79Mask">Mask</a>));</td></tr>
<tr><th id="392">392</th><td>  }</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>  <b>return</b> <a class="local col4 ref" href="#74StallCycles" title='StallCycles' data-ref="74StallCycles">StallCycles</a>;</td></tr>
<tr><th id="395">395</th><td>}</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118GCNRegBankReassign22getOperandGatherWeightERKN4llvm12MachineInstrEjjj" title='(anonymous namespace)::GCNRegBankReassign::getOperandGatherWeight' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::getOperandGatherWeight(const llvm::MachineInstr &amp; MI, unsigned int Reg1, unsigned int Reg2, unsigned int StallCycles) const' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign22getOperandGatherWeightERKN4llvm12MachineInstrEjjj">getOperandGatherWeight</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>&amp; <dfn class="local col0 decl" id="80MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="80MI">MI</dfn>,</td></tr>
<tr><th id="398">398</th><td>                                                    <em>unsigned</em> <dfn class="local col1 decl" id="81Reg1" title='Reg1' data-type='unsigned int' data-ref="81Reg1">Reg1</dfn>,</td></tr>
<tr><th id="399">399</th><td>                                                    <em>unsigned</em> <dfn class="local col2 decl" id="82Reg2" title='Reg2' data-type='unsigned int' data-ref="82Reg2">Reg2</dfn>,</td></tr>
<tr><th id="400">400</th><td>                                                    <em>unsigned</em> <dfn class="local col3 decl" id="83StallCycles" title='StallCycles' data-type='unsigned int' data-ref="83StallCycles">StallCycles</dfn>) <em>const</em></td></tr>
<tr><th id="401">401</th><td>{</td></tr>
<tr><th id="402">402</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="84Defs" title='Defs' data-type='unsigned int' data-ref="84Defs">Defs</dfn> = <var>0</var>;</td></tr>
<tr><th id="403">403</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator">const_instr_iterator</a> <dfn class="local col5 decl" id="85Def" title='Def' data-type='MachineBasicBlock::const_instr_iterator' data-ref="85Def">Def</dfn><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, true&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb1EEC1EOS5_">(</a><a class="local col0 ref" href="#80MI" title='MI' data-ref="80MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="404">404</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator">const_instr_iterator</a> <dfn class="local col6 decl" id="86B" title='B' data-type='MachineBasicBlock::const_instr_iterator' data-ref="86B">B</dfn><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, true&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb1EEC1EOS5_">(</a><a class="local col0 ref" href="#80MI" title='MI' data-ref="80MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZNK4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>());</td></tr>
<tr><th id="405">405</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="87S" title='S' data-type='unsigned int' data-ref="87S">S</dfn> = <a class="local col3 ref" href="#83StallCycles" title='StallCycles' data-ref="83StallCycles">StallCycles</a>; <a class="local col7 ref" href="#87S" title='S' data-ref="87S">S</a> &amp;&amp; <a class="local col5 ref" href="#85Def" title='Def' data-ref="85Def">Def</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col6 ref" href="#86B" title='B' data-ref="86B">B</a> &amp;&amp; <a class="local col4 ref" href="#84Defs" title='Defs' data-ref="84Defs">Defs</a> != <var>3</var>; --<a class="local col7 ref" href="#87S" title='S' data-ref="87S">S</a>) {</td></tr>
<tr><th id="406">406</th><td>    <b>if</b> (<a class="local col0 ref" href="#80MI" title='MI' data-ref="80MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="407">407</th><td>      <b>continue</b>;</td></tr>
<tr><th id="408">408</th><td>    <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratormmEv" title='llvm::ilist_iterator::operator--' data-ref="_ZN4llvm14ilist_iteratormmEv">--</a><a class="local col5 ref" href="#85Def" title='Def' data-ref="85Def">Def</a>;</td></tr>
<tr><th id="409">409</th><td>    <b>if</b> (<a class="local col5 ref" href="#85Def" title='Def' data-ref="85Def">Def</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>)</td></tr>
<tr><th id="410">410</th><td>      <b>continue</b>;</td></tr>
<tr><th id="411">411</th><td>    <b>if</b> (Def-&gt;modifiesRegister(Reg1, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an lvalue of type &apos;const llvm::SIRegisterInfo *const&apos;">TRI</span>))</td></tr>
<tr><th id="412">412</th><td>      <a class="local col4 ref" href="#84Defs" title='Defs' data-ref="84Defs">Defs</a> |= <var>1</var>;</td></tr>
<tr><th id="413">413</th><td>    <b>if</b> (Def-&gt;modifiesRegister(Reg2, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an lvalue of type &apos;const llvm::SIRegisterInfo *const&apos;">TRI</span>))</td></tr>
<tr><th id="414">414</th><td>      <a class="local col4 ref" href="#84Defs" title='Defs' data-ref="84Defs">Defs</a> |= <var>2</var>;</td></tr>
<tr><th id="415">415</th><td>  }</td></tr>
<tr><th id="416">416</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm15countPopulationET_" title='llvm::countPopulation' data-ref="_ZN4llvm15countPopulationET_">countPopulation</a>(<a class="local col4 ref" href="#84Defs" title='Defs' data-ref="84Defs">Defs</a>);</td></tr>
<tr><th id="417">417</th><td>}</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118GCNRegBankReassign14isReassignableEj" title='(anonymous namespace)::GCNRegBankReassign::isReassignable' data-type='bool (anonymous namespace)::GCNRegBankReassign::isReassignable(unsigned int Reg) const' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign14isReassignableEj">isReassignable</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="88Reg" title='Reg' data-type='unsigned int' data-ref="88Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="420">420</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col8 ref" href="#88Reg" title='Reg' data-ref="88Reg">Reg</a>) || !<a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::VRM" title='(anonymous namespace)::GCNRegBankReassign::VRM' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::VRM">VRM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap13isAssignedRegEj" title='llvm::VirtRegMap::isAssignedReg' data-ref="_ZNK4llvm10VirtRegMap13isAssignedRegEj">isAssignedReg</a>(<a class="local col8 ref" href="#88Reg" title='Reg' data-ref="88Reg">Reg</a>))</td></tr>
<tr><th id="421">421</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="89Def" title='Def' data-type='const llvm::MachineInstr *' data-ref="89Def">Def</dfn> = <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::MRI" title='(anonymous namespace)::GCNRegBankReassign::MRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col8 ref" href="#88Reg" title='Reg' data-ref="88Reg">Reg</a>);</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="90PhysReg" title='PhysReg' data-type='unsigned int' data-ref="90PhysReg">PhysReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::VRM" title='(anonymous namespace)::GCNRegBankReassign::VRM' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::VRM">VRM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7getPhysEj" title='llvm::VirtRegMap::getPhys' data-ref="_ZNK4llvm10VirtRegMap7getPhysEj">getPhys</a>(<a class="local col8 ref" href="#88Reg" title='Reg' data-ref="88Reg">Reg</a>);</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td>  <b>if</b> (<a class="local col9 ref" href="#89Def" title='Def' data-ref="89Def">Def</a> &amp;&amp; <a class="local col9 ref" href="#89Def" title='Def' data-ref="89Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; <a class="local col9 ref" href="#89Def" title='Def' data-ref="89Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col0 ref" href="#90PhysReg" title='PhysReg' data-ref="90PhysReg">PhysReg</a>)</td></tr>
<tr><th id="428">428</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="91U" title='U' data-type='llvm::MachineOperand' data-ref="91U">U</dfn> : <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::MRI" title='(anonymous namespace)::GCNRegBankReassign::MRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj" title='llvm::MachineRegisterInfo::use_nodbg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj">use_nodbg_operands</a>(<a class="local col8 ref" href="#88Reg" title='Reg' data-ref="88Reg">Reg</a>)) {</td></tr>
<tr><th id="431">431</th><td>    <b>if</b> (<a class="local col1 ref" href="#91U" title='U' data-ref="91U">U</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="432">432</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="433">433</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="92UseInst" title='UseInst' data-type='const llvm::MachineInstr *' data-ref="92UseInst">UseInst</dfn> = <a class="local col1 ref" href="#91U" title='U' data-ref="91U">U</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="434">434</th><td>    <b>if</b> (<a class="local col2 ref" href="#92UseInst" title='UseInst' data-ref="92UseInst">UseInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; <a class="local col2 ref" href="#92UseInst" title='UseInst' data-ref="92UseInst">UseInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col0 ref" href="#90PhysReg" title='PhysReg' data-ref="90PhysReg">PhysReg</a>)</td></tr>
<tr><th id="435">435</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="436">436</th><td>  }</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="93RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="93RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI">TRI</a>-&gt;<span class='error' title="no member named &apos;getMinimalPhysRegClass&apos; in &apos;llvm::SIRegisterInfo&apos;; did you mean &apos;getPhysRegClass&apos;?"><a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj">getMinimalPhysRegClass</a></span>(<a class="local col0 ref" href="#90PhysReg" title='PhysReg' data-ref="90PhysReg">PhysReg</a>);</td></tr>
<tr><th id="439">439</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE">hasVGPRs</a>(<a class="local col3 ref" href="#93RC" title='RC' data-ref="93RC">RC</a>))</td></tr>
<tr><th id="440">440</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="94Size" title='Size' data-type='unsigned int' data-ref="94Size">Size</dfn> = TRI-&gt;<span class='error' title="no member named &apos;getRegSizeInBits&apos; in &apos;llvm::SIRegisterInfo&apos;">getRegSizeInBits</span>(*RC);</td></tr>
<tr><th id="443">443</th><td>  <b>if</b> (Size &gt; <var>32</var>)</td></tr>
<tr><th id="444">444</th><td>    PhysReg = TRI-&gt;<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::SIRegisterInfo&apos;">getSubReg</span>(PhysReg, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>);</td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td>  <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>.contains(PhysReg);</td></tr>
<tr><th id="447">447</th><td>}</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEjj" title='(anonymous namespace)::GCNRegBankReassign::getFreeBanks' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::getFreeBanks(unsigned int Mask, unsigned int UsedBanks) const' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEjj">getFreeBanks</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="95Mask" title='Mask' data-type='unsigned int' data-ref="95Mask">Mask</dfn>,</td></tr>
<tr><th id="450">450</th><td>                                          <em>unsigned</em> <dfn class="local col6 decl" id="96UsedBanks" title='UsedBanks' data-type='unsigned int' data-ref="96UsedBanks">UsedBanks</dfn>) <em>const</em> {</td></tr>
<tr><th id="451">451</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="97Size" title='Size' data-type='unsigned int' data-ref="97Size">Size</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm15countPopulationET_" title='llvm::countPopulation' data-ref="_ZN4llvm15countPopulationET_">countPopulation</a>(<a class="local col5 ref" href="#95Mask" title='Mask' data-ref="95Mask">Mask</a>);</td></tr>
<tr><th id="452">452</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="98FreeBanks" title='FreeBanks' data-type='unsigned int' data-ref="98FreeBanks">FreeBanks</dfn> = <var>0</var>;</td></tr>
<tr><th id="453">453</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="99Bank" title='Bank' data-type='unsigned int' data-ref="99Bank">Bank</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12findFirstSetET_NS_12ZeroBehaviorE" title='llvm::findFirstSet' data-ref="_ZN4llvm12findFirstSetET_NS_12ZeroBehaviorE">findFirstSet</a>(<a class="local col5 ref" href="#95Mask" title='Mask' data-ref="95Mask">Mask</a>);</td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td>  <a class="local col6 ref" href="#96UsedBanks" title='UsedBanks' data-ref="96UsedBanks">UsedBanks</a> &amp;= ~<a class="local col5 ref" href="#95Mask" title='Mask' data-ref="95Mask">Mask</a>;</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td>  <i>// Find free VGPR banks</i></td></tr>
<tr><th id="458">458</th><td>  <b>if</b> ((<a class="local col5 ref" href="#95Mask" title='Mask' data-ref="95Mask">Mask</a> &amp; <a class="macro" href="#61" title="0xf" data-ref="_M/VGPR_BANK_MASK">VGPR_BANK_MASK</a>) &amp;&amp; (<a class="local col7 ref" href="#97Size" title='Size' data-ref="97Size">Size</a> &lt; <a class="macro" href="#57" title="4" data-ref="_M/NUM_VGPR_BANKS">NUM_VGPR_BANKS</a>)) {</td></tr>
<tr><th id="459">459</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="100I" title='I' data-type='unsigned int' data-ref="100I">I</dfn> = <var>0</var>; <a class="local col0 ref" href="#100I" title='I' data-ref="100I">I</a> &lt; <a class="macro" href="#57" title="4" data-ref="_M/NUM_VGPR_BANKS">NUM_VGPR_BANKS</a>; ++<a class="local col0 ref" href="#100I" title='I' data-ref="100I">I</a>) {</td></tr>
<tr><th id="460">460</th><td>      <b>if</b> (<a class="local col9 ref" href="#99Bank" title='Bank' data-ref="99Bank">Bank</a> == <a class="local col0 ref" href="#100I" title='I' data-ref="100I">I</a>)</td></tr>
<tr><th id="461">461</th><td>        <b>continue</b>;</td></tr>
<tr><th id="462">462</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="101NewMask" title='NewMask' data-type='unsigned int' data-ref="101NewMask">NewMask</dfn> = ((<var>1</var> &lt;&lt; <a class="local col7 ref" href="#97Size" title='Size' data-ref="97Size">Size</a>) - <var>1</var>) &lt;&lt; <a class="local col0 ref" href="#100I" title='I' data-ref="100I">I</a>;</td></tr>
<tr><th id="463">463</th><td>      <a class="local col1 ref" href="#101NewMask" title='NewMask' data-ref="101NewMask">NewMask</a> = (<a class="local col1 ref" href="#101NewMask" title='NewMask' data-ref="101NewMask">NewMask</a> | (<a class="local col1 ref" href="#101NewMask" title='NewMask' data-ref="101NewMask">NewMask</a> &gt;&gt; <a class="macro" href="#57" title="4" data-ref="_M/NUM_VGPR_BANKS">NUM_VGPR_BANKS</a>)) &amp; <a class="macro" href="#61" title="0xf" data-ref="_M/VGPR_BANK_MASK">VGPR_BANK_MASK</a>;</td></tr>
<tr><th id="464">464</th><td>      <b>if</b> (!(<a class="local col6 ref" href="#96UsedBanks" title='UsedBanks' data-ref="96UsedBanks">UsedBanks</a> &amp; <a class="local col1 ref" href="#101NewMask" title='NewMask' data-ref="101NewMask">NewMask</a>))</td></tr>
<tr><th id="465">465</th><td>        <a class="local col8 ref" href="#98FreeBanks" title='FreeBanks' data-ref="98FreeBanks">FreeBanks</a> |= <var>1</var> &lt;&lt; <a class="local col0 ref" href="#100I" title='I' data-ref="100I">I</a>;</td></tr>
<tr><th id="466">466</th><td>    }</td></tr>
<tr><th id="467">467</th><td>    <b>return</b> <a class="local col8 ref" href="#98FreeBanks" title='FreeBanks' data-ref="98FreeBanks">FreeBanks</a>;</td></tr>
<tr><th id="468">468</th><td>  }</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td>  <i>// Find free SGPR banks</i></td></tr>
<tr><th id="471">471</th><td><i>  // SGPR tuples must be aligned, so step is size in banks it</i></td></tr>
<tr><th id="472">472</th><td><i>  // crosses.</i></td></tr>
<tr><th id="473">473</th><td>  <a class="local col9 ref" href="#99Bank" title='Bank' data-ref="99Bank">Bank</a> -= <a class="macro" href="#60" title="4" data-ref="_M/SGPR_BANK_OFFSET">SGPR_BANK_OFFSET</a>;</td></tr>
<tr><th id="474">474</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="102I" title='I' data-type='unsigned int' data-ref="102I">I</dfn> = <var>0</var>; <a class="local col2 ref" href="#102I" title='I' data-ref="102I">I</a> &lt; <a class="macro" href="#58" title="8" data-ref="_M/NUM_SGPR_BANKS">NUM_SGPR_BANKS</a>; <a class="local col2 ref" href="#102I" title='I' data-ref="102I">I</a> += <a class="local col7 ref" href="#97Size" title='Size' data-ref="97Size">Size</a>) {</td></tr>
<tr><th id="475">475</th><td>    <b>if</b> (<a class="local col9 ref" href="#99Bank" title='Bank' data-ref="99Bank">Bank</a> == <a class="local col2 ref" href="#102I" title='I' data-ref="102I">I</a>)</td></tr>
<tr><th id="476">476</th><td>      <b>continue</b>;</td></tr>
<tr><th id="477">477</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="103NewMask" title='NewMask' data-type='unsigned int' data-ref="103NewMask">NewMask</dfn> = ((<var>1</var> &lt;&lt; <a class="local col7 ref" href="#97Size" title='Size' data-ref="97Size">Size</a>) - <var>1</var>) &lt;&lt; <a class="local col2 ref" href="#102I" title='I' data-ref="102I">I</a>;</td></tr>
<tr><th id="478">478</th><td>    <a class="local col3 ref" href="#103NewMask" title='NewMask' data-ref="103NewMask">NewMask</a> = (<a class="local col3 ref" href="#103NewMask" title='NewMask' data-ref="103NewMask">NewMask</a> | (<a class="local col3 ref" href="#103NewMask" title='NewMask' data-ref="103NewMask">NewMask</a> &gt;&gt; <a class="macro" href="#58" title="8" data-ref="_M/NUM_SGPR_BANKS">NUM_SGPR_BANKS</a>)) &amp; <a class="macro" href="#63" title="(0xff0 &gt;&gt; 4)" data-ref="_M/SGPR_BANK_SHIFTED_MASK">SGPR_BANK_SHIFTED_MASK</a>;</td></tr>
<tr><th id="479">479</th><td>    <b>if</b> (!(<a class="local col6 ref" href="#96UsedBanks" title='UsedBanks' data-ref="96UsedBanks">UsedBanks</a> &amp; (<a class="local col3 ref" href="#103NewMask" title='NewMask' data-ref="103NewMask">NewMask</a> &lt;&lt; <a class="macro" href="#60" title="4" data-ref="_M/SGPR_BANK_OFFSET">SGPR_BANK_OFFSET</a>)))</td></tr>
<tr><th id="480">480</th><td>      <a class="local col8 ref" href="#98FreeBanks" title='FreeBanks' data-ref="98FreeBanks">FreeBanks</a> |= (<var>1</var> &lt;&lt; <a class="macro" href="#60" title="4" data-ref="_M/SGPR_BANK_OFFSET">SGPR_BANK_OFFSET</a>) &lt;&lt; <a class="local col2 ref" href="#102I" title='I' data-ref="102I">I</a>;</td></tr>
<tr><th id="481">481</th><td>  }</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td>  <b>return</b> <a class="local col8 ref" href="#98FreeBanks" title='FreeBanks' data-ref="98FreeBanks">FreeBanks</a>;</td></tr>
<tr><th id="484">484</th><td>}</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEjjjj" title='(anonymous namespace)::GCNRegBankReassign::getFreeBanks' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::getFreeBanks(unsigned int Reg, unsigned int SubReg, unsigned int Mask, unsigned int UsedBanks) const' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEjjjj">getFreeBanks</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="104Reg" title='Reg' data-type='unsigned int' data-ref="104Reg">Reg</dfn>,</td></tr>
<tr><th id="487">487</th><td>                                          <em>unsigned</em> <dfn class="local col5 decl" id="105SubReg" title='SubReg' data-type='unsigned int' data-ref="105SubReg">SubReg</dfn>,</td></tr>
<tr><th id="488">488</th><td>                                          <em>unsigned</em> <dfn class="local col6 decl" id="106Mask" title='Mask' data-type='unsigned int' data-ref="106Mask">Mask</dfn>,</td></tr>
<tr><th id="489">489</th><td>                                          <em>unsigned</em> <dfn class="local col7 decl" id="107UsedBanks" title='UsedBanks' data-type='unsigned int' data-ref="107UsedBanks">UsedBanks</dfn>) <em>const</em> {</td></tr>
<tr><th id="490">490</th><td>  <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign14isReassignableEj" title='(anonymous namespace)::GCNRegBankReassign::isReassignable' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign14isReassignableEj">isReassignable</a>(<a class="local col4 ref" href="#104Reg" title='Reg' data-ref="104Reg">Reg</a>))</td></tr>
<tr><th id="491">491</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="108FreeBanks" title='FreeBanks' data-type='unsigned int' data-ref="108FreeBanks">FreeBanks</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEjj" title='(anonymous namespace)::GCNRegBankReassign::getFreeBanks' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEjj">getFreeBanks</a>(<a class="local col6 ref" href="#106Mask" title='Mask' data-ref="106Mask">Mask</a>, <a class="local col7 ref" href="#107UsedBanks" title='UsedBanks' data-ref="107UsedBanks">UsedBanks</a>);</td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="109LM" title='LM' data-type='unsigned int' data-ref="109LM">LM</dfn> = TRI-&gt;<span class='error' title="no member named &apos;getSubRegIndexLaneMask&apos; in &apos;llvm::SIRegisterInfo&apos;">getSubRegIndexLaneMask</span>(SubReg).getAsInteger();</td></tr>
<tr><th id="496">496</th><td>  <b>if</b> (!(<a class="local col9 ref" href="#109LM" title='LM' data-ref="109LM">LM</a> &amp; <var>1</var>) &amp;&amp; (<a class="local col6 ref" href="#106Mask" title='Mask' data-ref="106Mask">Mask</a> &amp; <a class="macro" href="#61" title="0xf" data-ref="_M/VGPR_BANK_MASK">VGPR_BANK_MASK</a>)) {</td></tr>
<tr><th id="497">497</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="110Shift" title='Shift' data-type='unsigned int' data-ref="110Shift">Shift</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" title='llvm::countTrailingZeros' data-ref="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE">countTrailingZeros</a>(<a class="local col9 ref" href="#109LM" title='LM' data-ref="109LM">LM</a>);</td></tr>
<tr><th id="498">498</th><td>    <b>if</b> (<a class="local col0 ref" href="#110Shift" title='Shift' data-ref="110Shift">Shift</a> &gt;= <a class="macro" href="#57" title="4" data-ref="_M/NUM_VGPR_BANKS">NUM_VGPR_BANKS</a>)</td></tr>
<tr><th id="499">499</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="500">500</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="111VB" title='VB' data-type='unsigned int' data-ref="111VB">VB</dfn> = <a class="local col8 ref" href="#108FreeBanks" title='FreeBanks' data-ref="108FreeBanks">FreeBanks</a> &amp; <a class="macro" href="#61" title="0xf" data-ref="_M/VGPR_BANK_MASK">VGPR_BANK_MASK</a>;</td></tr>
<tr><th id="501">501</th><td>    <a class="local col8 ref" href="#108FreeBanks" title='FreeBanks' data-ref="108FreeBanks">FreeBanks</a> = ((<a class="local col1 ref" href="#111VB" title='VB' data-ref="111VB">VB</a> &gt;&gt; <a class="local col0 ref" href="#110Shift" title='Shift' data-ref="110Shift">Shift</a>) | (<a class="local col1 ref" href="#111VB" title='VB' data-ref="111VB">VB</a> &lt;&lt; (<a class="macro" href="#57" title="4" data-ref="_M/NUM_VGPR_BANKS">NUM_VGPR_BANKS</a> - <a class="local col0 ref" href="#110Shift" title='Shift' data-ref="110Shift">Shift</a>))) &amp;</td></tr>
<tr><th id="502">502</th><td>                <a class="macro" href="#61" title="0xf" data-ref="_M/VGPR_BANK_MASK">VGPR_BANK_MASK</a>;</td></tr>
<tr><th id="503">503</th><td>  } <b>else</b> <b>if</b> (!(<a class="local col9 ref" href="#109LM" title='LM' data-ref="109LM">LM</a> &amp; <var>3</var>) &amp;&amp; (<a class="local col6 ref" href="#106Mask" title='Mask' data-ref="106Mask">Mask</a> &amp; <a class="macro" href="#62" title="0xff0" data-ref="_M/SGPR_BANK_MASK">SGPR_BANK_MASK</a>)) {</td></tr>
<tr><th id="504">504</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="112Shift" title='Shift' data-type='unsigned int' data-ref="112Shift">Shift</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" title='llvm::countTrailingZeros' data-ref="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE">countTrailingZeros</a>(<a class="local col9 ref" href="#109LM" title='LM' data-ref="109LM">LM</a>) &gt;&gt; <var>1</var>;</td></tr>
<tr><th id="505">505</th><td>    <b>if</b> (<a class="local col2 ref" href="#112Shift" title='Shift' data-ref="112Shift">Shift</a> &gt;= <a class="macro" href="#58" title="8" data-ref="_M/NUM_SGPR_BANKS">NUM_SGPR_BANKS</a>)</td></tr>
<tr><th id="506">506</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="507">507</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="113SB" title='SB' data-type='unsigned int' data-ref="113SB">SB</dfn> = <a class="local col8 ref" href="#108FreeBanks" title='FreeBanks' data-ref="108FreeBanks">FreeBanks</a> &gt;&gt; <a class="macro" href="#60" title="4" data-ref="_M/SGPR_BANK_OFFSET">SGPR_BANK_OFFSET</a>;</td></tr>
<tr><th id="508">508</th><td>    <a class="local col8 ref" href="#108FreeBanks" title='FreeBanks' data-ref="108FreeBanks">FreeBanks</a> = ((<a class="local col3 ref" href="#113SB" title='SB' data-ref="113SB">SB</a> &gt;&gt; <a class="local col2 ref" href="#112Shift" title='Shift' data-ref="112Shift">Shift</a>) | (<a class="local col3 ref" href="#113SB" title='SB' data-ref="113SB">SB</a> &lt;&lt; (<a class="macro" href="#58" title="8" data-ref="_M/NUM_SGPR_BANKS">NUM_SGPR_BANKS</a> - <a class="local col2 ref" href="#112Shift" title='Shift' data-ref="112Shift">Shift</a>))) &amp;</td></tr>
<tr><th id="509">509</th><td>                <a class="macro" href="#63" title="(0xff0 &gt;&gt; 4)" data-ref="_M/SGPR_BANK_SHIFTED_MASK">SGPR_BANK_SHIFTED_MASK</a>;</td></tr>
<tr><th id="510">510</th><td>    <a class="local col8 ref" href="#108FreeBanks" title='FreeBanks' data-ref="108FreeBanks">FreeBanks</a> &lt;&lt;= <a class="macro" href="#60" title="4" data-ref="_M/SGPR_BANK_OFFSET">SGPR_BANK_OFFSET</a>;</td></tr>
<tr><th id="511">511</th><td>  }</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;amdgpu-regbanks-reassign&quot;)) { if (FreeBanks) { dbgs() &lt;&lt; &quot;Potential reassignments of &quot; &lt;&lt; printReg(Reg, SubReg) &lt;&lt; &quot; to banks: &quot;; dumpFreeBanks(FreeBanks); dbgs() &lt;&lt; &apos;\n&apos;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (<a class="local col8 ref" href="#108FreeBanks" title='FreeBanks' data-ref="108FreeBanks">FreeBanks</a>) {</td></tr>
<tr><th id="514">514</th><td>          <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Potential reassignments of "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="tu member" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign8printRegEjj" title='(anonymous namespace)::GCNRegBankReassign::printReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign8printRegEjj">printReg</a>(<a class="local col4 ref" href="#104Reg" title='Reg' data-ref="104Reg">Reg</a>, <a class="local col5 ref" href="#105SubReg" title='SubReg' data-ref="105SubReg">SubReg</a>)</td></tr>
<tr><th id="515">515</th><td>                 <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" to banks: "</q>; <a class="tu member" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign13dumpFreeBanksEj" title='(anonymous namespace)::GCNRegBankReassign::dumpFreeBanks' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign13dumpFreeBanksEj">dumpFreeBanks</a>(<a class="local col8 ref" href="#108FreeBanks" title='FreeBanks' data-ref="108FreeBanks">FreeBanks</a>);</td></tr>
<tr><th id="516">516</th><td>          <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>; });</td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td>  <b>return</b> <a class="local col8 ref" href="#108FreeBanks" title='FreeBanks' data-ref="108FreeBanks">FreeBanks</a>;</td></tr>
<tr><th id="519">519</th><td>}</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm12MachineInstrEjj" title='(anonymous namespace)::GCNRegBankReassign::collectCandidates' data-type='void (anonymous namespace)::GCNRegBankReassign::collectCandidates(llvm::MachineInstr &amp; MI, unsigned int UsedBanks, unsigned int StallCycles)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm12MachineInstrEjj">collectCandidates</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>&amp; <dfn class="local col4 decl" id="114MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="114MI">MI</dfn>,</td></tr>
<tr><th id="522">522</th><td>                                           <em>unsigned</em> <dfn class="local col5 decl" id="115UsedBanks" title='UsedBanks' data-type='unsigned int' data-ref="115UsedBanks">UsedBanks</dfn>,</td></tr>
<tr><th id="523">523</th><td>                                           <em>unsigned</em> <dfn class="local col6 decl" id="116StallCycles" title='StallCycles' data-type='unsigned int' data-ref="116StallCycles">StallCycles</dfn>) {</td></tr>
<tr><th id="524">524</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;amdgpu-regbanks-reassign&quot;)) { MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col4 ref" href="#114MI" title='MI' data-ref="114MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td>  <b>if</b> (!<a class="local col6 ref" href="#116StallCycles" title='StallCycles' data-ref="116StallCycles">StallCycles</a>)</td></tr>
<tr><th id="527">527</th><td>    <b>return</b>;</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;amdgpu-regbanks-reassign&quot;)) { dbgs() &lt;&lt; &quot;Stall cycles = &quot; &lt;&lt; StallCycles &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Stall cycles = "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#116StallCycles" title='StallCycles' data-ref="116StallCycles">StallCycles</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="117I" title='I' data-type='unsigned int' data-ref="117I">I</dfn> = <var>0</var>, <dfn class="local col8 decl" id="118E" title='E' data-type='unsigned int' data-ref="118E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMasks" title='(anonymous namespace)::GCNRegBankReassign::OperandMasks' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMasks">OperandMasks</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col7 ref" href="#117I" title='I' data-ref="117I">I</a> + <var>1</var> &lt; <a class="local col8 ref" href="#118E" title='E' data-ref="118E">E</a>; ++<a class="local col7 ref" href="#117I" title='I' data-ref="117I">I</a>) {</td></tr>
<tr><th id="532">532</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="119J" title='J' data-type='unsigned int' data-ref="119J">J</dfn> = <a class="local col7 ref" href="#117I" title='I' data-ref="117I">I</a> + <var>1</var>; <a class="local col9 ref" href="#119J" title='J' data-ref="119J">J</a> != <a class="local col8 ref" href="#118E" title='E' data-ref="118E">E</a>; ++<a class="local col9 ref" href="#119J" title='J' data-ref="119J">J</a>) {</td></tr>
<tr><th id="533">533</th><td>      <b>if</b> (!(<a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMasks" title='(anonymous namespace)::GCNRegBankReassign::OperandMasks' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMasks">OperandMasks</a><a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#117I" title='I' data-ref="117I">I</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMask::Mask" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::Mask' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask::Mask">Mask</a> &amp; <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMasks" title='(anonymous namespace)::GCNRegBankReassign::OperandMasks' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMasks">OperandMasks</a><a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#119J" title='J' data-ref="119J">J</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMask::Mask" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::Mask' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask::Mask">Mask</a>))</td></tr>
<tr><th id="534">534</th><td>        <b>continue</b>;</td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="120Reg1" title='Reg1' data-type='unsigned int' data-ref="120Reg1">Reg1</dfn> = <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMasks" title='(anonymous namespace)::GCNRegBankReassign::OperandMasks' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMasks">OperandMasks</a><a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#117I" title='I' data-ref="117I">I</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMask::Reg" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::Reg' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask::Reg">Reg</a>;</td></tr>
<tr><th id="537">537</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="121Reg2" title='Reg2' data-type='unsigned int' data-ref="121Reg2">Reg2</dfn> = <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMasks" title='(anonymous namespace)::GCNRegBankReassign::OperandMasks' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMasks">OperandMasks</a><a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#119J" title='J' data-ref="119J">J</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMask::Reg" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::Reg' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask::Reg">Reg</a>;</td></tr>
<tr><th id="538">538</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="122SubReg1" title='SubReg1' data-type='unsigned int' data-ref="122SubReg1">SubReg1</dfn> = <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMasks" title='(anonymous namespace)::GCNRegBankReassign::OperandMasks' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMasks">OperandMasks</a><a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#117I" title='I' data-ref="117I">I</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMask::SubReg" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::SubReg' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask::SubReg">SubReg</a>;</td></tr>
<tr><th id="539">539</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="123SubReg2" title='SubReg2' data-type='unsigned int' data-ref="123SubReg2">SubReg2</dfn> = <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMasks" title='(anonymous namespace)::GCNRegBankReassign::OperandMasks' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMasks">OperandMasks</a><a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#119J" title='J' data-ref="119J">J</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMask::SubReg" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::SubReg' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask::SubReg">SubReg</a>;</td></tr>
<tr><th id="540">540</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="124Mask1" title='Mask1' data-type='unsigned int' data-ref="124Mask1">Mask1</dfn> = <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMasks" title='(anonymous namespace)::GCNRegBankReassign::OperandMasks' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMasks">OperandMasks</a><a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#117I" title='I' data-ref="117I">I</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMask::Mask" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::Mask' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask::Mask">Mask</a>;</td></tr>
<tr><th id="541">541</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="125Mask2" title='Mask2' data-type='unsigned int' data-ref="125Mask2">Mask2</dfn> = <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMasks" title='(anonymous namespace)::GCNRegBankReassign::OperandMasks' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMasks">OperandMasks</a><a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#119J" title='J' data-ref="119J">J</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::GCNRegBankReassign::OperandMask::Mask" title='(anonymous namespace)::GCNRegBankReassign::OperandMask::Mask' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::OperandMask::Mask">Mask</a>;</td></tr>
<tr><th id="542">542</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="126Size1" title='Size1' data-type='unsigned int' data-ref="126Size1">Size1</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm15countPopulationET_" title='llvm::countPopulation' data-ref="_ZN4llvm15countPopulationET_">countPopulation</a>(<a class="local col4 ref" href="#124Mask1" title='Mask1' data-ref="124Mask1">Mask1</a>);</td></tr>
<tr><th id="543">543</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="127Size2" title='Size2' data-type='unsigned int' data-ref="127Size2">Size2</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm15countPopulationET_" title='llvm::countPopulation' data-ref="_ZN4llvm15countPopulationET_">countPopulation</a>(<a class="local col5 ref" href="#125Mask2" title='Mask2' data-ref="125Mask2">Mask2</a>);</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;amdgpu-regbanks-reassign&quot;)) { dbgs() &lt;&lt; &quot;Conflicting operands: &quot; &lt;&lt; printReg(Reg1, SubReg1) &lt;&lt; &quot; and &quot; &lt;&lt; printReg(Reg2, SubReg2) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Conflicting operands: "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="tu member" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign8printRegEjj" title='(anonymous namespace)::GCNRegBankReassign::printReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign8printRegEjj">printReg</a>(<a class="local col0 ref" href="#120Reg1" title='Reg1' data-ref="120Reg1">Reg1</a>, <a class="local col2 ref" href="#122SubReg1" title='SubReg1' data-ref="122SubReg1">SubReg1</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a></td></tr>
<tr><th id="546">546</th><td>                      <q>" and "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="tu member" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign8printRegEjj" title='(anonymous namespace)::GCNRegBankReassign::printReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign8printRegEjj">printReg</a>(<a class="local col1 ref" href="#121Reg2" title='Reg2' data-ref="121Reg2">Reg2</a>, <a class="local col3 ref" href="#123SubReg2" title='SubReg2' data-ref="123SubReg2">SubReg2</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="128Weight" title='Weight' data-type='unsigned int' data-ref="128Weight">Weight</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign22getOperandGatherWeightERKN4llvm12MachineInstrEjjj" title='(anonymous namespace)::GCNRegBankReassign::getOperandGatherWeight' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign22getOperandGatherWeightERKN4llvm12MachineInstrEjjj">getOperandGatherWeight</a>(<a class="local col4 ref" href="#114MI" title='MI' data-ref="114MI">MI</a>, <a class="local col0 ref" href="#120Reg1" title='Reg1' data-ref="120Reg1">Reg1</a>, <a class="local col1 ref" href="#121Reg2" title='Reg2' data-ref="121Reg2">Reg2</a>, <a class="local col6 ref" href="#116StallCycles" title='StallCycles' data-ref="116StallCycles">StallCycles</a>);</td></tr>
<tr><th id="549">549</th><td>      <a class="local col8 ref" href="#128Weight" title='Weight' data-ref="128Weight">Weight</a> += <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::MLI" title='(anonymous namespace)::GCNRegBankReassign::MLI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::MLI">MLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo12getLoopDepthEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::getLoopDepth' data-ref="_ZNK4llvm15MachineLoopInfo12getLoopDepthEPKNS_17MachineBasicBlockE">getLoopDepth</a>(<a class="local col4 ref" href="#114MI" title='MI' data-ref="114MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()) * <var>10</var>;</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;amdgpu-regbanks-reassign&quot;)) { dbgs() &lt;&lt; &quot;Stall weight = &quot; &lt;&lt; Weight &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Stall weight = "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#128Weight" title='Weight' data-ref="128Weight">Weight</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="129FreeBanks1" title='FreeBanks1' data-type='unsigned int' data-ref="129FreeBanks1">FreeBanks1</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEjjjj" title='(anonymous namespace)::GCNRegBankReassign::getFreeBanks' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEjjjj">getFreeBanks</a>(<a class="local col0 ref" href="#120Reg1" title='Reg1' data-ref="120Reg1">Reg1</a>, <a class="local col2 ref" href="#122SubReg1" title='SubReg1' data-ref="122SubReg1">SubReg1</a>, <a class="local col4 ref" href="#124Mask1" title='Mask1' data-ref="124Mask1">Mask1</a>, <a class="local col5 ref" href="#115UsedBanks" title='UsedBanks' data-ref="115UsedBanks">UsedBanks</a>);</td></tr>
<tr><th id="554">554</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="130FreeBanks2" title='FreeBanks2' data-type='unsigned int' data-ref="130FreeBanks2">FreeBanks2</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEjjjj" title='(anonymous namespace)::GCNRegBankReassign::getFreeBanks' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign12getFreeBanksEjjjj">getFreeBanks</a>(<a class="local col1 ref" href="#121Reg2" title='Reg2' data-ref="121Reg2">Reg2</a>, <a class="local col3 ref" href="#123SubReg2" title='SubReg2' data-ref="123SubReg2">SubReg2</a>, <a class="local col5 ref" href="#125Mask2" title='Mask2' data-ref="125Mask2">Mask2</a>, <a class="local col5 ref" href="#115UsedBanks" title='UsedBanks' data-ref="115UsedBanks">UsedBanks</a>);</td></tr>
<tr><th id="555">555</th><td>      <b>if</b> (<a class="local col9 ref" href="#129FreeBanks1" title='FreeBanks1' data-ref="129FreeBanks1">FreeBanks1</a>)</td></tr>
<tr><th id="556">556</th><td>        <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::Candidates" title='(anonymous namespace)::GCNRegBankReassign::Candidates' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidates">Candidates</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign13CandidateList4pushEOKNS0_9CandidateE" title='(anonymous namespace)::GCNRegBankReassign::CandidateList::push' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign13CandidateList4pushEOKNS0_9CandidateE">push</a>(<a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate" title='(anonymous namespace)::GCNRegBankReassign::Candidate' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate">Candidate</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign9CandidateC1EPN4llvm12MachineInstrEjjj" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Candidate' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign9CandidateC1EPN4llvm12MachineInstrEjjj">(</a>&amp;<a class="local col4 ref" href="#114MI" title='MI' data-ref="114MI">MI</a>, <a class="local col0 ref" href="#120Reg1" title='Reg1' data-ref="120Reg1">Reg1</a>, <a class="local col9 ref" href="#129FreeBanks1" title='FreeBanks1' data-ref="129FreeBanks1">FreeBanks1</a>, <a class="local col8 ref" href="#128Weight" title='Weight' data-ref="128Weight">Weight</a></td></tr>
<tr><th id="557">557</th><td>                                    + ((<a class="local col7 ref" href="#127Size2" title='Size2' data-ref="127Size2">Size2</a> &gt; <a class="local col6 ref" href="#126Size1" title='Size1' data-ref="126Size1">Size1</a>) ? <var>1</var> : <var>0</var>)));</td></tr>
<tr><th id="558">558</th><td>      <b>if</b> (<a class="local col0 ref" href="#130FreeBanks2" title='FreeBanks2' data-ref="130FreeBanks2">FreeBanks2</a>)</td></tr>
<tr><th id="559">559</th><td>        <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::Candidates" title='(anonymous namespace)::GCNRegBankReassign::Candidates' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidates">Candidates</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign13CandidateList4pushEOKNS0_9CandidateE" title='(anonymous namespace)::GCNRegBankReassign::CandidateList::push' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign13CandidateList4pushEOKNS0_9CandidateE">push</a>(<a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate" title='(anonymous namespace)::GCNRegBankReassign::Candidate' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate">Candidate</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign9CandidateC1EPN4llvm12MachineInstrEjjj" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Candidate' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign9CandidateC1EPN4llvm12MachineInstrEjjj">(</a>&amp;<a class="local col4 ref" href="#114MI" title='MI' data-ref="114MI">MI</a>, <a class="local col1 ref" href="#121Reg2" title='Reg2' data-ref="121Reg2">Reg2</a>, <a class="local col0 ref" href="#130FreeBanks2" title='FreeBanks2' data-ref="130FreeBanks2">FreeBanks2</a>, <a class="local col8 ref" href="#128Weight" title='Weight' data-ref="128Weight">Weight</a></td></tr>
<tr><th id="560">560</th><td>                                    + ((<a class="local col6 ref" href="#126Size1" title='Size1' data-ref="126Size1">Size1</a> &gt; <a class="local col7 ref" href="#127Size2" title='Size2' data-ref="127Size2">Size2</a>) ? <var>1</var> : <var>0</var>)));</td></tr>
<tr><th id="561">561</th><td>    }</td></tr>
<tr><th id="562">562</th><td>  }</td></tr>
<tr><th id="563">563</th><td>}</td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118GCNRegBankReassign18computeStallCyclesEjjib" title='(anonymous namespace)::GCNRegBankReassign::computeStallCycles' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::computeStallCycles(unsigned int SrcReg, unsigned int Reg = &lt;null expr&gt;, int Bank = -1, bool Collect = false)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign18computeStallCyclesEjjib">computeStallCycles</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="131SrcReg" title='SrcReg' data-type='unsigned int' data-ref="131SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="566">566</th><td>                                                <em>unsigned</em> <dfn class="local col2 decl" id="132Reg" title='Reg' data-type='unsigned int' data-ref="132Reg">Reg</dfn>, <em>int</em> <dfn class="local col3 decl" id="133Bank" title='Bank' data-type='int' data-ref="133Bank">Bank</dfn>,</td></tr>
<tr><th id="567">567</th><td>                                                <em>bool</em> <dfn class="local col4 decl" id="134Collect" title='Collect' data-type='bool' data-ref="134Collect">Collect</dfn>) {</td></tr>
<tr><th id="568">568</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="135TotalStallCycles" title='TotalStallCycles' data-type='unsigned int' data-ref="135TotalStallCycles">TotalStallCycles</dfn> = <var>0</var>;</td></tr>
<tr><th id="569">569</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="136UsedBanks" title='UsedBanks' data-type='unsigned int' data-ref="136UsedBanks">UsedBanks</dfn> = <var>0</var>;</td></tr>
<tr><th id="570">570</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallSet.h.html#249" title='llvm::SmallSet&lt;const llvm::MachineInstr *, 16, std::less&lt;const llvm::MachineInstr *&gt; &gt;::SmallSet' data-ref="_ZN4llvm8SmallSetIPKNS_12MachineInstrELj16ESt4lessIS3_EEC1Ev"></a><dfn class="local col7 decl" id="137Visited" title='Visited' data-type='SmallSet&lt;const llvm::MachineInstr *, 16&gt;' data-ref="137Visited">Visited</dfn>;</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="138MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="138MI">MI</dfn> : <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::MRI" title='(anonymous namespace)::GCNRegBankReassign::MRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj" title='llvm::MachineRegisterInfo::use_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj">use_nodbg_instructions</a>(<a class="local col1 ref" href="#131SrcReg" title='SrcReg' data-ref="131SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="573">573</th><td>    <b>if</b> (<a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>())</td></tr>
<tr><th id="574">574</th><td>      <b>continue</b>;</td></tr>
<tr><th id="575">575</th><td>    <b>if</b> (!<a class="local col7 ref" href="#137Visited" title='Visited' data-ref="137Visited">Visited</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(&amp;<a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SmallPtrSetIterator&lt;const llvm::MachineInstr *&gt;, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="576">576</th><td>      <b>continue</b>;</td></tr>
<tr><th id="577">577</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="139StallCycles" title='StallCycles' data-type='unsigned int' data-ref="139StallCycles">StallCycles</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrERjji" title='(anonymous namespace)::GCNRegBankReassign::analyzeInst' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrERjji">analyzeInst</a>(<a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>, <span class='refarg'><a class="local col6 ref" href="#136UsedBanks" title='UsedBanks' data-ref="136UsedBanks">UsedBanks</a></span>, <a class="local col2 ref" href="#132Reg" title='Reg' data-ref="132Reg">Reg</a>, <a class="local col3 ref" href="#133Bank" title='Bank' data-ref="133Bank">Bank</a>);</td></tr>
<tr><th id="578">578</th><td>    <a class="local col5 ref" href="#135TotalStallCycles" title='TotalStallCycles' data-ref="135TotalStallCycles">TotalStallCycles</a> += <a class="local col9 ref" href="#139StallCycles" title='StallCycles' data-ref="139StallCycles">StallCycles</a>;</td></tr>
<tr><th id="579">579</th><td>    <b>if</b> (<a class="local col4 ref" href="#134Collect" title='Collect' data-ref="134Collect">Collect</a>)</td></tr>
<tr><th id="580">580</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm12MachineInstrEjj" title='(anonymous namespace)::GCNRegBankReassign::collectCandidates' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm12MachineInstrEjj">collectCandidates</a>(<span class='refarg'><a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a></span>, <a class="local col6 ref" href="#136UsedBanks" title='UsedBanks' data-ref="136UsedBanks">UsedBanks</a>, <a class="local col9 ref" href="#139StallCycles" title='StallCycles' data-ref="139StallCycles">StallCycles</a>);</td></tr>
<tr><th id="581">581</th><td>  }</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td>  <b>return</b> <a class="local col5 ref" href="#135TotalStallCycles" title='TotalStallCycles' data-ref="135TotalStallCycles">TotalStallCycles</a>;</td></tr>
<tr><th id="584">584</th><td>}</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118GCNRegBankReassign11scavengeRegERN4llvm12LiveIntervalEj" title='(anonymous namespace)::GCNRegBankReassign::scavengeReg' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::scavengeReg(llvm::LiveInterval &amp; LI, unsigned int Bank) const' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign11scavengeRegERN4llvm12LiveIntervalEj">scavengeReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>&amp; <dfn class="local col0 decl" id="140LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="140LI">LI</dfn>,</td></tr>
<tr><th id="587">587</th><td>                                         <em>unsigned</em> <dfn class="local col1 decl" id="141Bank" title='Bank' data-type='unsigned int' data-ref="141Bank">Bank</dfn>) <em>const</em> {</td></tr>
<tr><th id="588">588</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="142RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="142RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::MRI" title='(anonymous namespace)::GCNRegBankReassign::MRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col0 ref" href="#140LI" title='LI' data-ref="140LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>);</td></tr>
<tr><th id="589">589</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="143MaxNumRegs" title='MaxNumRegs' data-type='unsigned int' data-ref="143MaxNumRegs">MaxNumRegs</dfn> = (<a class="local col1 ref" href="#141Bank" title='Bank' data-ref="141Bank">Bank</a> &lt; <a class="macro" href="#57" title="4" data-ref="_M/NUM_VGPR_BANKS">NUM_VGPR_BANKS</a>) ? <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::MaxNumVGPRs" title='(anonymous namespace)::GCNRegBankReassign::MaxNumVGPRs' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::MaxNumVGPRs">MaxNumVGPRs</a></td></tr>
<tr><th id="590">590</th><td>                                                : <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::MaxNumSGPRs" title='(anonymous namespace)::GCNRegBankReassign::MaxNumSGPRs' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::MaxNumSGPRs">MaxNumSGPRs</a>;</td></tr>
<tr><th id="591">591</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="144MaxReg" title='MaxReg' data-type='unsigned int' data-ref="144MaxReg">MaxReg</dfn> = MaxNumRegs + (Bank &lt; <a class="macro" href="#57" title="4" data-ref="_M/NUM_VGPR_BANKS">NUM_VGPR_BANKS</a> ? AMDGPU::<span class='error' title="no member named &apos;VGPR0&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR0</span></td></tr>
<tr><th id="592">592</th><td>                                                        : AMDGPU::<span class='error' title="no member named &apos;SGPR0&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR0</span>);</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="145Reg" title='Reg' data-type='unsigned int' data-ref="145Reg">Reg</dfn> : <a class="local col2 ref" href="#142RC" title='RC' data-ref="142RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass12getRegistersEv" title='llvm::TargetRegisterClass::getRegisters' data-ref="_ZNK4llvm19TargetRegisterClass12getRegistersEv">getRegisters</a>()) {</td></tr>
<tr><th id="595">595</th><td>    <i>// Check occupancy limit.</i></td></tr>
<tr><th id="596">596</th><td>    <b>if</b> (TRI-&gt;<span class='error' title="no member named &apos;isSubRegisterEq&apos; in &apos;llvm::SIRegisterInfo&apos;">isSubRegisterEq</span>(Reg, MaxReg))</td></tr>
<tr><th id="597">597</th><td>      <b>break</b>;</td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::MRI" title='(anonymous namespace)::GCNRegBankReassign::MRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isAllocatableEj" title='llvm::MachineRegisterInfo::isAllocatable' data-ref="_ZNK4llvm19MachineRegisterInfo13isAllocatableEj">isAllocatable</a>(<a class="local col5 ref" href="#145Reg" title='Reg' data-ref="145Reg">Reg</a>) || <a class="tu member" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign14getPhysRegBankEj" title='(anonymous namespace)::GCNRegBankReassign::getPhysRegBank' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign14getPhysRegBankEj">getPhysRegBank</a>(<a class="local col5 ref" href="#145Reg" title='Reg' data-ref="145Reg">Reg</a>) != <a class="local col1 ref" href="#141Bank" title='Bank' data-ref="141Bank">Bank</a>)</td></tr>
<tr><th id="600">600</th><td>      <b>continue</b>;</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td>    <b>for</b> (<em>unsigned</em> I = <var>0</var>; CSRegs[I]; ++I)</td></tr>
<tr><th id="603">603</th><td>      <b>if</b> (TRI-&gt;<span class='error' title="no member named &apos;isSubRegisterEq&apos; in &apos;llvm::SIRegisterInfo&apos;">isSubRegisterEq</span>(Reg, CSRegs[I]) &amp;&amp;</td></tr>
<tr><th id="604">604</th><td>          !LRM-&gt;isPhysRegUsed(CSRegs[I]))</td></tr>
<tr><th id="605">605</th><td>        <b>return</b> AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;amdgpu-regbanks-reassign&quot;)) { dbgs() &lt;&lt; &quot;Trying register &quot; &lt;&lt; printReg(Reg) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Trying register "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="tu member" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign8printRegEjj" title='(anonymous namespace)::GCNRegBankReassign::printReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign8printRegEjj">printReg</a>(<a class="local col5 ref" href="#145Reg" title='Reg' data-ref="145Reg">Reg</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::LRM" title='(anonymous namespace)::GCNRegBankReassign::LRM' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::LRM">LRM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix17checkInterferenceERNS_12LiveIntervalEj" title='llvm::LiveRegMatrix::checkInterference' data-ref="_ZN4llvm13LiveRegMatrix17checkInterferenceERNS_12LiveIntervalEj">checkInterference</a>(<span class='refarg'><a class="local col0 ref" href="#140LI" title='LI' data-ref="140LI">LI</a></span>, <a class="local col5 ref" href="#145Reg" title='Reg' data-ref="145Reg">Reg</a>))</td></tr>
<tr><th id="610">610</th><td>      <b>return</b> <a class="local col5 ref" href="#145Reg" title='Reg' data-ref="145Reg">Reg</a>;</td></tr>
<tr><th id="611">611</th><td>  }</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td>  <b>return</b> AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="614">614</th><td>}</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118GCNRegBankReassign11tryReassignERNS0_9CandidateE" title='(anonymous namespace)::GCNRegBankReassign::tryReassign' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::tryReassign((anonymous namespace)::GCNRegBankReassign::Candidate &amp; C)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign11tryReassignERNS0_9CandidateE">tryReassign</dfn>(<a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate" title='(anonymous namespace)::GCNRegBankReassign::Candidate' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate">Candidate</a> &amp;<dfn class="local col6 decl" id="146C" title='C' data-type='(anonymous namespace)::GCNRegBankReassign::Candidate &amp;' data-ref="146C">C</dfn>) {</td></tr>
<tr><th id="617">617</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::LIS" title='(anonymous namespace)::GCNRegBankReassign::LIS' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals11hasIntervalEj" title='llvm::LiveIntervals::hasInterval' data-ref="_ZNK4llvm13LiveIntervals11hasIntervalEj">hasInterval</a>(<a class="local col6 ref" href="#146C" title='C' data-ref="146C">C</a>.<a class="tu ref" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Reg' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg">Reg</a>))</td></tr>
<tr><th id="618">618</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col7 decl" id="147LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="147LI">LI</dfn> = <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::LIS" title='(anonymous namespace)::GCNRegBankReassign::LIS' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col6 ref" href="#146C" title='C' data-ref="146C">C</a>.<a class="tu ref" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Reg' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg">Reg</a>);</td></tr>
<tr><th id="621">621</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;amdgpu-regbanks-reassign&quot;)) { dbgs() &lt;&lt; &quot;Try reassign &quot; &lt;&lt; printReg(C.Reg) &lt;&lt; &quot; in &quot;; C.MI-&gt;dump(); LI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Try reassign "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="tu member" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign8printRegEjj" title='(anonymous namespace)::GCNRegBankReassign::printReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign8printRegEjj">printReg</a>(<a class="local col6 ref" href="#146C" title='C' data-ref="146C">C</a>.<a class="tu ref" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Reg' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg">Reg</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" in "</q>; <a class="local col6 ref" href="#146C" title='C' data-ref="146C">C</a>.<a class="tu ref" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::MI" title='(anonymous namespace)::GCNRegBankReassign::Candidate::MI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>();</td></tr>
<tr><th id="622">622</th><td>             <a class="local col7 ref" href="#147LI" title='LI' data-ref="147LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval4dumpEv" title='llvm::LiveInterval::dump' data-ref="_ZNK4llvm12LiveInterval4dumpEv">dump</a>());</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td>  <i>// For each candidate bank walk all instructions in the range of live</i></td></tr>
<tr><th id="625">625</th><td><i>  // interval and check if replacing the register with one belonging to</i></td></tr>
<tr><th id="626">626</th><td><i>  // the candidate bank reduces conflicts.</i></td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="148OrigStalls" title='OrigStalls' data-type='unsigned int' data-ref="148OrigStalls">OrigStalls</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign18computeStallCyclesEjjib" title='(anonymous namespace)::GCNRegBankReassign::computeStallCycles' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign18computeStallCyclesEjjib">computeStallCycles</a>(<a class="local col6 ref" href="#146C" title='C' data-ref="146C">C</a>.<a class="tu ref" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Reg' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg">Reg</a>);</td></tr>
<tr><th id="629">629</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;amdgpu-regbanks-reassign&quot;)) { dbgs() &lt;&lt; &quot;--- Stall cycles in range = &quot; &lt;&lt; OrigStalls &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"--- Stall cycles in range = "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#148OrigStalls" title='OrigStalls' data-ref="148OrigStalls">OrigStalls</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="630">630</th><td>  <b>if</b> (!<a class="local col8 ref" href="#148OrigStalls" title='OrigStalls' data-ref="148OrigStalls">OrigStalls</a>)</td></tr>
<tr><th id="631">631</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td>  <b>struct</b> <dfn class="local col9 type" id="149BankStall" title='BankStall' data-ref="149BankStall">BankStall</dfn> {</td></tr>
<tr><th id="634">634</th><td>    BankStall(<em>unsigned</em> <dfn class="local col0 decl" id="150b" title='b' data-type='unsigned int' data-ref="150b">b</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="151s" title='s' data-type='unsigned int' data-ref="151s">s</dfn>) : <a class="local col2 member" href="#152Bank" title='Bank' data-ref="152Bank">Bank</a>(<a class="local col0 ref" href="#150b" title='b' data-ref="150b">b</a>), <a class="local col3 member" href="#153Stalls" title='Stalls' data-ref="153Stalls">Stalls</a>(<a class="local col1 ref" href="#151s" title='s' data-ref="151s">s</a>) {};</td></tr>
<tr><th id="635">635</th><td>    <em>bool</em> <b>operator</b>&lt; (<em>const</em> <a class="local col9 type" href="#149BankStall" title='BankStall' data-ref="149BankStall">BankStall</a> &amp;<dfn class="local col4 decl" id="154RHS" title='RHS' data-type='const BankStall &amp;' data-ref="154RHS">RHS</dfn>) <em>const</em> { <b>return</b> <a class="local col3 member" href="#153Stalls" title='Stalls' data-ref="153Stalls">Stalls</a> &gt; <a class="local col4 ref" href="#154RHS" title='RHS' data-ref="154RHS">RHS</a>.<a class="local col3 member" href="#153Stalls" title='Stalls' data-ref="153Stalls">Stalls</a>; }</td></tr>
<tr><th id="636">636</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="152Bank" title='Bank' data-type='unsigned int' data-ref="152Bank">Bank</dfn>;</td></tr>
<tr><th id="637">637</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="153Stalls" title='Stalls' data-type='unsigned int' data-ref="153Stalls">Stalls</dfn>;</td></tr>
<tr><th id="638">638</th><td>  };</td></tr>
<tr><th id="639">639</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="local col9 type" href="#149BankStall" title='BankStall' data-ref="149BankStall">BankStall</a>, <var>8</var>&gt; <a class="tu ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-use='c' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="155BankStalls" title='BankStalls' data-type='SmallVector&lt;BankStall, 8&gt;' data-ref="155BankStalls">BankStalls</dfn>;</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td>  <b>for</b> (<em>int</em> <dfn class="local col6 decl" id="156Bank" title='Bank' data-type='int' data-ref="156Bank">Bank</dfn> = <var>0</var>; <a class="local col6 ref" href="#156Bank" title='Bank' data-ref="156Bank">Bank</a> &lt; <a class="macro" href="#59" title="(4 + 8)" data-ref="_M/NUM_BANKS">NUM_BANKS</a>; ++<a class="local col6 ref" href="#156Bank" title='Bank' data-ref="156Bank">Bank</a>) {</td></tr>
<tr><th id="642">642</th><td>    <b>if</b> (<a class="local col6 ref" href="#146C" title='C' data-ref="146C">C</a>.<a class="tu ref" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::FreeBanks" title='(anonymous namespace)::GCNRegBankReassign::Candidate::FreeBanks' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::FreeBanks">FreeBanks</a> &amp; (<var>1</var> &lt;&lt; <a class="local col6 ref" href="#156Bank" title='Bank' data-ref="156Bank">Bank</a>)) {</td></tr>
<tr><th id="643">643</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;amdgpu-regbanks-reassign&quot;)) { dbgs() &lt;&lt; &quot;Trying bank &quot; &lt;&lt; printBank(Bank) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Trying bank "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="tu member" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign9printBankEj" title='(anonymous namespace)::GCNRegBankReassign::printBank' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign9printBankEj">printBank</a>(<a class="local col6 ref" href="#156Bank" title='Bank' data-ref="156Bank">Bank</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="644">644</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="157Stalls" title='Stalls' data-type='unsigned int' data-ref="157Stalls">Stalls</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign18computeStallCyclesEjjib" title='(anonymous namespace)::GCNRegBankReassign::computeStallCycles' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign18computeStallCyclesEjjib">computeStallCycles</a>(<a class="local col6 ref" href="#146C" title='C' data-ref="146C">C</a>.<a class="tu ref" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Reg' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg">Reg</a>, <a class="local col6 ref" href="#146C" title='C' data-ref="146C">C</a>.<a class="tu ref" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Reg' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg">Reg</a>, <a class="local col6 ref" href="#156Bank" title='Bank' data-ref="156Bank">Bank</a>);</td></tr>
<tr><th id="645">645</th><td>      <b>if</b> (<a class="local col7 ref" href="#157Stalls" title='Stalls' data-ref="157Stalls">Stalls</a> &lt; <a class="local col8 ref" href="#148OrigStalls" title='OrigStalls' data-ref="148OrigStalls">OrigStalls</a>) {</td></tr>
<tr><th id="646">646</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;amdgpu-regbanks-reassign&quot;)) { dbgs() &lt;&lt; &quot;With bank &quot; &lt;&lt; printBank(Bank) &lt;&lt; &quot; -&gt; &quot; &lt;&lt; Stalls &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"With bank "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="tu member" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign9printBankEj" title='(anonymous namespace)::GCNRegBankReassign::printBank' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign9printBankEj">printBank</a>(<a class="local col6 ref" href="#156Bank" title='Bank' data-ref="156Bank">Bank</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" -&gt; "</q></td></tr>
<tr><th id="647">647</th><td>                     <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#157Stalls" title='Stalls' data-ref="157Stalls">Stalls</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="648">648</th><td>        <a class="local col5 ref" href="#155BankStalls" title='BankStalls' data-ref="155BankStalls">BankStalls</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 type" href="#149BankStall" title='BankStall' data-ref="149BankStall">BankStall</a>((<em>unsigned</em>)<a class="local col6 ref" href="#156Bank" title='Bank' data-ref="156Bank">Bank</a>, <a class="local col7 ref" href="#157Stalls" title='Stalls' data-ref="157Stalls">Stalls</a>));</td></tr>
<tr><th id="649">649</th><td>      }</td></tr>
<tr><th id="650">650</th><td>    }</td></tr>
<tr><th id="651">651</th><td>  }</td></tr>
<tr><th id="652">652</th><td>  <span class="namespace">std::</span><a class="local col8 ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#158sort" title='sort' data-ref="158sort">sort</a>(<a class="local col5 ref" href="#155BankStalls" title='BankStalls' data-ref="155BankStalls">BankStalls</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="local col5 ref" href="#155BankStalls" title='BankStalls' data-ref="155BankStalls">BankStalls</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>());</td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="159OrigReg" title='OrigReg' data-type='unsigned int' data-ref="159OrigReg">OrigReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::VRM" title='(anonymous namespace)::GCNRegBankReassign::VRM' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::VRM">VRM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7getPhysEj" title='llvm::VirtRegMap::getPhys' data-ref="_ZNK4llvm10VirtRegMap7getPhysEj">getPhys</a>(<a class="local col6 ref" href="#146C" title='C' data-ref="146C">C</a>.<a class="tu ref" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Reg' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg">Reg</a>);</td></tr>
<tr><th id="655">655</th><td>  <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::LRM" title='(anonymous namespace)::GCNRegBankReassign::LRM' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::LRM">LRM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE" title='llvm::LiveRegMatrix::unassign' data-ref="_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE">unassign</a>(<span class='refarg'><a class="local col7 ref" href="#147LI" title='LI' data-ref="147LI">LI</a></span>);</td></tr>
<tr><th id="656">656</th><td>  <b>while</b> (!<a class="local col5 ref" href="#155BankStalls" title='BankStalls' data-ref="155BankStalls">BankStalls</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="657">657</th><td>    <a class="local col9 type" href="#149BankStall" title='BankStall' data-ref="149BankStall">BankStall</a> <dfn class="local col0 decl" id="160BS" title='BS' data-type='BankStall' data-ref="160BS">BS</dfn> = <a class="local col5 ref" href="#155BankStalls" title='BankStalls' data-ref="155BankStalls">BankStalls</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-use='c' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="658">658</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="161Reg" title='Reg' data-type='unsigned int' data-ref="161Reg">Reg</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign11scavengeRegERN4llvm12LiveIntervalEj" title='(anonymous namespace)::GCNRegBankReassign::scavengeReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign11scavengeRegERN4llvm12LiveIntervalEj">scavengeReg</a>(<span class='refarg'><a class="local col7 ref" href="#147LI" title='LI' data-ref="147LI">LI</a></span>, <a class="local col0 ref" href="#160BS" title='BS' data-ref="160BS">BS</a>.<a class="local col2 ref" href="#152Bank" title='Bank' data-ref="152Bank">Bank</a>);</td></tr>
<tr><th id="659">659</th><td>    <b>if</b> (Reg == AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>) {</td></tr>
<tr><th id="660">660</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;amdgpu-regbanks-reassign&quot;)) { dbgs() &lt;&lt; &quot;No free registers in bank &quot; &lt;&lt; printBank(BS.Bank) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"No free registers in bank "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="tu member" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign9printBankEj" title='(anonymous namespace)::GCNRegBankReassign::printBank' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign9printBankEj">printBank</a>(<a class="local col0 ref" href="#160BS" title='BS' data-ref="160BS">BS</a>.<a class="local col2 ref" href="#152Bank" title='Bank' data-ref="152Bank">Bank</a>)</td></tr>
<tr><th id="661">661</th><td>                   <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="662">662</th><td>      <b>continue</b>;</td></tr>
<tr><th id="663">663</th><td>    }</td></tr>
<tr><th id="664">664</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;amdgpu-regbanks-reassign&quot;)) { dbgs() &lt;&lt; &quot;Found free register &quot; &lt;&lt; printReg(Reg) &lt;&lt; (LRM-&gt;isPhysRegUsed(Reg) ? &quot;&quot; : &quot; (new)&quot;) &lt;&lt; &quot; in bank &quot; &lt;&lt; printBank(BS.Bank) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Found free register "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="tu member" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign8printRegEjj" title='(anonymous namespace)::GCNRegBankReassign::printReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign8printRegEjj">printReg</a>(<a class="local col1 ref" href="#161Reg" title='Reg' data-ref="161Reg">Reg</a>)</td></tr>
<tr><th id="665">665</th><td>                 <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> (<a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::LRM" title='(anonymous namespace)::GCNRegBankReassign::LRM' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::LRM">LRM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZNK4llvm13LiveRegMatrix13isPhysRegUsedEj" title='llvm::LiveRegMatrix::isPhysRegUsed' data-ref="_ZNK4llvm13LiveRegMatrix13isPhysRegUsedEj">isPhysRegUsed</a>(<a class="local col1 ref" href="#161Reg" title='Reg' data-ref="161Reg">Reg</a>) ? <q>""</q> : <q>" (new)"</q>)</td></tr>
<tr><th id="666">666</th><td>                 <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" in bank "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="tu member" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign9printBankEj" title='(anonymous namespace)::GCNRegBankReassign::printBank' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign9printBankEj">printBank</a>(<a class="local col0 ref" href="#160BS" title='BS' data-ref="160BS">BS</a>.<a class="local col2 ref" href="#152Bank" title='Bank' data-ref="152Bank">Bank</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td>    <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::LRM" title='(anonymous namespace)::GCNRegBankReassign::LRM' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::LRM">LRM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix6assignERNS_12LiveIntervalEj" title='llvm::LiveRegMatrix::assign' data-ref="_ZN4llvm13LiveRegMatrix6assignERNS_12LiveIntervalEj">assign</a>(<span class='refarg'><a class="local col7 ref" href="#147LI" title='LI' data-ref="147LI">LI</a></span>, <a class="local col1 ref" href="#161Reg" title='Reg' data-ref="161Reg">Reg</a>);</td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;amdgpu-regbanks-reassign&quot;)) { dbgs() &lt;&lt; &quot;--- Cycles saved: &quot; &lt;&lt; OrigStalls - BS.Stalls &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"--- Cycles saved: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#148OrigStalls" title='OrigStalls' data-ref="148OrigStalls">OrigStalls</a> - <a class="local col0 ref" href="#160BS" title='BS' data-ref="160BS">BS</a>.<a class="local col3 ref" href="#153Stalls" title='Stalls' data-ref="153Stalls">Stalls</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td>    <b>return</b> <a class="local col8 ref" href="#148OrigStalls" title='OrigStalls' data-ref="148OrigStalls">OrigStalls</a> - <a class="local col0 ref" href="#160BS" title='BS' data-ref="160BS">BS</a>.<a class="local col3 ref" href="#153Stalls" title='Stalls' data-ref="153Stalls">Stalls</a>;</td></tr>
<tr><th id="673">673</th><td>  }</td></tr>
<tr><th id="674">674</th><td>  <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::LRM" title='(anonymous namespace)::GCNRegBankReassign::LRM' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::LRM">LRM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix6assignERNS_12LiveIntervalEj" title='llvm::LiveRegMatrix::assign' data-ref="_ZN4llvm13LiveRegMatrix6assignERNS_12LiveIntervalEj">assign</a>(<span class='refarg'><a class="local col7 ref" href="#147LI" title='LI' data-ref="147LI">LI</a></span>, <a class="local col9 ref" href="#159OrigReg" title='OrigReg' data-ref="159OrigReg">OrigReg</a>);</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="677">677</th><td>}</td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm15MachineFunctionEb" title='(anonymous namespace)::GCNRegBankReassign::collectCandidates' data-type='unsigned int (anonymous namespace)::GCNRegBankReassign::collectCandidates(llvm::MachineFunction &amp; MF, bool Collect = true)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm15MachineFunctionEb">collectCandidates</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="162MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="162MF">MF</dfn>,</td></tr>
<tr><th id="680">680</th><td>                                               <em>bool</em> <dfn class="local col3 decl" id="163Collect" title='Collect' data-type='bool' data-ref="163Collect">Collect</dfn>) {</td></tr>
<tr><th id="681">681</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="164TotalStallCycles" title='TotalStallCycles' data-type='unsigned int' data-ref="164TotalStallCycles">TotalStallCycles</dfn> = <var>0</var>;</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="165MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="165MBB">MBB</dfn> : <a class="local col2 ref" href="#162MF" title='MF' data-ref="162MF">MF</a>) {</td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;amdgpu-regbanks-reassign&quot;)) { if (Collect) { if (MBB.getName().empty()) dbgs() &lt;&lt; &quot;bb.&quot; &lt;&lt; MBB.getNumber(); else dbgs() &lt;&lt; MBB.getName(); dbgs() &lt;&lt; &quot;:\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (<a class="local col3 ref" href="#163Collect" title='Collect' data-ref="163Collect">Collect</a>) {</td></tr>
<tr><th id="686">686</th><td>            <b>if</b> (<a class="local col5 ref" href="#165MBB" title='MBB' data-ref="165MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7getNameEv" title='llvm::MachineBasicBlock::getName' data-ref="_ZNK4llvm17MachineBasicBlock7getNameEv">getName</a>().<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv">empty</a>()) <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"bb."</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col5 ref" href="#165MBB" title='MBB' data-ref="165MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>();</td></tr>
<tr><th id="687">687</th><td>            <b>else</b> <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col5 ref" href="#165MBB" title='MBB' data-ref="165MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7getNameEv" title='llvm::MachineBasicBlock::getName' data-ref="_ZNK4llvm17MachineBasicBlock7getNameEv">getName</a>(); <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":\n"</q>;</td></tr>
<tr><th id="688">688</th><td>          });</td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="166MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="166MI">MI</dfn> : <a class="local col5 ref" href="#165MBB" title='MBB' data-ref="165MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6instrsEv" title='llvm::MachineBasicBlock::instrs' data-ref="_ZN4llvm17MachineBasicBlock6instrsEv">instrs</a>()) {</td></tr>
<tr><th id="691">691</th><td>      <b>if</b> (<a class="local col6 ref" href="#166MI" title='MI' data-ref="166MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>())</td></tr>
<tr><th id="692">692</th><td>          <b>continue</b>; <i>// we analyze the instructions inside the bundle individually</i></td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="167UsedBanks" title='UsedBanks' data-type='unsigned int' data-ref="167UsedBanks">UsedBanks</dfn> = <var>0</var>;</td></tr>
<tr><th id="695">695</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="168StallCycles" title='StallCycles' data-type='unsigned int' data-ref="168StallCycles">StallCycles</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrERjji" title='(anonymous namespace)::GCNRegBankReassign::analyzeInst' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrERjji">analyzeInst</a>(<a class="local col6 ref" href="#166MI" title='MI' data-ref="166MI">MI</a>, <span class='refarg'><a class="local col7 ref" href="#167UsedBanks" title='UsedBanks' data-ref="167UsedBanks">UsedBanks</a></span>);</td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td>      <b>if</b> (<a class="local col3 ref" href="#163Collect" title='Collect' data-ref="163Collect">Collect</a>)</td></tr>
<tr><th id="698">698</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm12MachineInstrEjj" title='(anonymous namespace)::GCNRegBankReassign::collectCandidates' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm12MachineInstrEjj">collectCandidates</a>(<span class='refarg'><a class="local col6 ref" href="#166MI" title='MI' data-ref="166MI">MI</a></span>, <a class="local col7 ref" href="#167UsedBanks" title='UsedBanks' data-ref="167UsedBanks">UsedBanks</a>, <a class="local col8 ref" href="#168StallCycles" title='StallCycles' data-ref="168StallCycles">StallCycles</a>);</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td>      <a class="local col4 ref" href="#164TotalStallCycles" title='TotalStallCycles' data-ref="164TotalStallCycles">TotalStallCycles</a> += <a class="local col8 ref" href="#168StallCycles" title='StallCycles' data-ref="168StallCycles">StallCycles</a>;</td></tr>
<tr><th id="701">701</th><td>    }</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;amdgpu-regbanks-reassign&quot;)) { if (Collect) { dbgs() &lt;&lt; &apos;\n&apos;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<b>if</b> (<a class="local col3 ref" href="#163Collect" title='Collect' data-ref="163Collect">Collect</a>) { <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>; });</td></tr>
<tr><th id="704">704</th><td>  }</td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td>  <b>return</b> <a class="local col4 ref" href="#164TotalStallCycles" title='TotalStallCycles' data-ref="164TotalStallCycles">TotalStallCycles</a>;</td></tr>
<tr><th id="707">707</th><td>}</td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118GCNRegBankReassign16removeCandidatesEj" title='(anonymous namespace)::GCNRegBankReassign::removeCandidates' data-type='void (anonymous namespace)::GCNRegBankReassign::removeCandidates(unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign16removeCandidatesEj">removeCandidates</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="169Reg" title='Reg' data-type='unsigned int' data-ref="169Reg">Reg</dfn>) {</td></tr>
<tr><th id="710">710</th><td>  <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::Candidates" title='(anonymous namespace)::GCNRegBankReassign::Candidates' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidates">Candidates</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list9remove_ifET_" title='std::__cxx11::list::remove_if' data-use='c' data-ref="_ZNSt7__cxx114list9remove_ifET_">remove_if</a>([Reg, <b>this</b>](<em>const</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate" title='(anonymous namespace)::GCNRegBankReassign::Candidate' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate">Candidate</a>&amp; <dfn class="local col0 decl" id="170C" title='C' data-type='const (anonymous namespace)::GCNRegBankReassign::Candidate &amp;' data-ref="170C">C</dfn>) {</td></tr>
<tr><th id="711">711</th><td>    <b>return</b> C.MI-&gt;readsRegister(Reg, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an lvalue of type &apos;const llvm::SIRegisterInfo *&apos;">TRI</span>);</td></tr>
<tr><th id="712">712</th><td>  });</td></tr>
<tr><th id="713">713</th><td>}</td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118GCNRegBankReassign12verifyCyclesERN4llvm15MachineFunctionEjj" title='(anonymous namespace)::GCNRegBankReassign::verifyCycles' data-type='bool (anonymous namespace)::GCNRegBankReassign::verifyCycles(llvm::MachineFunction &amp; MF, unsigned int OriginalCycles, unsigned int CyclesSaved)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign12verifyCyclesERN4llvm15MachineFunctionEjj">verifyCycles</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="171MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="171MF">MF</dfn>,</td></tr>
<tr><th id="716">716</th><td>                                      <em>unsigned</em> <dfn class="local col2 decl" id="172OriginalCycles" title='OriginalCycles' data-type='unsigned int' data-ref="172OriginalCycles">OriginalCycles</dfn>,</td></tr>
<tr><th id="717">717</th><td>                                      <em>unsigned</em> <dfn class="local col3 decl" id="173CyclesSaved" title='CyclesSaved' data-type='unsigned int' data-ref="173CyclesSaved">CyclesSaved</dfn>) {</td></tr>
<tr><th id="718">718</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="174StallCycles" title='StallCycles' data-type='unsigned int' data-ref="174StallCycles">StallCycles</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm15MachineFunctionEb" title='(anonymous namespace)::GCNRegBankReassign::collectCandidates' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm15MachineFunctionEb">collectCandidates</a>(<span class='refarg'><a class="local col1 ref" href="#171MF" title='MF' data-ref="171MF">MF</a></span>, <b>false</b>);</td></tr>
<tr><th id="719">719</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;amdgpu-regbanks-reassign&quot;)) { dbgs() &lt;&lt; &quot;=== After the pass &quot; &lt;&lt; StallCycles &lt;&lt; &quot; stall cycles left\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"=== After the pass "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#174StallCycles" title='StallCycles' data-ref="174StallCycles">StallCycles</a></td></tr>
<tr><th id="720">720</th><td>               <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" stall cycles left\n"</q>);</td></tr>
<tr><th id="721">721</th><td>  <b>return</b> <a class="local col4 ref" href="#174StallCycles" title='StallCycles' data-ref="174StallCycles">StallCycles</a> + <a class="local col3 ref" href="#173CyclesSaved" title='CyclesSaved' data-ref="173CyclesSaved">CyclesSaved</a> == <a class="local col2 ref" href="#172OriginalCycles" title='OriginalCycles' data-ref="172OriginalCycles">OriginalCycles</a>;</td></tr>
<tr><th id="722">722</th><td>}</td></tr>
<tr><th id="723">723</th><td></td></tr>
<tr><th id="724">724</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign" title='(anonymous namespace)::GCNRegBankReassign' data-ref="(anonymousnamespace)::GCNRegBankReassign">GCNRegBankReassign</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118GCNRegBankReassign20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::GCNRegBankReassign::runOnMachineFunction' data-type='bool (anonymous namespace)::GCNRegBankReassign::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="175MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="175MF">MF</dfn>) {</td></tr>
<tr><th id="725">725</th><td>  <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::ST" title='(anonymous namespace)::GCNRegBankReassign::ST' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::ST">ST</a> = &amp;<a class="local col5 ref" href="#175MF" title='MF' data-ref="175MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="726">726</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::ST" title='(anonymous namespace)::GCNRegBankReassign::ST' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget18hasRegisterBankingEv" title='llvm::GCNSubtarget::hasRegisterBanking' data-ref="_ZNK4llvm12GCNSubtarget18hasRegisterBankingEv">hasRegisterBanking</a>() || <a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col5 ref" href="#175MF" title='MF' data-ref="175MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="727">727</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td>  <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::MRI" title='(anonymous namespace)::GCNRegBankReassign::MRI' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::MRI">MRI</a> = &amp;<a class="local col5 ref" href="#175MF" title='MF' data-ref="175MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="730">730</th><td>  <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI">TRI</a> = <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::ST" title='(anonymous namespace)::GCNRegBankReassign::ST' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="731">731</th><td>  <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::MLI" title='(anonymous namespace)::GCNRegBankReassign::MLI' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::MLI">MLI</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="732">732</th><td>  <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::VRM" title='(anonymous namespace)::GCNRegBankReassign::VRM' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::VRM">VRM</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>&gt;();</td></tr>
<tr><th id="733">733</th><td>  <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::LRM" title='(anonymous namespace)::GCNRegBankReassign::LRM' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::LRM">LRM</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>&gt;();</td></tr>
<tr><th id="734">734</th><td>  <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::LIS" title='(anonymous namespace)::GCNRegBankReassign::LIS' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::LIS">LIS</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col6 decl" id="176MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="176MFI">MFI</dfn> = <a class="local col5 ref" href="#175MF" title='MF' data-ref="175MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="737">737</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="177Occupancy" title='Occupancy' data-type='unsigned int' data-ref="177Occupancy">Occupancy</dfn> = <a class="local col6 ref" href="#176MFI" title='MFI' data-ref="176MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo12getOccupancyEv" title='llvm::SIMachineFunctionInfo::getOccupancy' data-ref="_ZNK4llvm21SIMachineFunctionInfo12getOccupancyEv">getOccupancy</a>();</td></tr>
<tr><th id="738">738</th><td>  <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::MaxNumVGPRs" title='(anonymous namespace)::GCNRegBankReassign::MaxNumVGPRs' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::MaxNumVGPRs">MaxNumVGPRs</a> = <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::ST" title='(anonymous namespace)::GCNRegBankReassign::ST' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsERKNS_15MachineFunctionE" title='llvm::GCNSubtarget::getMaxNumVGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsERKNS_15MachineFunctionE">getMaxNumVGPRs</a>(<a class="local col5 ref" href="#175MF" title='MF' data-ref="175MF">MF</a>);</td></tr>
<tr><th id="739">739</th><td>  <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::MaxNumSGPRs" title='(anonymous namespace)::GCNRegBankReassign::MaxNumSGPRs' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::MaxNumSGPRs">MaxNumSGPRs</a> = <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::ST" title='(anonymous namespace)::GCNRegBankReassign::ST' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE" title='llvm::GCNSubtarget::getMaxNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE">getMaxNumSGPRs</a>(<a class="local col5 ref" href="#175MF" title='MF' data-ref="175MF">MF</a>);</td></tr>
<tr><th id="740">740</th><td>  <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::MaxNumVGPRs" title='(anonymous namespace)::GCNRegBankReassign::MaxNumVGPRs' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::MaxNumVGPRs">MaxNumVGPRs</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::ST" title='(anonymous namespace)::GCNRegBankReassign::ST' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsEj" title='llvm::GCNSubtarget::getMaxNumVGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsEj">getMaxNumVGPRs</a>(<a class="local col7 ref" href="#177Occupancy" title='Occupancy' data-ref="177Occupancy">Occupancy</a>), <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::MaxNumVGPRs" title='(anonymous namespace)::GCNRegBankReassign::MaxNumVGPRs' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::MaxNumVGPRs">MaxNumVGPRs</a>);</td></tr>
<tr><th id="741">741</th><td>  <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::MaxNumSGPRs" title='(anonymous namespace)::GCNRegBankReassign::MaxNumSGPRs' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::MaxNumSGPRs">MaxNumSGPRs</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::ST" title='(anonymous namespace)::GCNRegBankReassign::ST' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsEjb" title='llvm::GCNSubtarget::getMaxNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsEjb">getMaxNumSGPRs</a>(<a class="local col7 ref" href="#177Occupancy" title='Occupancy' data-ref="177Occupancy">Occupancy</a>, <b>true</b>), <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::MaxNumSGPRs" title='(anonymous namespace)::GCNRegBankReassign::MaxNumSGPRs' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::MaxNumSGPRs">MaxNumSGPRs</a>);</td></tr>
<tr><th id="742">742</th><td></td></tr>
<tr><th id="743">743</th><td>  <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::CSRegs" title='(anonymous namespace)::GCNRegBankReassign::CSRegs' data-use='w' data-ref="(anonymousnamespace)::GCNRegBankReassign::CSRegs">CSRegs</a> = <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::TRI" title='(anonymous namespace)::GCNRegBankReassign::TRI' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm14SIRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</a>(&amp;<a class="local col5 ref" href="#175MF" title='MF' data-ref="175MF">MF</a>);</td></tr>
<tr><th id="744">744</th><td></td></tr>
<tr><th id="745">745</th><td>  RegsUsed.resize(AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>.getNumRegs() +</td></tr>
<tr><th id="746">746</th><td>                  TRI-&gt;<span class='error' title="no member named &apos;getEncodingValue&apos; in &apos;llvm::SIRegisterInfo&apos;">getEncodingValue</span>(AMDGPU::<span class='error' title="no member named &apos;SGPR_NULL&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_NULL</span>) / <var>2</var> + <var>1</var>);</td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;amdgpu-regbanks-reassign&quot;)) { dbgs() &lt;&lt; &quot;=== RegBanks reassign analysis on function &quot; &lt;&lt; MF.getName() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"=== RegBanks reassign analysis on function "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col5 ref" href="#175MF" title='MF' data-ref="175MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>()</td></tr>
<tr><th id="749">749</th><td>               <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="178StallCycles" title='StallCycles' data-type='unsigned int' data-ref="178StallCycles">StallCycles</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm15MachineFunctionEb" title='(anonymous namespace)::GCNRegBankReassign::collectCandidates' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm15MachineFunctionEb">collectCandidates</a>(<span class='refarg'><a class="local col5 ref" href="#175MF" title='MF' data-ref="175MF">MF</a></span>);</td></tr>
<tr><th id="752">752</th><td>  <a class="ref" href="#65" title='NumStallsDetected' data-ref="NumStallsDetected">NumStallsDetected</a> <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticpLEj" title='llvm::Statistic::operator+=' data-ref="_ZN4llvm9StatisticpLEj">+=</a> <a class="local col8 ref" href="#178StallCycles" title='StallCycles' data-ref="178StallCycles">StallCycles</a>;</td></tr>
<tr><th id="753">753</th><td></td></tr>
<tr><th id="754">754</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;amdgpu-regbanks-reassign&quot;)) { dbgs() &lt;&lt; &quot;=== &quot; &lt;&lt; StallCycles &lt;&lt; &quot; stall cycles detected in &quot; &quot;function &quot; &lt;&lt; MF.getName() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"=== "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#178StallCycles" title='StallCycles' data-ref="178StallCycles">StallCycles</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" stall cycles detected in "</q></td></tr>
<tr><th id="755">755</th><td>                  <q>"function "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col5 ref" href="#175MF" title='MF' data-ref="175MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td>  <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::Candidates" title='(anonymous namespace)::GCNRegBankReassign::Candidates' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidates">Candidates</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list4sortEv" title='std::__cxx11::list::sort' data-use='c' data-ref="_ZNSt7__cxx114list4sortEv">sort</a>();</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;amdgpu-regbanks-reassign&quot;)) { dbgs() &lt;&lt; &quot;\nCandidates:\n\n&quot;; for (auto C : Candidates) C.dump(this); dbgs() &lt;&lt; &quot;\n\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nCandidates:\n\n"</q>;</td></tr>
<tr><th id="760">760</th><td>        <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="179C" title='C' data-type='(anonymous namespace)::GCNRegBankReassign::Candidate' data-ref="179C">C</dfn> : <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::Candidates" title='(anonymous namespace)::GCNRegBankReassign::Candidates' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidates">Candidates</a>) <a class="local col9 ref" href="#759" title='C' data-ref="179C">C</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign9Candidate4dumpEPKS0_" title='(anonymous namespace)::GCNRegBankReassign::Candidate::dump' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign9Candidate4dumpEPKS0_">dump</a>(<b>this</b>);</td></tr>
<tr><th id="761">761</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n\n"</q>);</td></tr>
<tr><th id="762">762</th><td></td></tr>
<tr><th id="763">763</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="180CyclesSaved" title='CyclesSaved' data-type='unsigned int' data-ref="180CyclesSaved">CyclesSaved</dfn> = <var>0</var>;</td></tr>
<tr><th id="764">764</th><td>  <b>while</b> (!<a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::Candidates" title='(anonymous namespace)::GCNRegBankReassign::Candidates' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidates">Candidates</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list5emptyEv" title='std::__cxx11::list::empty' data-use='c' data-ref="_ZNKSt7__cxx114list5emptyEv">empty</a>()) {</td></tr>
<tr><th id="765">765</th><td>    <a class="tu type" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate" title='(anonymous namespace)::GCNRegBankReassign::Candidate' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate">Candidate</a> <dfn class="local col1 decl" id="181C" title='C' data-type='(anonymous namespace)::GCNRegBankReassign::Candidate' data-ref="181C">C</dfn> = <a class="tu ref fake" href="#83" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Candidate' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign9CandidateC1ERKS1_"></a><a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::Candidates" title='(anonymous namespace)::GCNRegBankReassign::Candidates' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidates">Candidates</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list4backEv" title='std::__cxx11::list::back' data-use='c' data-ref="_ZNSt7__cxx114list4backEv">back</a>();</td></tr>
<tr><th id="766">766</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="182LocalCyclesSaved" title='LocalCyclesSaved' data-type='unsigned int' data-ref="182LocalCyclesSaved">LocalCyclesSaved</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign11tryReassignERNS0_9CandidateE" title='(anonymous namespace)::GCNRegBankReassign::tryReassign' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign11tryReassignERNS0_9CandidateE">tryReassign</a>(<span class='refarg'><a class="local col1 ref" href="#181C" title='C' data-ref="181C">C</a></span>);</td></tr>
<tr><th id="767">767</th><td>    <a class="local col0 ref" href="#180CyclesSaved" title='CyclesSaved' data-ref="180CyclesSaved">CyclesSaved</a> += <a class="local col2 ref" href="#182LocalCyclesSaved" title='LocalCyclesSaved' data-ref="182LocalCyclesSaved">LocalCyclesSaved</a>;</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td>    <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#VerifyStallCycles" title='VerifyStallCycles' data-use='m' data-ref="VerifyStallCycles">VerifyStallCycles</a> &gt; <var>1</var> &amp;&amp; !<a class="tu member" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign12verifyCyclesERN4llvm15MachineFunctionEjj" title='(anonymous namespace)::GCNRegBankReassign::verifyCycles' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign12verifyCyclesERN4llvm15MachineFunctionEjj">verifyCycles</a>(<span class='refarg'><a class="local col5 ref" href="#175MF" title='MF' data-ref="175MF">MF</a></span>, <a class="local col8 ref" href="#178StallCycles" title='StallCycles' data-ref="178StallCycles">StallCycles</a>, <a class="local col0 ref" href="#180CyclesSaved" title='CyclesSaved' data-ref="180CyclesSaved">CyclesSaved</a>))</td></tr>
<tr><th id="770">770</th><td>      <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"RegBank reassign stall cycles verification failed."</q>);</td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td>    <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::Candidates" title='(anonymous namespace)::GCNRegBankReassign::Candidates' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidates">Candidates</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list8pop_backEv" title='std::__cxx11::list::pop_back' data-use='c' data-ref="_ZNSt7__cxx114list8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="773">773</th><td>    <b>if</b> (<a class="local col2 ref" href="#182LocalCyclesSaved" title='LocalCyclesSaved' data-ref="182LocalCyclesSaved">LocalCyclesSaved</a>) {</td></tr>
<tr><th id="774">774</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign16removeCandidatesEj" title='(anonymous namespace)::GCNRegBankReassign::removeCandidates' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign16removeCandidatesEj">removeCandidates</a>(<a class="local col1 ref" href="#181C" title='C' data-ref="181C">C</a>.<a class="tu ref" href="#(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg" title='(anonymous namespace)::GCNRegBankReassign::Candidate::Reg' data-use='r' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidate::Reg">Reg</a>);</td></tr>
<tr><th id="775">775</th><td>      computeStallCycles(C.Reg, AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>, -<var>1</var>, <b>true</b>);</td></tr>
<tr><th id="776">776</th><td>      <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::Candidates" title='(anonymous namespace)::GCNRegBankReassign::Candidates' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidates">Candidates</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list4sortEv" title='std::__cxx11::list::sort' data-use='c' data-ref="_ZNSt7__cxx114list4sortEv">sort</a>();</td></tr>
<tr><th id="777">777</th><td></td></tr>
<tr><th id="778">778</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;amdgpu-regbanks-reassign&quot;)) { dbgs() &lt;&lt; &quot;\nCandidates:\n\n&quot;; for (auto C : Candidates) C.dump(this); dbgs() &lt;&lt; &quot;\n\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nCandidates:\n\n"</q>;</td></tr>
<tr><th id="779">779</th><td>            <b>for</b> (<em>auto</em> <dfn class="local col3 decl" id="183C" title='C' data-type='(anonymous namespace)::GCNRegBankReassign::Candidate' data-ref="183C">C</dfn> : <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::Candidates" title='(anonymous namespace)::GCNRegBankReassign::Candidates' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidates">Candidates</a>)</td></tr>
<tr><th id="780">780</th><td>              <a class="local col3 ref" href="#778" title='C' data-ref="183C">C</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_118GCNRegBankReassign9Candidate4dumpEPKS0_" title='(anonymous namespace)::GCNRegBankReassign::Candidate::dump' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNRegBankReassign9Candidate4dumpEPKS0_">dump</a>(<b>this</b>);</td></tr>
<tr><th id="781">781</th><td>            <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n\n"</q>);</td></tr>
<tr><th id="782">782</th><td>    }</td></tr>
<tr><th id="783">783</th><td>  }</td></tr>
<tr><th id="784">784</th><td>  <a class="ref" href="#67" title='NumStallsRecovered' data-ref="NumStallsRecovered">NumStallsRecovered</a> <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticpLEj" title='llvm::Statistic::operator+=' data-ref="_ZN4llvm9StatisticpLEj">+=</a> <a class="local col0 ref" href="#180CyclesSaved" title='CyclesSaved' data-ref="180CyclesSaved">CyclesSaved</a>;</td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;amdgpu-regbanks-reassign&quot;)) { dbgs() &lt;&lt; &quot;=== After the pass &quot; &lt;&lt; CyclesSaved &lt;&lt; &quot; cycles saved in function &quot; &lt;&lt; MF.getName() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"=== After the pass "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#180CyclesSaved" title='CyclesSaved' data-ref="180CyclesSaved">CyclesSaved</a></td></tr>
<tr><th id="787">787</th><td>               <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" cycles saved in function "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col5 ref" href="#175MF" title='MF' data-ref="175MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td>  <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::Candidates" title='(anonymous namespace)::GCNRegBankReassign::Candidates' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::Candidates">Candidates</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list5clearEv" title='std::__cxx11::list::clear' data-use='c' data-ref="_ZNSt7__cxx114list5clearEv">clear</a>();</td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#VerifyStallCycles" title='VerifyStallCycles' data-use='m' data-ref="VerifyStallCycles">VerifyStallCycles</a> == <var>1</var> &amp;&amp; !<a class="tu member" href="#_ZN12_GLOBAL__N_118GCNRegBankReassign12verifyCyclesERN4llvm15MachineFunctionEjj" title='(anonymous namespace)::GCNRegBankReassign::verifyCycles' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNRegBankReassign12verifyCyclesERN4llvm15MachineFunctionEjj">verifyCycles</a>(<span class='refarg'><a class="local col5 ref" href="#175MF" title='MF' data-ref="175MF">MF</a></span>, <a class="local col8 ref" href="#178StallCycles" title='StallCycles' data-ref="178StallCycles">StallCycles</a>, <a class="local col0 ref" href="#180CyclesSaved" title='CyclesSaved' data-ref="180CyclesSaved">CyclesSaved</a>))</td></tr>
<tr><th id="792">792</th><td>    <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"RegBank reassign stall cycles verification failed."</q>);</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td>  <a class="tu member" href="#(anonymousnamespace)::GCNRegBankReassign::RegsUsed" title='(anonymous namespace)::GCNRegBankReassign::RegsUsed' data-use='m' data-ref="(anonymousnamespace)::GCNRegBankReassign::RegsUsed">RegsUsed</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5clearEv" title='llvm::BitVector::clear' data-ref="_ZN4llvm9BitVector5clearEv">clear</a>();</td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td>  <b>return</b> <a class="local col0 ref" href="#180CyclesSaved" title='CyclesSaved' data-ref="180CyclesSaved">CyclesSaved</a> &gt; <var>0</var>;</td></tr>
<tr><th id="797">797</th><td>}</td></tr>
<tr><th id="798">798</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
