{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576117487735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576117487736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 20:24:47 2019 " "Processing started: Wed Dec 11 20:24:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576117487736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117487736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117487736 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576117488552 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576117488553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sprite_Color_Mapper " "Found entity 1: Sprite_Color_Mapper" {  } { { "Sprite_Color_Mapper.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/Sprite_Color_Mapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keymapper_.sv 1 1 " "Found 1 design units, including 1 entities, in source file keymapper_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KeyMapper_ " "Found entity 1: KeyMapper_" {  } { { "KeyMapper_.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/KeyMapper_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/keyboard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/Color_Mapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wavetable_synthesizer_harm_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file wavetable_synthesizer_harm_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wavetable_synthesizer_harm_4 " "Found entity 1: wavetable_synthesizer_harm_4" {  } { { "wavetable_synthesizer_harm_4.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/wavetable_synthesizer_harm_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wavetable_synthesizer_harm_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file wavetable_synthesizer_harm_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wavetable_synthesizer_harm_3 " "Found entity 1: wavetable_synthesizer_harm_3" {  } { { "wavetable_synthesizer_harm_3.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/wavetable_synthesizer_harm_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wavetable_synthesizer_harm_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file wavetable_synthesizer_harm_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wavetable_synthesizer_harm_2 " "Found entity 1: wavetable_synthesizer_harm_2" {  } { { "wavetable_synthesizer_harm_2.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/wavetable_synthesizer_harm_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse.sv 1 1 " "Found 1 design units, including 1 entities, in source file pulse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pulse " "Found entity 1: pulse" {  } { { "pulse.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/pulse.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/test_memory.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "memory_contents.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/memory_contents.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/tristate.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_mclk.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_mclk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_MCLK " "Found entity 1: clock_divider_MCLK" {  } { { "clock_divider_MCLK.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/clock_divider_MCLK.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_sample.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_sample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_sample " "Found entity 1: clock_divider_sample" {  } { { "clock_divider_sample.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/clock_divider_sample.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "Synchronizers.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/Synchronizers.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497751 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "Synchronizers.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/Synchronizers.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497751 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "Synchronizers.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/Synchronizers.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/nios_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system " "Found entity 1: nios_system" {  } { { "nios_system/synthesis/nios_system.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/nios_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_irq_mapper " "Found entity 1: nios_system_irq_mapper" {  } { { "nios_system/synthesis/submodules/nios_system_irq_mapper.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0 " "Found entity 1: nios_system_mm_interconnect_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "nios_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "nios_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497903 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497967 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576117497971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576117497971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_003_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497974 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_003 " "Found entity 2: nios_system_mm_interconnect_0_router_003" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576117497977 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576117497977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_002_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497979 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_002 " "Found entity 2: nios_system_mm_interconnect_0_router_002" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576117497988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576117497988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_001_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497990 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_001 " "Found entity 2: nios_system_mm_interconnect_0_router_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117497990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117497990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576117498000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576117498000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498003 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router " "Found entity 2: nios_system_mm_interconnect_0_router" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117498003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117498017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117498030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117498039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117498049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117498061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117498071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file nios_system/synthesis/submodules/nios_system_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sdram_pll_dffpipe_l2c " "Found entity 1: nios_system_sdram_pll_dffpipe_l2c" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_pll.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498085 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_sdram_pll_stdsync_sv6 " "Found entity 2: nios_system_sdram_pll_stdsync_sv6" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_pll.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498085 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_sdram_pll_altpll_lqa2 " "Found entity 3: nios_system_sdram_pll_altpll_lqa2" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_pll.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498085 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_sdram_pll " "Found entity 4: nios_system_sdram_pll" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_pll.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117498085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sdram_input_efifo_module " "Found entity 1: nios_system_sdram_input_efifo_module" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498100 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_sdram " "Found entity 2: nios_system_sdram" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117498100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_otg_hpi_data " "Found entity 1: nios_system_otg_hpi_data" {  } { { "nios_system/synthesis/submodules/nios_system_otg_hpi_data.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117498105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_otg_hpi_cs " "Found entity 1: nios_system_otg_hpi_cs" {  } { { "nios_system/synthesis/submodules/nios_system_otg_hpi_cs.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117498110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_otg_hpi_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_otg_hpi_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_otg_hpi_addr " "Found entity 1: nios_system_otg_hpi_addr" {  } { { "nios_system/synthesis/submodules/nios_system_otg_hpi_addr.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_otg_hpi_addr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117498120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_onchip_memory2_0 " "Found entity 1: nios_system_onchip_memory2_0" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117498127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0 " "Found entity 1: nios_system_nios2_gen2_0" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117498139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: nios_system_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498181 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: nios_system_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498181 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: nios_system_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498181 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: nios_system_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498181 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498181 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498181 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: nios_system_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498181 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498181 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498181 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498181 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498181 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498181 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: nios_system_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498181 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: nios_system_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498181 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: nios_system_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498181 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: nios_system_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498181 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: nios_system_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498181 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498181 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: nios_system_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498181 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: nios_system_nios2_gen2_0_cpu_nios2_oci" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498181 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_nios2_gen2_0_cpu " "Found entity 21: nios_system_nios2_gen2_0_cpu" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117498181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios_system_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117498192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios_system_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117498211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios_system_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117498222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios_system_nios2_gen2_0_cpu_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117498236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_keyboard " "Found entity 1: nios_system_keyboard" {  } { { "nios_system/synthesis/submodules/nios_system_keyboard.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_keyboard.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117498246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_system_jtag_uart_0_sim_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498263 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_jtag_uart_0_scfifo_w " "Found entity 2: nios_system_jtag_uart_0_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498263 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_system_jtag_uart_0_sim_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498263 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_jtag_uart_0_scfifo_r " "Found entity 4: nios_system_jtag_uart_0_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498263 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_jtag_uart_0 " "Found entity 5: nios_system_jtag_uart_0" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117498263 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1576117498271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117498274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117498280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/vga_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117498287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117498297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117498297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_interface-Behavorial " "Found design unit 1: audio_interface-Behavorial" {  } { { "audio_interface.vhd" "" { Text "C:/ECE_385/FinalProject_synth_sampler/audio_interface.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117499049 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_interface " "Found entity 1: audio_interface" {  } { { "audio_interface.vhd" "" { Text "C:/ECE_385/FinalProject_synth_sampler/audio_interface.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117499049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117499049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Final_Project_top " "Found entity 1: Final_Project_top" {  } { { "Final_Project_top.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/Final_Project_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117499065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117499065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keymapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file keymapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KeyMapper " "Found entity 1: KeyMapper" {  } { { "KeyMapper.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/KeyMapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117499074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117499074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_interface_plat.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_interface_plat.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_interface_plat " "Found entity 1: audio_interface_plat" {  } { { "audio_interface_plat.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/audio_interface_plat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117499082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117499082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wavetable_synthesizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file wavetable_synthesizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wavetable_synthesizer " "Found entity 1: wavetable_synthesizer" {  } { { "wavetable_synthesizer.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/wavetable_synthesizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117499089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117499089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117499099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117499099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "reg_16.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/reg_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117499108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117499108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_incrementer.sv 1 1 " "Found 1 design units, including 1 entities, in source file address_incrementer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Address_Incrementer " "Found entity 1: Address_Incrementer" {  } { { "Address_Incrementer.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/Address_Incrementer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117499116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117499116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "samplerkeymapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file samplerkeymapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SamplerKeymapper_keyboard " "Found entity 1: SamplerKeymapper_keyboard" {  } { { "SamplerKeymapper.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/SamplerKeymapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117499127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117499127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notecounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file notecounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 noteCounter " "Found entity 1: noteCounter" {  } { { "noteCounter.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/noteCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117499137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117499137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "increment INCREMENT incrementControl.sv(6) " "Verilog HDL Declaration information at incrementControl.sv(6): object \"increment\" differs only in case from object \"INCREMENT\" in the same scope" {  } { { "incrementControl.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/incrementControl.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576117499143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file incrementcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 incrementControl " "Found entity 1: incrementControl" {  } { { "incrementControl.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/incrementControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117499147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117499147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sampleraddresscontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file sampleraddresscontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 samplerAddressControl " "Found entity 1: samplerAddressControl" {  } { { "samplerAddressControl.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/samplerAddressControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117499157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117499157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4 " "Found entity 1: MUX4" {  } { { "MUX4.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/MUX4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117499164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117499164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multinotecontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file multinotecontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MultinoteController " "Found entity 1: MultinoteController" {  } { { "MultinoteController.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/MultinoteController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117499176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117499176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressadder.sv 1 1 " "Found 1 design units, including 1 entities, in source file addressadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addressAdder " "Found entity 1: addressAdder" {  } { { "addressAdder.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/addressAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117499184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117499184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_sel ADDR_SEL NoteProducer.sv(5) " "Verilog HDL Declaration information at NoteProducer.sv(5): object \"addr_sel\" differs only in case from object \"ADDR_SEL\" in the same scope" {  } { { "NoteProducer.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/NoteProducer.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576117499190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noteproducer.sv 1 1 " "Found 1 design units, including 1 entities, in source file noteproducer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoteProducer " "Found entity 1: NoteProducer" {  } { { "NoteProducer.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/NoteProducer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117499194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117499194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_20 " "Found entity 1: reg_20" {  } { { "reg_20.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/reg_20.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117499204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117499204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorytestingtoplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorytestingtoplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryTestingTopLevel " "Found entity 1: memoryTestingTopLevel" {  } { { "memoryTestingTopLevel.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/memoryTestingTopLevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117499214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117499214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_select.sv 1 1 " "Found 1 design units, including 1 entities, in source file button_select.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button_select " "Found entity 1: button_select" {  } { { "button_select.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/button_select.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117499229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117499229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_data.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_data.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4_DATA " "Found entity 1: MUX4_DATA" {  } { { "MUX4_DATA.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/MUX4_DATA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117499235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117499235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiple_wavetable_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiple_wavetable_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiple_wavetable_module " "Found entity 1: multiple_wavetable_module" {  } { { "multiple_wavetable_module.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/multiple_wavetable_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117499243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117499243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "samplerkeymapper_drum.sv 1 1 " "Found 1 design units, including 1 entities, in source file samplerkeymapper_drum.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SamplerKeymapper_drum " "Found entity 1: SamplerKeymapper_drum" {  } { { "SamplerKeymapper_drum.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/SamplerKeymapper_drum.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117499250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117499250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4_1bit " "Found entity 1: MUX4_1bit" {  } { { "MUX4_1bit.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/MUX4_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117499260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117499260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wavetable_synthesizer_harm_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file wavetable_synthesizer_harm_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wavetable_synthesizer_harm_5 " "Found entity 1: wavetable_synthesizer_harm_5" {  } { { "wavetable_synthesizer_harm_5.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/wavetable_synthesizer_harm_5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117499272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117499272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wavetable_synthesizer_harm_6.sv 1 1 " "Found 1 design units, including 1 entities, in source file wavetable_synthesizer_harm_6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wavetable_synthesizer_harm_6 " "Found entity 1: wavetable_synthesizer_harm_6" {  } { { "wavetable_synthesizer_harm_6.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/wavetable_synthesizer_harm_6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117499283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117499283 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "keycode_check.sv " "Can't analyze file -- file keycode_check.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1576117499288 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done1 NoteProducer.sv(31) " "Verilog HDL Implicit Net warning at NoteProducer.sv(31): created implicit net for \"done1\"" {  } { { "NoteProducer.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/NoteProducer.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117499290 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done2 NoteProducer.sv(32) " "Verilog HDL Implicit Net warning at NoteProducer.sv(32): created implicit net for \"done2\"" {  } { { "NoteProducer.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/NoteProducer.sv" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117499290 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done3 NoteProducer.sv(33) " "Verilog HDL Implicit Net warning at NoteProducer.sv(33): created implicit net for \"done3\"" {  } { { "NoteProducer.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/NoteProducer.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117499290 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done4 NoteProducer.sv(34) " "Verilog HDL Implicit Net warning at NoteProducer.sv(34): created implicit net for \"done4\"" {  } { { "NoteProducer.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/NoteProducer.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117499290 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset memoryTestingTopLevel.sv(12) " "Verilog HDL Implicit Net warning at memoryTestingTopLevel.sv(12): created implicit net for \"Reset\"" {  } { { "memoryTestingTopLevel.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/memoryTestingTopLevel.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117499290 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram.v(318) " "Verilog HDL or VHDL warning at nios_system_sdram.v(318): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1576117499318 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram.v(328) " "Verilog HDL or VHDL warning at nios_system_sdram.v(328): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1576117499318 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram.v(338) " "Verilog HDL or VHDL warning at nios_system_sdram.v(338): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1576117499318 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram.v(682) " "Verilog HDL or VHDL warning at nios_system_sdram.v(682): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1576117499320 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_Project_top " "Elaborating entity \"Final_Project_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576117499567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "Final_Project_top.sv" "hpi_io_inst" { Text "C:/ECE_385/FinalProject_synth_sampler/Final_Project_top.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117499598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system nios_system:nios_system " "Elaborating entity \"nios_system\" for hierarchy \"nios_system:nios_system\"" {  } { { "Final_Project_top.sv" "nios_system" { Text "C:/ECE_385/FinalProject_synth_sampler/Final_Project_top.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117499617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_0 nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_system_jtag_uart_0\" for hierarchy \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\"" {  } { { "nios_system/synthesis/nios_system.v" "jtag_uart_0" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/nios_system.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117499664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_0_scfifo_w nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_system_jtag_uart_0_scfifo_w\" for hierarchy \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "the_nios_system_jtag_uart_0_scfifo_w" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117499686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "wfifo" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117500483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117500522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117500522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117500522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117500522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117500522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117500522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117500522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117500522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117500522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117500522 ""}  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576117500522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/ECE_385/FinalProject_synth_sampler/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117500601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117500601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117500605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/ECE_385/FinalProject_synth_sampler/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117500636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117500636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/ECE_385/FinalProject_synth_sampler/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117500642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/ECE_385/FinalProject_synth_sampler/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117500673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117500673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/ECE_385/FinalProject_synth_sampler/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117500681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/ECE_385/FinalProject_synth_sampler/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117500748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117500748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/ECE_385/FinalProject_synth_sampler/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117500758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/ECE_385/FinalProject_synth_sampler/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117500824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117500824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/ECE_385/FinalProject_synth_sampler/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117500832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/ECE_385/FinalProject_synth_sampler/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117500896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117500896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/ECE_385/FinalProject_synth_sampler/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117500904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_0_scfifo_r nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_system_jtag_uart_0_scfifo_r\" for hierarchy \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "the_nios_system_jtag_uart_0_scfifo_r" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117500944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "nios_system_jtag_uart_0_alt_jtag_atlantic" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117501331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117501363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117501363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117501363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117501363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117501363 ""}  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576117501363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117501515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117501666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_keyboard nios_system:nios_system\|nios_system_keyboard:keyboard " "Elaborating entity \"nios_system_keyboard\" for hierarchy \"nios_system:nios_system\|nios_system_keyboard:keyboard\"" {  } { { "nios_system/synthesis/nios_system.v" "keyboard" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/nios_system.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117501722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0 nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"nios_system_nios2_gen2_0\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\"" {  } { { "nios_system/synthesis/nios_system.v" "nios2_gen2_0" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/nios_system.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117501744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu " "Elaborating entity \"nios_system_nios2_gen2_0_cpu\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v" "cpu" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117501766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_test_bench nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_test_bench:the_nios_system_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_test_bench\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_test_bench:the_nios_system_nios2_gen2_0_cpu_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_test_bench" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117501878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_register_bank_a_module nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "nios_system_nios2_gen2_0_cpu_register_bank_a" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117501905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117502115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117502144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117502145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117502145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117502145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117502145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117502145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117502145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117502145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117502145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117502145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117502145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117502145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117502145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117502145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117502145 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576117502145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/ECE_385/FinalProject_synth_sampler/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117502210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117502210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117502215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_register_bank_b_module nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "nios_system_nios2_gen2_0_cpu_register_bank_b" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117502259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 4577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117502316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_debug nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117502354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117502413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117502427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117502427 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576117502427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_break nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117502435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117502491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117502512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_itrace nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_system_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117502532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117502552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "nios_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117502613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_fifo nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117502631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117502673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117502698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117502717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_pib nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_system_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_system_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117502736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_im nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_im:the_nios_system_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_im:the_nios_system_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117502754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_avalon_reg nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117502777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_ocimem nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117502799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "nios_system_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117502849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117502903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117502922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117502922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117502922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117502922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117502922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117502922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117502922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117502922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117502922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117502922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117502922 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576117502922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/ECE_385/FinalProject_synth_sampler/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117502986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117502986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117502991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_debug_slave_wrapper nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117503039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_debug_slave_tck nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_system_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117503061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_debug_slave_sysclk nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117503105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "nios_system_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117503195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117503208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117503208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117503208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117503208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117503208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117503208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117503208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117503208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117503208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117503208 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576117503208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117503216 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117503231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117503240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117503273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_onchip_memory2_0 nios_system:nios_system\|nios_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_system_onchip_memory2_0\" for hierarchy \"nios_system:nios_system\|nios_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nios_system/synthesis/nios_system.v" "onchip_memory2_0" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/nios_system.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117503365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:nios_system\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:nios_system\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "the_altsyncram" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117503460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:nios_system\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:nios_system\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117503479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:nios_system\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:nios_system\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117503479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117503479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117503479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117503479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117503479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117503479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117503479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117503479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117503479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117503479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117503479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117503479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117503479 ""}  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576117503479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e8h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e8h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e8h1 " "Found entity 1: altsyncram_e8h1" {  } { { "db/altsyncram_e8h1.tdf" "" { Text "C:/ECE_385/FinalProject_synth_sampler/db/altsyncram_e8h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117503543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117503543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e8h1 nios_system:nios_system\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_e8h1:auto_generated " "Elaborating entity \"altsyncram_e8h1\" for hierarchy \"nios_system:nios_system\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_e8h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117503548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_otg_hpi_addr nios_system:nios_system\|nios_system_otg_hpi_addr:otg_hpi_addr " "Elaborating entity \"nios_system_otg_hpi_addr\" for hierarchy \"nios_system:nios_system\|nios_system_otg_hpi_addr:otg_hpi_addr\"" {  } { { "nios_system/synthesis/nios_system.v" "otg_hpi_addr" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/nios_system.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117503800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_otg_hpi_cs nios_system:nios_system\|nios_system_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"nios_system_otg_hpi_cs\" for hierarchy \"nios_system:nios_system\|nios_system_otg_hpi_cs:otg_hpi_cs\"" {  } { { "nios_system/synthesis/nios_system.v" "otg_hpi_cs" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/nios_system.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117503818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_otg_hpi_data nios_system:nios_system\|nios_system_otg_hpi_data:otg_hpi_data " "Elaborating entity \"nios_system_otg_hpi_data\" for hierarchy \"nios_system:nios_system\|nios_system_otg_hpi_data:otg_hpi_data\"" {  } { { "nios_system/synthesis/nios_system.v" "otg_hpi_data" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/nios_system.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117503836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram nios_system:nios_system\|nios_system_sdram:sdram " "Elaborating entity \"nios_system_sdram\" for hierarchy \"nios_system:nios_system\|nios_system_sdram:sdram\"" {  } { { "nios_system/synthesis/nios_system.v" "sdram" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/nios_system.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117503880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_input_efifo_module nios_system:nios_system\|nios_system_sdram:sdram\|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module " "Elaborating entity \"nios_system_sdram_input_efifo_module\" for hierarchy \"nios_system:nios_system\|nios_system_sdram:sdram\|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module\"" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "the_nios_system_sdram_input_efifo_module" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117503988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_pll nios_system:nios_system\|nios_system_sdram_pll:sdram_pll " "Elaborating entity \"nios_system_sdram_pll\" for hierarchy \"nios_system:nios_system\|nios_system_sdram_pll:sdram_pll\"" {  } { { "nios_system/synthesis/nios_system.v" "sdram_pll" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/nios_system.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117504017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_pll_stdsync_sv6 nios_system:nios_system\|nios_system_sdram_pll:sdram_pll\|nios_system_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"nios_system_sdram_pll_stdsync_sv6\" for hierarchy \"nios_system:nios_system\|nios_system_sdram_pll:sdram_pll\|nios_system_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_pll.v" "stdsync2" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_sdram_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117504047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_pll_dffpipe_l2c nios_system:nios_system\|nios_system_sdram_pll:sdram_pll\|nios_system_sdram_pll_stdsync_sv6:stdsync2\|nios_system_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"nios_system_sdram_pll_dffpipe_l2c\" for hierarchy \"nios_system:nios_system\|nios_system_sdram_pll:sdram_pll\|nios_system_sdram_pll_stdsync_sv6:stdsync2\|nios_system_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_pll.v" "dffpipe3" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117504064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_pll_altpll_lqa2 nios_system:nios_system\|nios_system_sdram_pll:sdram_pll\|nios_system_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"nios_system_sdram_pll_altpll_lqa2\" for hierarchy \"nios_system:nios_system\|nios_system_sdram_pll:sdram_pll\|nios_system_sdram_pll_altpll_lqa2:sd1\"" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_pll.v" "sd1" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117504082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0 nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_system_mm_interconnect_0\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_system/synthesis/nios_system.v" "mm_interconnect_0" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/nios_system.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117504101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117504490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117504532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117504556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117504583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117504610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117504637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117504662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:otg_hpi_data_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:otg_hpi_data_s1_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "otg_hpi_data_s1_translator" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117504688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117504765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117504789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117504811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117504840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117504868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117504969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117505060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router " "Elaborating entity \"nios_system_mm_interconnect_0_router\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117505193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_default_decode nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\|nios_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\|nios_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117505233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_001 nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_system_mm_interconnect_0_router_001\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_001" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117505251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_001_default_decode nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\|nios_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\|nios_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117505317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_002 nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_system_mm_interconnect_0_router_002\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_002" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117505336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_002_default_decode nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\|nios_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\|nios_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117505358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_003 nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios_system_mm_interconnect_0_router_003\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_003" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117505377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_003_default_decode nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003\|nios_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003\|nios_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117505398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117505506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux_001 nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117505541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117505565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux_001 nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117505585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117505615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117505661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_demux nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117505802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_demux_001 nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_demux_001\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117505825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_mux nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117505902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117505969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117505987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_mux_001 nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117506006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117506039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117506056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "crosser" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117506075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117506097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "nios_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117506175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117506249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117506267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_irq_mapper nios_system:nios_system\|nios_system_irq_mapper:irq_mapper " "Elaborating entity \"nios_system_irq_mapper\" for hierarchy \"nios_system:nios_system\|nios_system_irq_mapper:irq_mapper\"" {  } { { "nios_system/synthesis/nios_system.v" "irq_mapper" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/nios_system.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117506377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:nios_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:nios_system\|altera_reset_controller:rst_controller\"" {  } { { "nios_system/synthesis/nios_system.v" "rst_controller" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/nios_system.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117506394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117506412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117506428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:nios_system\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:nios_system\|altera_reset_controller:rst_controller_001\"" {  } { { "nios_system/synthesis/nios_system.v" "rst_controller_001" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/nios_system.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117506456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:nios_system\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:nios_system\|altera_reset_controller:rst_controller_002\"" {  } { { "nios_system/synthesis/nios_system.v" "rst_controller_002" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/nios_system.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117506482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk vga_clk:vga_clk_instance " "Elaborating entity \"vga_clk\" for hierarchy \"vga_clk:vga_clk_instance\"" {  } { { "Final_Project_top.sv" "vga_clk_instance" { Text "C:/ECE_385/FinalProject_synth_sampler/Final_Project_top.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117506515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "altpll_component" { Text "C:/ECE_385/FinalProject_synth_sampler/vga_clk.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117506804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/vga_clk.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117506824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Instantiated megafunction \"vga_clk:vga_clk_instance\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576117506824 ""}  } { { "vga_clk.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/vga_clk.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576117506824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_altpll " "Found entity 1: vga_clk_altpll" {  } { { "db/vga_clk_altpll.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/db/vga_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117506900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117506900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_altpll vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated " "Elaborating entity \"vga_clk_altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117506905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_controller_instance " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_controller_instance\"" {  } { { "Final_Project_top.sv" "vga_controller_instance" { Text "C:/ECE_385/FinalProject_synth_sampler/Final_Project_top.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117506935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:control " "Elaborating entity \"controller\" for hierarchy \"controller:control\"" {  } { { "Final_Project_top.sv" "control" { Text "C:/ECE_385/FinalProject_synth_sampler/Final_Project_top.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117506954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_interface_plat audio_interface_plat:audio_transmit " "Elaborating entity \"audio_interface_plat\" for hierarchy \"audio_interface_plat:audio_transmit\"" {  } { { "Final_Project_top.sv" "audio_transmit" { Text "C:/ECE_385/FinalProject_synth_sampler/Final_Project_top.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117507027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_interface audio_interface_plat:audio_transmit\|audio_interface:A1 " "Elaborating entity \"audio_interface\" for hierarchy \"audio_interface_plat:audio_transmit\|audio_interface:A1\"" {  } { { "audio_interface_plat.v" "A1" { Text "C:/ECE_385/FinalProject_synth_sampler/audio_interface_plat.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117507047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiple_wavetable_module multiple_wavetable_module:sine_synth1 " "Elaborating entity \"multiple_wavetable_module\" for hierarchy \"multiple_wavetable_module:sine_synth1\"" {  } { { "Final_Project_top.sv" "sine_synth1" { Text "C:/ECE_385/FinalProject_synth_sampler/Final_Project_top.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117507087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse multiple_wavetable_module:sine_synth1\|pulse:sample_clk_shorten " "Elaborating entity \"pulse\" for hierarchy \"multiple_wavetable_module:sine_synth1\|pulse:sample_clk_shorten\"" {  } { { "multiple_wavetable_module.sv" "sample_clk_shorten" { Text "C:/ECE_385/FinalProject_synth_sampler/multiple_wavetable_module.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117507112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wavetable_synthesizer multiple_wavetable_module:sine_synth1\|wavetable_synthesizer:sine_synth1 " "Elaborating entity \"wavetable_synthesizer\" for hierarchy \"multiple_wavetable_module:sine_synth1\|wavetable_synthesizer:sine_synth1\"" {  } { { "multiple_wavetable_module.sv" "sine_synth1" { Text "C:/ECE_385/FinalProject_synth_sampler/multiple_wavetable_module.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117507128 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2602) " "Verilog HDL assignment warning at lookup.hex(2602): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507149 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2603) " "Verilog HDL assignment warning at lookup.hex(2603): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507149 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2604) " "Verilog HDL assignment warning at lookup.hex(2604): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507149 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2605) " "Verilog HDL assignment warning at lookup.hex(2605): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507149 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2606) " "Verilog HDL assignment warning at lookup.hex(2606): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507149 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2607) " "Verilog HDL assignment warning at lookup.hex(2607): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507149 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2608) " "Verilog HDL assignment warning at lookup.hex(2608): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507149 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2609) " "Verilog HDL assignment warning at lookup.hex(2609): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507149 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2610) " "Verilog HDL assignment warning at lookup.hex(2610): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507149 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2611) " "Verilog HDL assignment warning at lookup.hex(2611): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507149 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2612) " "Verilog HDL assignment warning at lookup.hex(2612): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507149 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2613) " "Verilog HDL assignment warning at lookup.hex(2613): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507150 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2614) " "Verilog HDL assignment warning at lookup.hex(2614): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507150 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2615) " "Verilog HDL assignment warning at lookup.hex(2615): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507150 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2616) " "Verilog HDL assignment warning at lookup.hex(2616): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507150 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2617) " "Verilog HDL assignment warning at lookup.hex(2617): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507150 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2618) " "Verilog HDL assignment warning at lookup.hex(2618): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507150 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2619) " "Verilog HDL assignment warning at lookup.hex(2619): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507150 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2620) " "Verilog HDL assignment warning at lookup.hex(2620): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507150 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2621) " "Verilog HDL assignment warning at lookup.hex(2621): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507150 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2622) " "Verilog HDL assignment warning at lookup.hex(2622): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507150 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2623) " "Verilog HDL assignment warning at lookup.hex(2623): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507150 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2624) " "Verilog HDL assignment warning at lookup.hex(2624): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507150 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2625) " "Verilog HDL assignment warning at lookup.hex(2625): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507150 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2626) " "Verilog HDL assignment warning at lookup.hex(2626): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507151 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2627) " "Verilog HDL assignment warning at lookup.hex(2627): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507151 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2628) " "Verilog HDL assignment warning at lookup.hex(2628): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507151 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2629) " "Verilog HDL assignment warning at lookup.hex(2629): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507151 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2630) " "Verilog HDL assignment warning at lookup.hex(2630): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507151 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2631) " "Verilog HDL assignment warning at lookup.hex(2631): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507151 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2632) " "Verilog HDL assignment warning at lookup.hex(2632): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507151 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2633) " "Verilog HDL assignment warning at lookup.hex(2633): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507151 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2634) " "Verilog HDL assignment warning at lookup.hex(2634): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507151 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2635) " "Verilog HDL assignment warning at lookup.hex(2635): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507151 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2636) " "Verilog HDL assignment warning at lookup.hex(2636): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507151 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2637) " "Verilog HDL assignment warning at lookup.hex(2637): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507151 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2638) " "Verilog HDL assignment warning at lookup.hex(2638): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507151 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2639) " "Verilog HDL assignment warning at lookup.hex(2639): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507151 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2640) " "Verilog HDL assignment warning at lookup.hex(2640): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507151 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2641) " "Verilog HDL assignment warning at lookup.hex(2641): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507151 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2642) " "Verilog HDL assignment warning at lookup.hex(2642): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507151 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2643) " "Verilog HDL assignment warning at lookup.hex(2643): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507152 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2644) " "Verilog HDL assignment warning at lookup.hex(2644): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507152 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2645) " "Verilog HDL assignment warning at lookup.hex(2645): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507152 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2646) " "Verilog HDL assignment warning at lookup.hex(2646): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507152 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2647) " "Verilog HDL assignment warning at lookup.hex(2647): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507152 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2648) " "Verilog HDL assignment warning at lookup.hex(2648): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507152 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2649) " "Verilog HDL assignment warning at lookup.hex(2649): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507152 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2650) " "Verilog HDL assignment warning at lookup.hex(2650): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507152 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2651) " "Verilog HDL assignment warning at lookup.hex(2651): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507152 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2652) " "Verilog HDL assignment warning at lookup.hex(2652): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507152 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2653) " "Verilog HDL assignment warning at lookup.hex(2653): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507152 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2654) " "Verilog HDL assignment warning at lookup.hex(2654): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507152 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2655) " "Verilog HDL assignment warning at lookup.hex(2655): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507152 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2656) " "Verilog HDL assignment warning at lookup.hex(2656): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507152 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2657) " "Verilog HDL assignment warning at lookup.hex(2657): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507152 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2658) " "Verilog HDL assignment warning at lookup.hex(2658): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507152 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2659) " "Verilog HDL assignment warning at lookup.hex(2659): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507152 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2660) " "Verilog HDL assignment warning at lookup.hex(2660): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507153 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2661) " "Verilog HDL assignment warning at lookup.hex(2661): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507153 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2662) " "Verilog HDL assignment warning at lookup.hex(2662): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507153 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2663) " "Verilog HDL assignment warning at lookup.hex(2663): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507153 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2664) " "Verilog HDL assignment warning at lookup.hex(2664): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507153 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2665) " "Verilog HDL assignment warning at lookup.hex(2665): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507153 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2666) " "Verilog HDL assignment warning at lookup.hex(2666): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507153 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2667) " "Verilog HDL assignment warning at lookup.hex(2667): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507153 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2668) " "Verilog HDL assignment warning at lookup.hex(2668): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507153 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2669) " "Verilog HDL assignment warning at lookup.hex(2669): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507153 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2670) " "Verilog HDL assignment warning at lookup.hex(2670): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507153 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2671) " "Verilog HDL assignment warning at lookup.hex(2671): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507153 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2672) " "Verilog HDL assignment warning at lookup.hex(2672): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507153 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2673) " "Verilog HDL assignment warning at lookup.hex(2673): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507153 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2674) " "Verilog HDL assignment warning at lookup.hex(2674): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507153 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2675) " "Verilog HDL assignment warning at lookup.hex(2675): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507153 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2676) " "Verilog HDL assignment warning at lookup.hex(2676): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507153 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2677) " "Verilog HDL assignment warning at lookup.hex(2677): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507153 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2678) " "Verilog HDL assignment warning at lookup.hex(2678): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507153 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2679) " "Verilog HDL assignment warning at lookup.hex(2679): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507153 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2680) " "Verilog HDL assignment warning at lookup.hex(2680): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507154 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2681) " "Verilog HDL assignment warning at lookup.hex(2681): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507154 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2682) " "Verilog HDL assignment warning at lookup.hex(2682): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507154 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2683) " "Verilog HDL assignment warning at lookup.hex(2683): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507154 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2684) " "Verilog HDL assignment warning at lookup.hex(2684): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507154 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2685) " "Verilog HDL assignment warning at lookup.hex(2685): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507154 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2686) " "Verilog HDL assignment warning at lookup.hex(2686): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507154 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2687) " "Verilog HDL assignment warning at lookup.hex(2687): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507154 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2688) " "Verilog HDL assignment warning at lookup.hex(2688): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507154 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2689) " "Verilog HDL assignment warning at lookup.hex(2689): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507154 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2690) " "Verilog HDL assignment warning at lookup.hex(2690): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507154 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2691) " "Verilog HDL assignment warning at lookup.hex(2691): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507154 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2692) " "Verilog HDL assignment warning at lookup.hex(2692): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507154 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2693) " "Verilog HDL assignment warning at lookup.hex(2693): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507154 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2694) " "Verilog HDL assignment warning at lookup.hex(2694): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507154 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2695) " "Verilog HDL assignment warning at lookup.hex(2695): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507154 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2696) " "Verilog HDL assignment warning at lookup.hex(2696): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507154 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2697) " "Verilog HDL assignment warning at lookup.hex(2697): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507154 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2698) " "Verilog HDL assignment warning at lookup.hex(2698): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507154 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2699) " "Verilog HDL assignment warning at lookup.hex(2699): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507154 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2700) " "Verilog HDL assignment warning at lookup.hex(2700): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507154 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2701) " "Verilog HDL assignment warning at lookup.hex(2701): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507155 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2702) " "Verilog HDL assignment warning at lookup.hex(2702): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507155 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2703) " "Verilog HDL assignment warning at lookup.hex(2703): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507155 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2704) " "Verilog HDL assignment warning at lookup.hex(2704): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507155 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2705) " "Verilog HDL assignment warning at lookup.hex(2705): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507155 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2706) " "Verilog HDL assignment warning at lookup.hex(2706): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507155 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2707) " "Verilog HDL assignment warning at lookup.hex(2707): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507155 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2708) " "Verilog HDL assignment warning at lookup.hex(2708): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507155 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2709) " "Verilog HDL assignment warning at lookup.hex(2709): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507155 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2710) " "Verilog HDL assignment warning at lookup.hex(2710): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507155 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2711) " "Verilog HDL assignment warning at lookup.hex(2711): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507155 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2712) " "Verilog HDL assignment warning at lookup.hex(2712): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507155 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2713) " "Verilog HDL assignment warning at lookup.hex(2713): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507155 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2714) " "Verilog HDL assignment warning at lookup.hex(2714): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507155 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2715) " "Verilog HDL assignment warning at lookup.hex(2715): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507155 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2716) " "Verilog HDL assignment warning at lookup.hex(2716): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507155 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2717) " "Verilog HDL assignment warning at lookup.hex(2717): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507155 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2718) " "Verilog HDL assignment warning at lookup.hex(2718): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507155 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2719) " "Verilog HDL assignment warning at lookup.hex(2719): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507155 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2720) " "Verilog HDL assignment warning at lookup.hex(2720): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507155 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2721) " "Verilog HDL assignment warning at lookup.hex(2721): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507156 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2722) " "Verilog HDL assignment warning at lookup.hex(2722): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507156 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2723) " "Verilog HDL assignment warning at lookup.hex(2723): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507156 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2724) " "Verilog HDL assignment warning at lookup.hex(2724): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507156 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2725) " "Verilog HDL assignment warning at lookup.hex(2725): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507156 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2726) " "Verilog HDL assignment warning at lookup.hex(2726): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507156 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2727) " "Verilog HDL assignment warning at lookup.hex(2727): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507156 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2728) " "Verilog HDL assignment warning at lookup.hex(2728): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507156 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2729) " "Verilog HDL assignment warning at lookup.hex(2729): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507156 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2730) " "Verilog HDL assignment warning at lookup.hex(2730): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507156 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2731) " "Verilog HDL assignment warning at lookup.hex(2731): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507156 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2732) " "Verilog HDL assignment warning at lookup.hex(2732): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507156 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2733) " "Verilog HDL assignment warning at lookup.hex(2733): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507156 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2734) " "Verilog HDL assignment warning at lookup.hex(2734): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507156 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2735) " "Verilog HDL assignment warning at lookup.hex(2735): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507156 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2736) " "Verilog HDL assignment warning at lookup.hex(2736): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507156 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2737) " "Verilog HDL assignment warning at lookup.hex(2737): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507156 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2738) " "Verilog HDL assignment warning at lookup.hex(2738): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507156 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2739) " "Verilog HDL assignment warning at lookup.hex(2739): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507156 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2740) " "Verilog HDL assignment warning at lookup.hex(2740): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507156 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2741) " "Verilog HDL assignment warning at lookup.hex(2741): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507157 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2742) " "Verilog HDL assignment warning at lookup.hex(2742): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507157 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(2743) " "Verilog HDL assignment warning at lookup.hex(2743): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 2743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507157 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3402) " "Verilog HDL assignment warning at lookup.hex(3402): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507157 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3403) " "Verilog HDL assignment warning at lookup.hex(3403): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507157 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3404) " "Verilog HDL assignment warning at lookup.hex(3404): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507158 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3405) " "Verilog HDL assignment warning at lookup.hex(3405): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507158 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3406) " "Verilog HDL assignment warning at lookup.hex(3406): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507158 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3407) " "Verilog HDL assignment warning at lookup.hex(3407): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507158 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3408) " "Verilog HDL assignment warning at lookup.hex(3408): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507158 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3409) " "Verilog HDL assignment warning at lookup.hex(3409): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507158 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3410) " "Verilog HDL assignment warning at lookup.hex(3410): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507158 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3411) " "Verilog HDL assignment warning at lookup.hex(3411): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507158 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3412) " "Verilog HDL assignment warning at lookup.hex(3412): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507158 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3413) " "Verilog HDL assignment warning at lookup.hex(3413): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507158 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3414) " "Verilog HDL assignment warning at lookup.hex(3414): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507158 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3415) " "Verilog HDL assignment warning at lookup.hex(3415): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507158 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3416) " "Verilog HDL assignment warning at lookup.hex(3416): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507158 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3417) " "Verilog HDL assignment warning at lookup.hex(3417): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507158 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3418) " "Verilog HDL assignment warning at lookup.hex(3418): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507159 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3419) " "Verilog HDL assignment warning at lookup.hex(3419): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507159 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3420) " "Verilog HDL assignment warning at lookup.hex(3420): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507159 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3421) " "Verilog HDL assignment warning at lookup.hex(3421): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507159 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3422) " "Verilog HDL assignment warning at lookup.hex(3422): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507159 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3423) " "Verilog HDL assignment warning at lookup.hex(3423): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507159 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3424) " "Verilog HDL assignment warning at lookup.hex(3424): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507159 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3425) " "Verilog HDL assignment warning at lookup.hex(3425): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507159 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3426) " "Verilog HDL assignment warning at lookup.hex(3426): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507159 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3427) " "Verilog HDL assignment warning at lookup.hex(3427): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507159 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3428) " "Verilog HDL assignment warning at lookup.hex(3428): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507159 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3429) " "Verilog HDL assignment warning at lookup.hex(3429): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507159 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3430) " "Verilog HDL assignment warning at lookup.hex(3430): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507159 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3431) " "Verilog HDL assignment warning at lookup.hex(3431): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507159 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3432) " "Verilog HDL assignment warning at lookup.hex(3432): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507159 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3433) " "Verilog HDL assignment warning at lookup.hex(3433): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507159 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3434) " "Verilog HDL assignment warning at lookup.hex(3434): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507159 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3435) " "Verilog HDL assignment warning at lookup.hex(3435): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507159 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3436) " "Verilog HDL assignment warning at lookup.hex(3436): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507159 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3437) " "Verilog HDL assignment warning at lookup.hex(3437): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507160 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3438) " "Verilog HDL assignment warning at lookup.hex(3438): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507160 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3439) " "Verilog HDL assignment warning at lookup.hex(3439): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507160 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3440) " "Verilog HDL assignment warning at lookup.hex(3440): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507160 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3441) " "Verilog HDL assignment warning at lookup.hex(3441): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507160 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3442) " "Verilog HDL assignment warning at lookup.hex(3442): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507160 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3443) " "Verilog HDL assignment warning at lookup.hex(3443): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507160 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3444) " "Verilog HDL assignment warning at lookup.hex(3444): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507160 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3445) " "Verilog HDL assignment warning at lookup.hex(3445): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507160 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3446) " "Verilog HDL assignment warning at lookup.hex(3446): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507160 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3447) " "Verilog HDL assignment warning at lookup.hex(3447): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507160 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3448) " "Verilog HDL assignment warning at lookup.hex(3448): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507160 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3449) " "Verilog HDL assignment warning at lookup.hex(3449): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507160 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3450) " "Verilog HDL assignment warning at lookup.hex(3450): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507160 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3451) " "Verilog HDL assignment warning at lookup.hex(3451): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507160 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3452) " "Verilog HDL assignment warning at lookup.hex(3452): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507160 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3453) " "Verilog HDL assignment warning at lookup.hex(3453): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507160 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3454) " "Verilog HDL assignment warning at lookup.hex(3454): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507160 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3455) " "Verilog HDL assignment warning at lookup.hex(3455): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507160 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3456) " "Verilog HDL assignment warning at lookup.hex(3456): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507161 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3457) " "Verilog HDL assignment warning at lookup.hex(3457): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507161 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3458) " "Verilog HDL assignment warning at lookup.hex(3458): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507161 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3459) " "Verilog HDL assignment warning at lookup.hex(3459): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507161 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3460) " "Verilog HDL assignment warning at lookup.hex(3460): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507161 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3461) " "Verilog HDL assignment warning at lookup.hex(3461): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507161 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3462) " "Verilog HDL assignment warning at lookup.hex(3462): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507161 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3463) " "Verilog HDL assignment warning at lookup.hex(3463): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507161 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3464) " "Verilog HDL assignment warning at lookup.hex(3464): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507161 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3465) " "Verilog HDL assignment warning at lookup.hex(3465): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507161 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3466) " "Verilog HDL assignment warning at lookup.hex(3466): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507161 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3467) " "Verilog HDL assignment warning at lookup.hex(3467): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507161 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3468) " "Verilog HDL assignment warning at lookup.hex(3468): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507161 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3469) " "Verilog HDL assignment warning at lookup.hex(3469): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507161 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3470) " "Verilog HDL assignment warning at lookup.hex(3470): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507161 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3471) " "Verilog HDL assignment warning at lookup.hex(3471): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507161 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3472) " "Verilog HDL assignment warning at lookup.hex(3472): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507161 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3473) " "Verilog HDL assignment warning at lookup.hex(3473): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507161 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3474) " "Verilog HDL assignment warning at lookup.hex(3474): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507161 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3475) " "Verilog HDL assignment warning at lookup.hex(3475): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507161 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3476) " "Verilog HDL assignment warning at lookup.hex(3476): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507161 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3477) " "Verilog HDL assignment warning at lookup.hex(3477): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507162 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3478) " "Verilog HDL assignment warning at lookup.hex(3478): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507162 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3479) " "Verilog HDL assignment warning at lookup.hex(3479): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507162 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3480) " "Verilog HDL assignment warning at lookup.hex(3480): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507162 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3481) " "Verilog HDL assignment warning at lookup.hex(3481): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507162 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3482) " "Verilog HDL assignment warning at lookup.hex(3482): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507162 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3483) " "Verilog HDL assignment warning at lookup.hex(3483): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507162 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3484) " "Verilog HDL assignment warning at lookup.hex(3484): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507162 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3485) " "Verilog HDL assignment warning at lookup.hex(3485): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507162 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3486) " "Verilog HDL assignment warning at lookup.hex(3486): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507162 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3487) " "Verilog HDL assignment warning at lookup.hex(3487): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507162 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3488) " "Verilog HDL assignment warning at lookup.hex(3488): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507162 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3489) " "Verilog HDL assignment warning at lookup.hex(3489): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507162 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3490) " "Verilog HDL assignment warning at lookup.hex(3490): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507162 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3491) " "Verilog HDL assignment warning at lookup.hex(3491): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507162 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3492) " "Verilog HDL assignment warning at lookup.hex(3492): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507162 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3493) " "Verilog HDL assignment warning at lookup.hex(3493): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507163 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3494) " "Verilog HDL assignment warning at lookup.hex(3494): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507163 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3495) " "Verilog HDL assignment warning at lookup.hex(3495): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507163 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3496) " "Verilog HDL assignment warning at lookup.hex(3496): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507163 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3497) " "Verilog HDL assignment warning at lookup.hex(3497): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507163 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3498) " "Verilog HDL assignment warning at lookup.hex(3498): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507163 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3499) " "Verilog HDL assignment warning at lookup.hex(3499): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507163 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3500) " "Verilog HDL assignment warning at lookup.hex(3500): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507163 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3501) " "Verilog HDL assignment warning at lookup.hex(3501): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507163 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3502) " "Verilog HDL assignment warning at lookup.hex(3502): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507163 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3503) " "Verilog HDL assignment warning at lookup.hex(3503): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507163 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3504) " "Verilog HDL assignment warning at lookup.hex(3504): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507163 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3505) " "Verilog HDL assignment warning at lookup.hex(3505): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507163 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3506) " "Verilog HDL assignment warning at lookup.hex(3506): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507163 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3507) " "Verilog HDL assignment warning at lookup.hex(3507): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507163 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3508) " "Verilog HDL assignment warning at lookup.hex(3508): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507163 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3509) " "Verilog HDL assignment warning at lookup.hex(3509): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507163 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3510) " "Verilog HDL assignment warning at lookup.hex(3510): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507163 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3511) " "Verilog HDL assignment warning at lookup.hex(3511): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507163 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3512) " "Verilog HDL assignment warning at lookup.hex(3512): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507163 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3513) " "Verilog HDL assignment warning at lookup.hex(3513): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507164 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3514) " "Verilog HDL assignment warning at lookup.hex(3514): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507164 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3515) " "Verilog HDL assignment warning at lookup.hex(3515): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507164 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3516) " "Verilog HDL assignment warning at lookup.hex(3516): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507164 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3517) " "Verilog HDL assignment warning at lookup.hex(3517): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507164 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3518) " "Verilog HDL assignment warning at lookup.hex(3518): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507164 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3519) " "Verilog HDL assignment warning at lookup.hex(3519): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507164 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3520) " "Verilog HDL assignment warning at lookup.hex(3520): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507164 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3521) " "Verilog HDL assignment warning at lookup.hex(3521): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507164 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3522) " "Verilog HDL assignment warning at lookup.hex(3522): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507164 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3523) " "Verilog HDL assignment warning at lookup.hex(3523): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507164 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3524) " "Verilog HDL assignment warning at lookup.hex(3524): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507164 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3525) " "Verilog HDL assignment warning at lookup.hex(3525): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507164 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3526) " "Verilog HDL assignment warning at lookup.hex(3526): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507164 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3527) " "Verilog HDL assignment warning at lookup.hex(3527): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507164 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3528) " "Verilog HDL assignment warning at lookup.hex(3528): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507164 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3529) " "Verilog HDL assignment warning at lookup.hex(3529): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507164 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3530) " "Verilog HDL assignment warning at lookup.hex(3530): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507164 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3531) " "Verilog HDL assignment warning at lookup.hex(3531): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507165 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3532) " "Verilog HDL assignment warning at lookup.hex(3532): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507165 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3533) " "Verilog HDL assignment warning at lookup.hex(3533): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507165 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3534) " "Verilog HDL assignment warning at lookup.hex(3534): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507165 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3535) " "Verilog HDL assignment warning at lookup.hex(3535): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507165 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3536) " "Verilog HDL assignment warning at lookup.hex(3536): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507165 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3537) " "Verilog HDL assignment warning at lookup.hex(3537): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507165 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3538) " "Verilog HDL assignment warning at lookup.hex(3538): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507165 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3539) " "Verilog HDL assignment warning at lookup.hex(3539): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507165 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3540) " "Verilog HDL assignment warning at lookup.hex(3540): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507165 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3541) " "Verilog HDL assignment warning at lookup.hex(3541): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507165 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3542) " "Verilog HDL assignment warning at lookup.hex(3542): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507165 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 lookup.hex(3543) " "Verilog HDL assignment warning at lookup.hex(3543): truncated value with size 20 to match size of target (16)" {  } { { "lookup.hex" "" { Text "C:/ECE_385/FinalProject_synth_sampler/lookup.hex" 3543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117507165 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table.data_a 0 wavetable_synthesizer.sv(10) " "Net \"sin_table.data_a\" at wavetable_synthesizer.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "wavetable_synthesizer.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/wavetable_synthesizer.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576117507270 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table.waddr_a 0 wavetable_synthesizer.sv(10) " "Net \"sin_table.waddr_a\" at wavetable_synthesizer.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "wavetable_synthesizer.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/wavetable_synthesizer.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576117507270 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table.we_a 0 wavetable_synthesizer.sv(10) " "Net \"sin_table.we_a\" at wavetable_synthesizer.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "wavetable_synthesizer.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/wavetable_synthesizer.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576117507270 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer:sine_synth1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wavetable_synthesizer_harm_2 multiple_wavetable_module:sine_synth1\|wavetable_synthesizer_harm_2:sine_synth1_harm2 " "Elaborating entity \"wavetable_synthesizer_harm_2\" for hierarchy \"multiple_wavetable_module:sine_synth1\|wavetable_synthesizer_harm_2:sine_synth1_harm2\"" {  } { { "multiple_wavetable_module.sv" "sine_synth1_harm2" { Text "C:/ECE_385/FinalProject_synth_sampler/multiple_wavetable_module.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117507297 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table_2.data_a 0 wavetable_synthesizer_harm_2.sv(10) " "Net \"sin_table_2.data_a\" at wavetable_synthesizer_harm_2.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "wavetable_synthesizer_harm_2.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/wavetable_synthesizer_harm_2.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576117507422 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer_harm_2:sine_synth1_harm2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table_2.waddr_a 0 wavetable_synthesizer_harm_2.sv(10) " "Net \"sin_table_2.waddr_a\" at wavetable_synthesizer_harm_2.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "wavetable_synthesizer_harm_2.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/wavetable_synthesizer_harm_2.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576117507422 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer_harm_2:sine_synth1_harm2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table_2.we_a 0 wavetable_synthesizer_harm_2.sv(10) " "Net \"sin_table_2.we_a\" at wavetable_synthesizer_harm_2.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "wavetable_synthesizer_harm_2.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/wavetable_synthesizer_harm_2.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576117507423 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer_harm_2:sine_synth1_harm2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wavetable_synthesizer_harm_3 multiple_wavetable_module:sine_synth1\|wavetable_synthesizer_harm_3:sine_synth1_harm3 " "Elaborating entity \"wavetable_synthesizer_harm_3\" for hierarchy \"multiple_wavetable_module:sine_synth1\|wavetable_synthesizer_harm_3:sine_synth1_harm3\"" {  } { { "multiple_wavetable_module.sv" "sine_synth1_harm3" { Text "C:/ECE_385/FinalProject_synth_sampler/multiple_wavetable_module.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117507444 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table_3.data_a 0 wavetable_synthesizer_harm_3.sv(10) " "Net \"sin_table_3.data_a\" at wavetable_synthesizer_harm_3.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "wavetable_synthesizer_harm_3.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/wavetable_synthesizer_harm_3.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576117507572 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer_harm_3:sine_synth1_harm3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table_3.waddr_a 0 wavetable_synthesizer_harm_3.sv(10) " "Net \"sin_table_3.waddr_a\" at wavetable_synthesizer_harm_3.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "wavetable_synthesizer_harm_3.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/wavetable_synthesizer_harm_3.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576117507573 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer_harm_3:sine_synth1_harm3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table_3.we_a 0 wavetable_synthesizer_harm_3.sv(10) " "Net \"sin_table_3.we_a\" at wavetable_synthesizer_harm_3.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "wavetable_synthesizer_harm_3.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/wavetable_synthesizer_harm_3.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576117507573 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer_harm_3:sine_synth1_harm3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wavetable_synthesizer_harm_4 multiple_wavetable_module:sine_synth1\|wavetable_synthesizer_harm_4:sine_synth1_harm4 " "Elaborating entity \"wavetable_synthesizer_harm_4\" for hierarchy \"multiple_wavetable_module:sine_synth1\|wavetable_synthesizer_harm_4:sine_synth1_harm4\"" {  } { { "multiple_wavetable_module.sv" "sine_synth1_harm4" { Text "C:/ECE_385/FinalProject_synth_sampler/multiple_wavetable_module.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117507594 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table_4.data_a 0 wavetable_synthesizer_harm_4.sv(10) " "Net \"sin_table_4.data_a\" at wavetable_synthesizer_harm_4.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "wavetable_synthesizer_harm_4.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/wavetable_synthesizer_harm_4.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576117507721 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer_harm_4:sine_synth1_harm4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table_4.waddr_a 0 wavetable_synthesizer_harm_4.sv(10) " "Net \"sin_table_4.waddr_a\" at wavetable_synthesizer_harm_4.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "wavetable_synthesizer_harm_4.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/wavetable_synthesizer_harm_4.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576117507721 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer_harm_4:sine_synth1_harm4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table_4.we_a 0 wavetable_synthesizer_harm_4.sv(10) " "Net \"sin_table_4.we_a\" at wavetable_synthesizer_harm_4.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "wavetable_synthesizer_harm_4.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/wavetable_synthesizer_harm_4.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576117507722 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer_harm_4:sine_synth1_harm4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wavetable_synthesizer_harm_5 multiple_wavetable_module:sine_synth1\|wavetable_synthesizer_harm_5:sine_synth1_harm5 " "Elaborating entity \"wavetable_synthesizer_harm_5\" for hierarchy \"multiple_wavetable_module:sine_synth1\|wavetable_synthesizer_harm_5:sine_synth1_harm5\"" {  } { { "multiple_wavetable_module.sv" "sine_synth1_harm5" { Text "C:/ECE_385/FinalProject_synth_sampler/multiple_wavetable_module.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117507759 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table_5.data_a 0 wavetable_synthesizer_harm_5.sv(10) " "Net \"sin_table_5.data_a\" at wavetable_synthesizer_harm_5.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "wavetable_synthesizer_harm_5.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/wavetable_synthesizer_harm_5.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576117507885 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer_harm_5:sine_synth1_harm5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table_5.waddr_a 0 wavetable_synthesizer_harm_5.sv(10) " "Net \"sin_table_5.waddr_a\" at wavetable_synthesizer_harm_5.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "wavetable_synthesizer_harm_5.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/wavetable_synthesizer_harm_5.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576117507886 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer_harm_5:sine_synth1_harm5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table_5.we_a 0 wavetable_synthesizer_harm_5.sv(10) " "Net \"sin_table_5.we_a\" at wavetable_synthesizer_harm_5.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "wavetable_synthesizer_harm_5.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/wavetable_synthesizer_harm_5.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576117507886 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer_harm_5:sine_synth1_harm5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wavetable_synthesizer_harm_6 multiple_wavetable_module:sine_synth1\|wavetable_synthesizer_harm_6:sine_synth1_harm6 " "Elaborating entity \"wavetable_synthesizer_harm_6\" for hierarchy \"multiple_wavetable_module:sine_synth1\|wavetable_synthesizer_harm_6:sine_synth1_harm6\"" {  } { { "multiple_wavetable_module.sv" "sine_synth1_harm6" { Text "C:/ECE_385/FinalProject_synth_sampler/multiple_wavetable_module.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117507915 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table_6.data_a 0 wavetable_synthesizer_harm_6.sv(10) " "Net \"sin_table_6.data_a\" at wavetable_synthesizer_harm_6.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "wavetable_synthesizer_harm_6.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/wavetable_synthesizer_harm_6.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576117508040 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer_harm_6:sine_synth1_harm6"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table_6.waddr_a 0 wavetable_synthesizer_harm_6.sv(10) " "Net \"sin_table_6.waddr_a\" at wavetable_synthesizer_harm_6.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "wavetable_synthesizer_harm_6.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/wavetable_synthesizer_harm_6.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576117508040 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer_harm_6:sine_synth1_harm6"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table_6.we_a 0 wavetable_synthesizer_harm_6.sv(10) " "Net \"sin_table_6.we_a\" at wavetable_synthesizer_harm_6.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "wavetable_synthesizer_harm_6.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/wavetable_synthesizer_harm_6.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576117508040 "|Final_Project_top|multiple_wavetable_module:sine_synth1|wavetable_synthesizer_harm_6:sine_synth1_harm6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyMapper multiple_wavetable_module:sine_synth1\|KeyMapper:Mapper1 " "Elaborating entity \"KeyMapper\" for hierarchy \"multiple_wavetable_module:sine_synth1\|KeyMapper:Mapper1\"" {  } { { "multiple_wavetable_module.sv" "Mapper1" { Text "C:/ECE_385/FinalProject_synth_sampler/multiple_wavetable_module.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117508064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:butt_sync1 " "Elaborating entity \"sync\" for hierarchy \"sync:butt_sync1\"" {  } { { "Final_Project_top.sv" "butt_sync1" { Text "C:/ECE_385/FinalProject_synth_sampler/Final_Project_top.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117508145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_select button_select:BUTT_SEL " "Elaborating entity \"button_select\" for hierarchy \"button_select:BUTT_SEL\"" {  } { { "Final_Project_top.sv" "BUTT_SEL" { Text "C:/ECE_385/FinalProject_synth_sampler/Final_Project_top.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117508162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_DATA MUX4_DATA:DATA_MUX " "Elaborating entity \"MUX4_DATA\" for hierarchy \"MUX4_DATA:DATA_MUX\"" {  } { { "Final_Project_top.sv" "DATA_MUX" { Text "C:/ECE_385/FinalProject_synth_sampler/Final_Project_top.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117508184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_sample clock_divider_sample:SCLK " "Elaborating entity \"clock_divider_sample\" for hierarchy \"clock_divider_sample:SCLK\"" {  } { { "Final_Project_top.sv" "SCLK" { Text "C:/ECE_385/FinalProject_synth_sampler/Final_Project_top.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117508200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_MCLK clock_divider_MCLK:MCLK " "Elaborating entity \"clock_divider_MCLK\" for hierarchy \"clock_divider_MCLK:MCLK\"" {  } { { "Final_Project_top.sv" "MCLK" { Text "C:/ECE_385/FinalProject_synth_sampler/Final_Project_top.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117508218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyMapper_ KeyMapper_:key_mapper_instance " "Elaborating entity \"KeyMapper_\" for hierarchy \"KeyMapper_:key_mapper_instance\"" {  } { { "Final_Project_top.sv" "key_mapper_instance" { Text "C:/ECE_385/FinalProject_synth_sampler/Final_Project_top.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117508233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:keyboard_instance " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:keyboard_instance\"" {  } { { "Final_Project_top.sv" "keyboard_instance" { Text "C:/ECE_385/FinalProject_synth_sampler/Final_Project_top.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117508286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sprite_Color_Mapper Sprite_Color_Mapper:Sprite_Color_Mapper_instance " "Elaborating entity \"Sprite_Color_Mapper\" for hierarchy \"Sprite_Color_Mapper:Sprite_Color_Mapper_instance\"" {  } { { "Final_Project_top.sv" "Sprite_Color_Mapper_instance" { Text "C:/ECE_385/FinalProject_synth_sampler/Final_Project_top.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117508319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color_instance " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color_instance\"" {  } { { "Final_Project_top.sv" "color_instance" { Text "C:/ECE_385/FinalProject_synth_sampler/Final_Project_top.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117508335 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(42) " "Verilog HDL assignment warning at Color_Mapper.sv(42): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/Color_Mapper.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117508357 "|Final_Project_top|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(45) " "Verilog HDL assignment warning at Color_Mapper.sv(45): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/Color_Mapper.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117508357 "|Final_Project_top|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(48) " "Verilog HDL assignment warning at Color_Mapper.sv(48): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/Color_Mapper.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117508357 "|Final_Project_top|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(51) " "Verilog HDL assignment warning at Color_Mapper.sv(51): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/Color_Mapper.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117508357 "|Final_Project_top|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(54) " "Verilog HDL assignment warning at Color_Mapper.sv(54): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/Color_Mapper.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117508357 "|Final_Project_top|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(57) " "Verilog HDL assignment warning at Color_Mapper.sv(57): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/Color_Mapper.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117508357 "|Final_Project_top|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(60) " "Verilog HDL assignment warning at Color_Mapper.sv(60): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/Color_Mapper.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117508357 "|Final_Project_top|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(63) " "Verilog HDL assignment warning at Color_Mapper.sv(63): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/Color_Mapper.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117508357 "|Final_Project_top|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 Color_Mapper.sv(66) " "Verilog HDL assignment warning at Color_Mapper.sv(66): truncated value with size 11 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/Color_Mapper.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117508358 "|Final_Project_top|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Color_Mapper.sv(172) " "Verilog HDL assignment warning at Color_Mapper.sv(172): truncated value with size 5 to match size of target (1)" {  } { { "Color_Mapper.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/Color_Mapper.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117508358 "|Final_Project_top|color_mapper:color_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom color_mapper:color_instance\|font_rom:font_rom_instance " "Elaborating entity \"font_rom\" for hierarchy \"color_mapper:color_instance\|font_rom:font_rom_instance\"" {  } { { "Color_Mapper.sv" "font_rom_instance" { Text "C:/ECE_385/FinalProject_synth_sampler/Color_Mapper.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117508396 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 font_rom.sv(13) " "Verilog HDL Declaration warning at font_rom.sv(13): vector has more than 2**16 bits" {  } { { "font_rom.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/font_rom.sv" 13 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1576117508412 "|Final_Project_top|color_mapper:color_instance|font_rom:font_rom_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "66624 65536 font_rom.sv(1062) " "Verilog HDL assignment warning at font_rom.sv(1062): truncated value with size 66624 to match size of target (65536)" {  } { { "font_rom.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/font_rom.sv" 1062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117508431 "|Final_Project_top|color_mapper:color_instance|font_rom:font_rom_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoteProducer NoteProducer:NOTE " "Elaborating entity \"NoteProducer\" for hierarchy \"NoteProducer:NOTE\"" {  } { { "Final_Project_top.sv" "NOTE" { Text "C:/ECE_385/FinalProject_synth_sampler/Final_Project_top.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117508581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressAdder NoteProducer:NOTE\|addressAdder:adder " "Elaborating entity \"addressAdder\" for hierarchy \"NoteProducer:NOTE\|addressAdder:adder\"" {  } { { "NoteProducer.sv" "adder" { Text "C:/ECE_385/FinalProject_synth_sampler/NoteProducer.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117508602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultinoteController NoteProducer:NOTE\|MultinoteController:Control " "Elaborating entity \"MultinoteController\" for hierarchy \"NoteProducer:NOTE\|MultinoteController:Control\"" {  } { { "NoteProducer.sv" "Control" { Text "C:/ECE_385/FinalProject_synth_sampler/NoteProducer.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117508620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4 NoteProducer:NOTE\|MUX4:ADDR_SEL " "Elaborating entity \"MUX4\" for hierarchy \"NoteProducer:NOTE\|MUX4:ADDR_SEL\"" {  } { { "NoteProducer.sv" "ADDR_SEL" { Text "C:/ECE_385/FinalProject_synth_sampler/NoteProducer.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117508653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16 NoteProducer:NOTE\|reg_16:MDR1 " "Elaborating entity \"reg_16\" for hierarchy \"NoteProducer:NOTE\|reg_16:MDR1\"" {  } { { "NoteProducer.sv" "MDR1" { Text "C:/ECE_385/FinalProject_synth_sampler/NoteProducer.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117508671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_20 NoteProducer:NOTE\|reg_20:MAR " "Elaborating entity \"reg_20\" for hierarchy \"NoteProducer:NOTE\|reg_20:MAR\"" {  } { { "NoteProducer.sv" "MAR" { Text "C:/ECE_385/FinalProject_synth_sampler/NoteProducer.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117508700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "samplerAddressControl NoteProducer:NOTE\|samplerAddressControl:SAC1 " "Elaborating entity \"samplerAddressControl\" for hierarchy \"NoteProducer:NOTE\|samplerAddressControl:SAC1\"" {  } { { "NoteProducer.sv" "SAC1" { Text "C:/ECE_385/FinalProject_synth_sampler/NoteProducer.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117508717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SamplerKeymapper_keyboard NoteProducer:NOTE\|samplerAddressControl:SAC1\|SamplerKeymapper_keyboard:MAPPER_KEY " "Elaborating entity \"SamplerKeymapper_keyboard\" for hierarchy \"NoteProducer:NOTE\|samplerAddressControl:SAC1\|SamplerKeymapper_keyboard:MAPPER_KEY\"" {  } { { "samplerAddressControl.sv" "MAPPER_KEY" { Text "C:/ECE_385/FinalProject_synth_sampler/samplerAddressControl.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117508737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SamplerKeymapper_drum NoteProducer:NOTE\|samplerAddressControl:SAC1\|SamplerKeymapper_drum:MAPPER_DRUM " "Elaborating entity \"SamplerKeymapper_drum\" for hierarchy \"NoteProducer:NOTE\|samplerAddressControl:SAC1\|SamplerKeymapper_drum:MAPPER_DRUM\"" {  } { { "samplerAddressControl.sv" "MAPPER_DRUM" { Text "C:/ECE_385/FinalProject_synth_sampler/samplerAddressControl.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117508757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_1bit NoteProducer:NOTE\|samplerAddressControl:SAC1\|MUX4_1bit:INVALIDMUX " "Elaborating entity \"MUX4_1bit\" for hierarchy \"NoteProducer:NOTE\|samplerAddressControl:SAC1\|MUX4_1bit:INVALIDMUX\"" {  } { { "samplerAddressControl.sv" "INVALIDMUX" { Text "C:/ECE_385/FinalProject_synth_sampler/samplerAddressControl.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117508780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Address_Incrementer NoteProducer:NOTE\|samplerAddressControl:SAC1\|Address_Incrementer:INCREMENTER " "Elaborating entity \"Address_Incrementer\" for hierarchy \"NoteProducer:NOTE\|samplerAddressControl:SAC1\|Address_Incrementer:INCREMENTER\"" {  } { { "samplerAddressControl.sv" "INCREMENTER" { Text "C:/ECE_385/FinalProject_synth_sampler/samplerAddressControl.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117508797 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Address_Incrementer.sv(45) " "Verilog HDL assignment warning at Address_Incrementer.sv(45): truncated value with size 32 to match size of target (20)" {  } { { "Address_Incrementer.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/Address_Incrementer.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576117508798 "|Final_Project_top|NoteProducer:NOTE|samplerAddressControl:SAC1|Address_Incrementer:INCREMENTER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noteCounter NoteProducer:NOTE\|samplerAddressControl:SAC1\|noteCounter:COUNTER " "Elaborating entity \"noteCounter\" for hierarchy \"NoteProducer:NOTE\|samplerAddressControl:SAC1\|noteCounter:COUNTER\"" {  } { { "samplerAddressControl.sv" "COUNTER" { Text "C:/ECE_385/FinalProject_synth_sampler/samplerAddressControl.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117508817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementControl NoteProducer:NOTE\|samplerAddressControl:SAC1\|incrementControl:CONTROL " "Elaborating entity \"incrementControl\" for hierarchy \"NoteProducer:NOTE\|samplerAddressControl:SAC1\|incrementControl:CONTROL\"" {  } { { "samplerAddressControl.sv" "CONTROL" { Text "C:/ECE_385/FinalProject_synth_sampler/samplerAddressControl.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117508851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_inst_0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_inst_0\"" {  } { { "Final_Project_top.sv" "hex_inst_0" { Text "C:/ECE_385/FinalProject_synth_sampler/Final_Project_top.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117508962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"tristate:tr0\"" {  } { { "Final_Project_top.sv" "tr0" { Text "C:/ECE_385/FinalProject_synth_sampler/Final_Project_top.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576117509001 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1576117510966 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.12.11.20:25:14 Progress: Loading sld40590b26/alt_sld_fab_wrapper_hw.tcl " "2019.12.11.20:25:14 Progress: Loading sld40590b26/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117514625 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117517018 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117517173 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117518874 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117519053 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117519233 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117519427 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117519441 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117519442 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1576117520133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld40590b26/alt_sld_fab.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/db/ip/sld40590b26/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117520373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117520373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117520464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117520464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117520474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117520474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117520542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117520542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/ECE_385/FinalProject_synth_sampler/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117520627 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/ECE_385/FinalProject_synth_sampler/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117520627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117520627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576117520701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576117520701 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576117525753 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1576117525753 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1576117564546 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_sdram.v" 442 -1 0 } } { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_sdram.v" 356 -1 0 } } { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_sdram.v" 306 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 3879 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 3501 -1 0 } } { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 398 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "nios_system/synthesis/submodules/nios_system_sdram_pll.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/nios_system_sdram_pll.v" 266 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/ECE_385/FinalProject_synth_sampler/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1576117565093 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn