// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _shuffle_96_p_HH_
#define _shuffle_96_p_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "ShuffleNetV2_mux_g8j.h"

namespace ap_rtl {

struct shuffle_96_p : public sc_module {
    // Port declarations 301
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<12> > left_V_address0;
    sc_out< sc_logic > left_V_ce0;
    sc_in< sc_lv<8> > left_V_q0;
    sc_out< sc_lv<13> > output_V_address0;
    sc_out< sc_logic > output_V_ce0;
    sc_out< sc_logic > output_V_we0;
    sc_out< sc_lv<8> > output_V_d0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_96_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_96_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_96_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_1_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_1_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_1_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_2_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_2_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_2_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_3_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_3_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_3_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_4_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_4_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_4_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_5_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_5_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_5_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_6_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_6_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_6_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_7_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_7_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_7_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_8_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_8_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_8_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_9_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_9_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_9_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_10_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_10_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_10_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_11_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_11_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_11_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_12_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_12_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_12_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_13_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_13_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_13_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_14_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_14_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_14_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_15_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_15_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_15_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_16_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_16_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_16_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_17_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_17_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_17_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_18_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_18_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_18_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_19_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_19_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_19_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_20_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_20_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_20_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_21_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_21_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_21_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_22_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_22_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_22_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_23_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_23_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_23_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_24_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_24_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_24_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_25_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_25_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_25_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_26_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_26_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_26_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_27_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_27_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_27_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_28_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_28_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_28_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_29_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_29_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_29_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_30_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_30_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_30_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_31_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_31_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_31_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_32_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_32_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_32_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_33_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_33_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_33_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_34_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_34_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_34_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_35_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_35_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_35_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_36_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_36_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_36_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_37_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_37_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_37_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_38_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_38_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_38_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_39_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_39_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_39_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_40_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_40_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_40_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_41_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_41_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_41_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_42_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_42_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_42_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_43_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_43_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_43_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_44_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_44_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_44_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_45_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_45_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_45_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_46_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_46_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_46_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_47_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_47_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_47_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_48_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_48_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_48_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_49_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_49_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_49_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_50_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_50_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_50_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_51_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_51_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_51_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_52_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_52_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_52_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_53_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_53_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_53_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_54_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_54_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_54_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_55_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_55_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_55_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_56_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_56_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_56_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_57_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_57_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_57_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_58_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_58_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_58_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_59_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_59_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_59_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_60_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_60_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_60_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_61_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_61_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_61_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_62_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_62_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_62_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_63_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_63_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_63_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_64_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_64_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_64_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_65_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_65_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_65_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_66_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_66_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_66_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_67_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_67_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_67_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_68_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_68_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_68_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_69_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_69_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_69_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_70_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_70_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_70_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_71_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_71_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_71_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_72_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_72_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_72_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_73_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_73_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_73_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_74_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_74_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_74_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_75_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_75_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_75_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_76_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_76_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_76_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_77_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_77_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_77_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_78_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_78_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_78_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_79_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_79_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_79_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_80_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_80_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_80_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_81_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_81_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_81_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_82_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_82_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_82_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_83_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_83_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_83_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_84_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_84_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_84_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_85_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_85_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_85_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_86_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_86_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_86_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_87_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_87_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_87_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_88_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_88_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_88_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_89_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_89_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_89_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_90_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_90_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_90_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_91_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_91_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_91_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_92_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_92_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_92_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_93_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_93_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_93_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_94_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_94_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_94_q0;
    sc_out< sc_lv<6> > buffer1_1_96_4x4_p_V_95_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_95_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_95_q0;


    // Module declarations
    shuffle_96_p(sc_module_name name);
    SC_HAS_PROCESS(shuffle_96_p);

    ~shuffle_96_p();

    sc_trace_file* mVcdFile;

    ShuffleNetV2_mux_g8j<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,7,8>* ShuffleNetV2_mux_g8j_x_U1508;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<1> > tmp_494_fu_1464_p1;
    sc_signal< sc_lv<1> > tmp_494_reg_2016;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<13> > tmp_421_cast_fu_1498_p1;
    sc_signal< sc_lv<13> > tmp_421_cast_reg_2020;
    sc_signal< sc_lv<8> > co_25_fu_1508_p2;
    sc_signal< sc_lv<8> > co_25_reg_2028;
    sc_signal< sc_lv<7> > p_lshr_f_cast_fu_1514_p4;
    sc_signal< sc_lv<7> > p_lshr_f_cast_reg_2033;
    sc_signal< sc_lv<1> > exitcond5_fu_1502_p2;
    sc_signal< sc_lv<12> > tmp_426_cast_fu_1554_p1;
    sc_signal< sc_lv<12> > tmp_426_cast_reg_2038;
    sc_signal< sc_lv<13> > tmp_337_fu_1591_p2;
    sc_signal< sc_lv<13> > tmp_337_reg_2043;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<14> > tmp_339_fu_1622_p2;
    sc_signal< sc_lv<14> > tmp_339_reg_2048;
    sc_signal< sc_lv<7> > tmp_342_fu_1652_p2;
    sc_signal< sc_lv<7> > tmp_342_reg_2053;
    sc_signal< sc_lv<3> > h_25_fu_1664_p2;
    sc_signal< sc_lv<3> > h_25_reg_2061;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<13> > output_V_addr_reg_2071;
    sc_signal< sc_lv<3> > w_35_fu_1813_p2;
    sc_signal< sc_lv<3> > w_35_reg_2559;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<8> > tmp_fu_1819_p98;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<8> > co_reg_1421;
    sc_signal< sc_lv<1> > exitcond4_fu_1658_p2;
    sc_signal< sc_lv<3> > h_reg_1432;
    sc_signal< sc_lv<1> > exitcond_fu_1807_p2;
    sc_signal< sc_lv<3> > w_reg_1443;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<8> > storemerge_reg_1454;
    sc_signal< sc_lv<32> > tmp_438_cast_fu_1687_p1;
    sc_signal< sc_lv<32> > tmp_439_cast_fu_1697_p1;
    sc_signal< sc_lv<32> > tmp_440_cast_fu_1707_p1;
    sc_signal< sc_lv<11> > tmp_s_fu_1468_p3;
    sc_signal< sc_lv<9> > tmp_331_fu_1480_p3;
    sc_signal< sc_lv<12> > p_shl_cast_fu_1476_p1;
    sc_signal< sc_lv<12> > p_shl1_cast_fu_1488_p1;
    sc_signal< sc_lv<12> > tmp_332_fu_1492_p2;
    sc_signal< sc_lv<10> > tmp_333_fu_1524_p3;
    sc_signal< sc_lv<8> > tmp_334_fu_1536_p3;
    sc_signal< sc_lv<11> > p_shl2_cast_fu_1532_p1;
    sc_signal< sc_lv<11> > p_shl3_cast_fu_1544_p1;
    sc_signal< sc_lv<11> > tmp_335_fu_1548_p2;
    sc_signal< sc_lv<12> > h_cast2_cast_fu_1562_p1;
    sc_signal< sc_lv<12> > tmp_336_fu_1566_p2;
    sc_signal< sc_lv<10> > tmp_495_fu_1571_p1;
    sc_signal< sc_lv<13> > p_shl8_cast_fu_1575_p3;
    sc_signal< sc_lv<13> > p_shl9_cast_fu_1583_p3;
    sc_signal< sc_lv<13> > h_cast2_cast1_fu_1558_p1;
    sc_signal< sc_lv<13> > tmp_338_fu_1597_p2;
    sc_signal< sc_lv<11> > tmp_496_fu_1602_p1;
    sc_signal< sc_lv<14> > p_shl6_cast_fu_1606_p3;
    sc_signal< sc_lv<14> > p_shl7_cast_fu_1614_p3;
    sc_signal< sc_lv<6> > tmp_340_fu_1628_p3;
    sc_signal< sc_lv<4> > tmp_341_fu_1640_p3;
    sc_signal< sc_lv<7> > p_shl4_cast_fu_1636_p1;
    sc_signal< sc_lv<7> > p_shl5_cast_fu_1648_p1;
    sc_signal< sc_lv<13> > w_cast1_cast_fu_1678_p1;
    sc_signal< sc_lv<13> > tmp_343_fu_1682_p2;
    sc_signal< sc_lv<14> > w_cast1_cast2_fu_1674_p1;
    sc_signal< sc_lv<14> > tmp_344_fu_1692_p2;
    sc_signal< sc_lv<7> > w_cast1_cast1_fu_1670_p1;
    sc_signal< sc_lv<7> > tmp_345_fu_1702_p2;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_state2;
    static const sc_lv<7> ap_ST_fsm_state3;
    static const sc_lv<7> ap_ST_fsm_state4;
    static const sc_lv<7> ap_ST_fsm_state5;
    static const sc_lv<7> ap_ST_fsm_state6;
    static const sc_lv<7> ap_ST_fsm_state7;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<8> ap_const_lv8_C0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_buffer1_1_96_4x4_p_V_10_address0();
    void thread_buffer1_1_96_4x4_p_V_10_ce0();
    void thread_buffer1_1_96_4x4_p_V_11_address0();
    void thread_buffer1_1_96_4x4_p_V_11_ce0();
    void thread_buffer1_1_96_4x4_p_V_12_address0();
    void thread_buffer1_1_96_4x4_p_V_12_ce0();
    void thread_buffer1_1_96_4x4_p_V_13_address0();
    void thread_buffer1_1_96_4x4_p_V_13_ce0();
    void thread_buffer1_1_96_4x4_p_V_14_address0();
    void thread_buffer1_1_96_4x4_p_V_14_ce0();
    void thread_buffer1_1_96_4x4_p_V_15_address0();
    void thread_buffer1_1_96_4x4_p_V_15_ce0();
    void thread_buffer1_1_96_4x4_p_V_16_address0();
    void thread_buffer1_1_96_4x4_p_V_16_ce0();
    void thread_buffer1_1_96_4x4_p_V_17_address0();
    void thread_buffer1_1_96_4x4_p_V_17_ce0();
    void thread_buffer1_1_96_4x4_p_V_18_address0();
    void thread_buffer1_1_96_4x4_p_V_18_ce0();
    void thread_buffer1_1_96_4x4_p_V_19_address0();
    void thread_buffer1_1_96_4x4_p_V_19_ce0();
    void thread_buffer1_1_96_4x4_p_V_1_address0();
    void thread_buffer1_1_96_4x4_p_V_1_ce0();
    void thread_buffer1_1_96_4x4_p_V_20_address0();
    void thread_buffer1_1_96_4x4_p_V_20_ce0();
    void thread_buffer1_1_96_4x4_p_V_21_address0();
    void thread_buffer1_1_96_4x4_p_V_21_ce0();
    void thread_buffer1_1_96_4x4_p_V_22_address0();
    void thread_buffer1_1_96_4x4_p_V_22_ce0();
    void thread_buffer1_1_96_4x4_p_V_23_address0();
    void thread_buffer1_1_96_4x4_p_V_23_ce0();
    void thread_buffer1_1_96_4x4_p_V_24_address0();
    void thread_buffer1_1_96_4x4_p_V_24_ce0();
    void thread_buffer1_1_96_4x4_p_V_25_address0();
    void thread_buffer1_1_96_4x4_p_V_25_ce0();
    void thread_buffer1_1_96_4x4_p_V_26_address0();
    void thread_buffer1_1_96_4x4_p_V_26_ce0();
    void thread_buffer1_1_96_4x4_p_V_27_address0();
    void thread_buffer1_1_96_4x4_p_V_27_ce0();
    void thread_buffer1_1_96_4x4_p_V_28_address0();
    void thread_buffer1_1_96_4x4_p_V_28_ce0();
    void thread_buffer1_1_96_4x4_p_V_29_address0();
    void thread_buffer1_1_96_4x4_p_V_29_ce0();
    void thread_buffer1_1_96_4x4_p_V_2_address0();
    void thread_buffer1_1_96_4x4_p_V_2_ce0();
    void thread_buffer1_1_96_4x4_p_V_30_address0();
    void thread_buffer1_1_96_4x4_p_V_30_ce0();
    void thread_buffer1_1_96_4x4_p_V_31_address0();
    void thread_buffer1_1_96_4x4_p_V_31_ce0();
    void thread_buffer1_1_96_4x4_p_V_32_address0();
    void thread_buffer1_1_96_4x4_p_V_32_ce0();
    void thread_buffer1_1_96_4x4_p_V_33_address0();
    void thread_buffer1_1_96_4x4_p_V_33_ce0();
    void thread_buffer1_1_96_4x4_p_V_34_address0();
    void thread_buffer1_1_96_4x4_p_V_34_ce0();
    void thread_buffer1_1_96_4x4_p_V_35_address0();
    void thread_buffer1_1_96_4x4_p_V_35_ce0();
    void thread_buffer1_1_96_4x4_p_V_36_address0();
    void thread_buffer1_1_96_4x4_p_V_36_ce0();
    void thread_buffer1_1_96_4x4_p_V_37_address0();
    void thread_buffer1_1_96_4x4_p_V_37_ce0();
    void thread_buffer1_1_96_4x4_p_V_38_address0();
    void thread_buffer1_1_96_4x4_p_V_38_ce0();
    void thread_buffer1_1_96_4x4_p_V_39_address0();
    void thread_buffer1_1_96_4x4_p_V_39_ce0();
    void thread_buffer1_1_96_4x4_p_V_3_address0();
    void thread_buffer1_1_96_4x4_p_V_3_ce0();
    void thread_buffer1_1_96_4x4_p_V_40_address0();
    void thread_buffer1_1_96_4x4_p_V_40_ce0();
    void thread_buffer1_1_96_4x4_p_V_41_address0();
    void thread_buffer1_1_96_4x4_p_V_41_ce0();
    void thread_buffer1_1_96_4x4_p_V_42_address0();
    void thread_buffer1_1_96_4x4_p_V_42_ce0();
    void thread_buffer1_1_96_4x4_p_V_43_address0();
    void thread_buffer1_1_96_4x4_p_V_43_ce0();
    void thread_buffer1_1_96_4x4_p_V_44_address0();
    void thread_buffer1_1_96_4x4_p_V_44_ce0();
    void thread_buffer1_1_96_4x4_p_V_45_address0();
    void thread_buffer1_1_96_4x4_p_V_45_ce0();
    void thread_buffer1_1_96_4x4_p_V_46_address0();
    void thread_buffer1_1_96_4x4_p_V_46_ce0();
    void thread_buffer1_1_96_4x4_p_V_47_address0();
    void thread_buffer1_1_96_4x4_p_V_47_ce0();
    void thread_buffer1_1_96_4x4_p_V_48_address0();
    void thread_buffer1_1_96_4x4_p_V_48_ce0();
    void thread_buffer1_1_96_4x4_p_V_49_address0();
    void thread_buffer1_1_96_4x4_p_V_49_ce0();
    void thread_buffer1_1_96_4x4_p_V_4_address0();
    void thread_buffer1_1_96_4x4_p_V_4_ce0();
    void thread_buffer1_1_96_4x4_p_V_50_address0();
    void thread_buffer1_1_96_4x4_p_V_50_ce0();
    void thread_buffer1_1_96_4x4_p_V_51_address0();
    void thread_buffer1_1_96_4x4_p_V_51_ce0();
    void thread_buffer1_1_96_4x4_p_V_52_address0();
    void thread_buffer1_1_96_4x4_p_V_52_ce0();
    void thread_buffer1_1_96_4x4_p_V_53_address0();
    void thread_buffer1_1_96_4x4_p_V_53_ce0();
    void thread_buffer1_1_96_4x4_p_V_54_address0();
    void thread_buffer1_1_96_4x4_p_V_54_ce0();
    void thread_buffer1_1_96_4x4_p_V_55_address0();
    void thread_buffer1_1_96_4x4_p_V_55_ce0();
    void thread_buffer1_1_96_4x4_p_V_56_address0();
    void thread_buffer1_1_96_4x4_p_V_56_ce0();
    void thread_buffer1_1_96_4x4_p_V_57_address0();
    void thread_buffer1_1_96_4x4_p_V_57_ce0();
    void thread_buffer1_1_96_4x4_p_V_58_address0();
    void thread_buffer1_1_96_4x4_p_V_58_ce0();
    void thread_buffer1_1_96_4x4_p_V_59_address0();
    void thread_buffer1_1_96_4x4_p_V_59_ce0();
    void thread_buffer1_1_96_4x4_p_V_5_address0();
    void thread_buffer1_1_96_4x4_p_V_5_ce0();
    void thread_buffer1_1_96_4x4_p_V_60_address0();
    void thread_buffer1_1_96_4x4_p_V_60_ce0();
    void thread_buffer1_1_96_4x4_p_V_61_address0();
    void thread_buffer1_1_96_4x4_p_V_61_ce0();
    void thread_buffer1_1_96_4x4_p_V_62_address0();
    void thread_buffer1_1_96_4x4_p_V_62_ce0();
    void thread_buffer1_1_96_4x4_p_V_63_address0();
    void thread_buffer1_1_96_4x4_p_V_63_ce0();
    void thread_buffer1_1_96_4x4_p_V_64_address0();
    void thread_buffer1_1_96_4x4_p_V_64_ce0();
    void thread_buffer1_1_96_4x4_p_V_65_address0();
    void thread_buffer1_1_96_4x4_p_V_65_ce0();
    void thread_buffer1_1_96_4x4_p_V_66_address0();
    void thread_buffer1_1_96_4x4_p_V_66_ce0();
    void thread_buffer1_1_96_4x4_p_V_67_address0();
    void thread_buffer1_1_96_4x4_p_V_67_ce0();
    void thread_buffer1_1_96_4x4_p_V_68_address0();
    void thread_buffer1_1_96_4x4_p_V_68_ce0();
    void thread_buffer1_1_96_4x4_p_V_69_address0();
    void thread_buffer1_1_96_4x4_p_V_69_ce0();
    void thread_buffer1_1_96_4x4_p_V_6_address0();
    void thread_buffer1_1_96_4x4_p_V_6_ce0();
    void thread_buffer1_1_96_4x4_p_V_70_address0();
    void thread_buffer1_1_96_4x4_p_V_70_ce0();
    void thread_buffer1_1_96_4x4_p_V_71_address0();
    void thread_buffer1_1_96_4x4_p_V_71_ce0();
    void thread_buffer1_1_96_4x4_p_V_72_address0();
    void thread_buffer1_1_96_4x4_p_V_72_ce0();
    void thread_buffer1_1_96_4x4_p_V_73_address0();
    void thread_buffer1_1_96_4x4_p_V_73_ce0();
    void thread_buffer1_1_96_4x4_p_V_74_address0();
    void thread_buffer1_1_96_4x4_p_V_74_ce0();
    void thread_buffer1_1_96_4x4_p_V_75_address0();
    void thread_buffer1_1_96_4x4_p_V_75_ce0();
    void thread_buffer1_1_96_4x4_p_V_76_address0();
    void thread_buffer1_1_96_4x4_p_V_76_ce0();
    void thread_buffer1_1_96_4x4_p_V_77_address0();
    void thread_buffer1_1_96_4x4_p_V_77_ce0();
    void thread_buffer1_1_96_4x4_p_V_78_address0();
    void thread_buffer1_1_96_4x4_p_V_78_ce0();
    void thread_buffer1_1_96_4x4_p_V_79_address0();
    void thread_buffer1_1_96_4x4_p_V_79_ce0();
    void thread_buffer1_1_96_4x4_p_V_7_address0();
    void thread_buffer1_1_96_4x4_p_V_7_ce0();
    void thread_buffer1_1_96_4x4_p_V_80_address0();
    void thread_buffer1_1_96_4x4_p_V_80_ce0();
    void thread_buffer1_1_96_4x4_p_V_81_address0();
    void thread_buffer1_1_96_4x4_p_V_81_ce0();
    void thread_buffer1_1_96_4x4_p_V_82_address0();
    void thread_buffer1_1_96_4x4_p_V_82_ce0();
    void thread_buffer1_1_96_4x4_p_V_83_address0();
    void thread_buffer1_1_96_4x4_p_V_83_ce0();
    void thread_buffer1_1_96_4x4_p_V_84_address0();
    void thread_buffer1_1_96_4x4_p_V_84_ce0();
    void thread_buffer1_1_96_4x4_p_V_85_address0();
    void thread_buffer1_1_96_4x4_p_V_85_ce0();
    void thread_buffer1_1_96_4x4_p_V_86_address0();
    void thread_buffer1_1_96_4x4_p_V_86_ce0();
    void thread_buffer1_1_96_4x4_p_V_87_address0();
    void thread_buffer1_1_96_4x4_p_V_87_ce0();
    void thread_buffer1_1_96_4x4_p_V_88_address0();
    void thread_buffer1_1_96_4x4_p_V_88_ce0();
    void thread_buffer1_1_96_4x4_p_V_89_address0();
    void thread_buffer1_1_96_4x4_p_V_89_ce0();
    void thread_buffer1_1_96_4x4_p_V_8_address0();
    void thread_buffer1_1_96_4x4_p_V_8_ce0();
    void thread_buffer1_1_96_4x4_p_V_90_address0();
    void thread_buffer1_1_96_4x4_p_V_90_ce0();
    void thread_buffer1_1_96_4x4_p_V_91_address0();
    void thread_buffer1_1_96_4x4_p_V_91_ce0();
    void thread_buffer1_1_96_4x4_p_V_92_address0();
    void thread_buffer1_1_96_4x4_p_V_92_ce0();
    void thread_buffer1_1_96_4x4_p_V_93_address0();
    void thread_buffer1_1_96_4x4_p_V_93_ce0();
    void thread_buffer1_1_96_4x4_p_V_94_address0();
    void thread_buffer1_1_96_4x4_p_V_94_ce0();
    void thread_buffer1_1_96_4x4_p_V_95_address0();
    void thread_buffer1_1_96_4x4_p_V_95_ce0();
    void thread_buffer1_1_96_4x4_p_V_96_address0();
    void thread_buffer1_1_96_4x4_p_V_96_ce0();
    void thread_buffer1_1_96_4x4_p_V_9_address0();
    void thread_buffer1_1_96_4x4_p_V_9_ce0();
    void thread_co_25_fu_1508_p2();
    void thread_exitcond4_fu_1658_p2();
    void thread_exitcond5_fu_1502_p2();
    void thread_exitcond_fu_1807_p2();
    void thread_h_25_fu_1664_p2();
    void thread_h_cast2_cast1_fu_1558_p1();
    void thread_h_cast2_cast_fu_1562_p1();
    void thread_left_V_address0();
    void thread_left_V_ce0();
    void thread_output_V_address0();
    void thread_output_V_ce0();
    void thread_output_V_d0();
    void thread_output_V_we0();
    void thread_p_lshr_f_cast_fu_1514_p4();
    void thread_p_shl1_cast_fu_1488_p1();
    void thread_p_shl2_cast_fu_1532_p1();
    void thread_p_shl3_cast_fu_1544_p1();
    void thread_p_shl4_cast_fu_1636_p1();
    void thread_p_shl5_cast_fu_1648_p1();
    void thread_p_shl6_cast_fu_1606_p3();
    void thread_p_shl7_cast_fu_1614_p3();
    void thread_p_shl8_cast_fu_1575_p3();
    void thread_p_shl9_cast_fu_1583_p3();
    void thread_p_shl_cast_fu_1476_p1();
    void thread_tmp_331_fu_1480_p3();
    void thread_tmp_332_fu_1492_p2();
    void thread_tmp_333_fu_1524_p3();
    void thread_tmp_334_fu_1536_p3();
    void thread_tmp_335_fu_1548_p2();
    void thread_tmp_336_fu_1566_p2();
    void thread_tmp_337_fu_1591_p2();
    void thread_tmp_338_fu_1597_p2();
    void thread_tmp_339_fu_1622_p2();
    void thread_tmp_340_fu_1628_p3();
    void thread_tmp_341_fu_1640_p3();
    void thread_tmp_342_fu_1652_p2();
    void thread_tmp_343_fu_1682_p2();
    void thread_tmp_344_fu_1692_p2();
    void thread_tmp_345_fu_1702_p2();
    void thread_tmp_421_cast_fu_1498_p1();
    void thread_tmp_426_cast_fu_1554_p1();
    void thread_tmp_438_cast_fu_1687_p1();
    void thread_tmp_439_cast_fu_1697_p1();
    void thread_tmp_440_cast_fu_1707_p1();
    void thread_tmp_494_fu_1464_p1();
    void thread_tmp_495_fu_1571_p1();
    void thread_tmp_496_fu_1602_p1();
    void thread_tmp_s_fu_1468_p3();
    void thread_w_35_fu_1813_p2();
    void thread_w_cast1_cast1_fu_1670_p1();
    void thread_w_cast1_cast2_fu_1674_p1();
    void thread_w_cast1_cast_fu_1678_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
