// Seed: 2356289030
module module_0 (
    input  wire id_0,
    input  tri0 id_1,
    input  tri  id_2,
    input  wor  id_3,
    output wor  id_4,
    output tri1 id_5
);
  assign module_1.id_8 = 0;
  wire id_7;
endmodule
module module_1 #(
    parameter id_10 = 32'd13
) (
    input wire id_0,
    input tri0 id_1,
    input wor id_2,
    input wire id_3,
    output tri1 id_4,
    input supply0 id_5,
    input wand id_6,
    output wire id_7,
    input tri0 id_8,
    input tri1 id_9,
    input wor _id_10,
    input tri0 id_11,
    input uwire id_12,
    input supply1 id_13,
    input tri id_14,
    output tri0 id_15,
    output tri id_16,
    output wand id_17[id_10 : id_10],
    output supply1 id_18,
    output tri0 id_19
);
  module_0 modCall_1 (
      id_0,
      id_11,
      id_6,
      id_5,
      id_4,
      id_7
  );
endmodule
