{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665517467720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665517467735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 04:44:27 2022 " "Processing started: Wed Oct 12 04:44:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665517467735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665517467735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu32 -c alu32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu32 -c alu32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665517467735 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665517468238 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665517468238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx8_32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mx8_32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mx8_32bits " "Found entity 1: mx8_32bits" {  } { { "mx8_32bits.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/mx8_32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665517474590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx2_32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mx2_32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mx2_32bits " "Found entity 1: mx2_32bits" {  } { { "mx2_32bits.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/mx2_32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665517474594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.v 24 24 " "Found 24 design units, including 24 entities, in source file gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 _inv " "Found entity 1: _inv" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/gates.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474604 ""} { "Info" "ISGN_ENTITY_NAME" "2 _and2 " "Found entity 2: _and2" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/gates.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474604 ""} { "Info" "ISGN_ENTITY_NAME" "3 _nand2 " "Found entity 3: _nand2" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/gates.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474604 ""} { "Info" "ISGN_ENTITY_NAME" "4 _or2 " "Found entity 4: _or2" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/gates.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474604 ""} { "Info" "ISGN_ENTITY_NAME" "5 _nor2 " "Found entity 5: _nor2" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/gates.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474604 ""} { "Info" "ISGN_ENTITY_NAME" "6 _xor2 " "Found entity 6: _xor2" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/gates.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474604 ""} { "Info" "ISGN_ENTITY_NAME" "7 _xnor2 " "Found entity 7: _xnor2" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/gates.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474604 ""} { "Info" "ISGN_ENTITY_NAME" "8 _or3 " "Found entity 8: _or3" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/gates.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474604 ""} { "Info" "ISGN_ENTITY_NAME" "9 _and3 " "Found entity 9: _and3" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/gates.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474604 ""} { "Info" "ISGN_ENTITY_NAME" "10 _xor3 " "Found entity 10: _xor3" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/gates.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474604 ""} { "Info" "ISGN_ENTITY_NAME" "11 _or4 " "Found entity 11: _or4" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/gates.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474604 ""} { "Info" "ISGN_ENTITY_NAME" "12 _and4 " "Found entity 12: _and4" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/gates.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474604 ""} { "Info" "ISGN_ENTITY_NAME" "13 _or5 " "Found entity 13: _or5" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/gates.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474604 ""} { "Info" "ISGN_ENTITY_NAME" "14 _and5 " "Found entity 14: _and5" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/gates.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474604 ""} { "Info" "ISGN_ENTITY_NAME" "15 _inv_4bits " "Found entity 15: _inv_4bits" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/gates.v" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474604 ""} { "Info" "ISGN_ENTITY_NAME" "16 _and2_4bits " "Found entity 16: _and2_4bits" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/gates.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474604 ""} { "Info" "ISGN_ENTITY_NAME" "17 _or2_4bits " "Found entity 17: _or2_4bits" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/gates.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474604 ""} { "Info" "ISGN_ENTITY_NAME" "18 _xor2_4bits " "Found entity 18: _xor2_4bits" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/gates.v" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474604 ""} { "Info" "ISGN_ENTITY_NAME" "19 _xnor2_4bits " "Found entity 19: _xnor2_4bits" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/gates.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474604 ""} { "Info" "ISGN_ENTITY_NAME" "20 _inv_32bits " "Found entity 20: _inv_32bits" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/gates.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474604 ""} { "Info" "ISGN_ENTITY_NAME" "21 _and2_32bits " "Found entity 21: _and2_32bits" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/gates.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474604 ""} { "Info" "ISGN_ENTITY_NAME" "22 _or2_32bits " "Found entity 22: _or2_32bits" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/gates.v" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474604 ""} { "Info" "ISGN_ENTITY_NAME" "23 _xor2_32bits " "Found entity 23: _xor2_32bits" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/gates.v" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474604 ""} { "Info" "ISGN_ENTITY_NAME" "24 _xnor2_32bits " "Found entity 24: _xnor2_32bits" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/gates.v" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665517474604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file fa_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fa_v2 " "Found entity 1: fa_v2" {  } { { "fa_v2.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/fa_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665517474608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clb4.v 1 1 " "Found 1 design units, including 1 entities, in source file clb4.v" { { "Info" "ISGN_ENTITY_NAME" "1 clb4 " "Found entity 1: clb4" {  } { { "clb4.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/clb4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665517474612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4_ov.v 1 1 " "Found 1 design units, including 1 entities, in source file cla4_ov.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla4_ov " "Found entity 1: cla4_ov" {  } { { "cla4_ov.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/cla4_ov.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665517474616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4.v 1 1 " "Found 1 design units, including 1 entities, in source file cla4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla4 " "Found entity 1: cla4" {  } { { "cla4.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/cla4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665517474620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla32_ov.v 1 1 " "Found 1 design units, including 1 entities, in source file cla32_ov.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla32_ov " "Found entity 1: cla32_ov" {  } { { "cla32_ov.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/cla32_ov.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665517474624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cal_flags32.v 1 1 " "Found 1 design units, including 1 entities, in source file cal_flags32.v" { { "Info" "ISGN_ENTITY_NAME" "1 cal_flags32 " "Found entity 1: cal_flags32" {  } { { "cal_flags32.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/cal_flags32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665517474628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.v 1 1 " "Found 1 design units, including 1 entities, in source file alu32.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "alu32.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/alu32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665517474632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu32.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_alu32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_alu32 " "Found entity 1: tb_alu32" {  } { { "tb_alu32.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/tb_alu32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665517474636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665517474636 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu32 " "Elaborating entity \"alu32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665517474669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_inv_32bits _inv_32bits:U0_inv_32bits " "Elaborating entity \"_inv_32bits\" for hierarchy \"_inv_32bits:U0_inv_32bits\"" {  } { { "alu32.v" "U0_inv_32bits" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/alu32.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665517474671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and2_32bits _and2_32bits:U2_and2_32bits " "Elaborating entity \"_and2_32bits\" for hierarchy \"_and2_32bits:U2_and2_32bits\"" {  } { { "alu32.v" "U2_and2_32bits" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/alu32.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665517474673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or2_32bits _or2_32bits:U3_or2_32bits " "Elaborating entity \"_or2_32bits\" for hierarchy \"_or2_32bits:U3_or2_32bits\"" {  } { { "alu32.v" "U3_or2_32bits" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/alu32.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665517474675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_xor2_32bits _xor2_32bits:U4_xor2_32bits " "Elaborating entity \"_xor2_32bits\" for hierarchy \"_xor2_32bits:U4_xor2_32bits\"" {  } { { "alu32.v" "U4_xor2_32bits" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/alu32.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665517474676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_xor2_4bits _xor2_32bits:U4_xor2_32bits\|_xor2_4bits:U0_xor2_4bits " "Elaborating entity \"_xor2_4bits\" for hierarchy \"_xor2_32bits:U4_xor2_32bits\|_xor2_4bits:U0_xor2_4bits\"" {  } { { "gates.v" "U0_xor2_4bits" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/gates.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665517474677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_xor2 _xor2_32bits:U4_xor2_32bits\|_xor2_4bits:U0_xor2_4bits\|_xor2:U0_xor2 " "Elaborating entity \"_xor2\" for hierarchy \"_xor2_32bits:U4_xor2_32bits\|_xor2_4bits:U0_xor2_4bits\|_xor2:U0_xor2\"" {  } { { "gates.v" "U0_xor2" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/gates.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665517474679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_inv _xor2_32bits:U4_xor2_32bits\|_xor2_4bits:U0_xor2_4bits\|_xor2:U0_xor2\|_inv:U0_inv " "Elaborating entity \"_inv\" for hierarchy \"_xor2_32bits:U4_xor2_32bits\|_xor2_4bits:U0_xor2_4bits\|_xor2:U0_xor2\|_inv:U0_inv\"" {  } { { "gates.v" "U0_inv" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/gates.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665517474680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and2 _xor2_32bits:U4_xor2_32bits\|_xor2_4bits:U0_xor2_4bits\|_xor2:U0_xor2\|_and2:U2_and2 " "Elaborating entity \"_and2\" for hierarchy \"_xor2_32bits:U4_xor2_32bits\|_xor2_4bits:U0_xor2_4bits\|_xor2:U0_xor2\|_and2:U2_and2\"" {  } { { "gates.v" "U2_and2" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/gates.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665517474682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or2 _xor2_32bits:U4_xor2_32bits\|_xor2_4bits:U0_xor2_4bits\|_xor2:U0_xor2\|_or2:U4_or2 " "Elaborating entity \"_or2\" for hierarchy \"_xor2_32bits:U4_xor2_32bits\|_xor2_4bits:U0_xor2_4bits\|_xor2:U0_xor2\|_or2:U4_or2\"" {  } { { "gates.v" "U4_or2" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/gates.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665517474683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_xnor2_32bits _xnor2_32bits:U5_xnor2_32bits " "Elaborating entity \"_xnor2_32bits\" for hierarchy \"_xnor2_32bits:U5_xnor2_32bits\"" {  } { { "alu32.v" "U5_xnor2_32bits" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/alu32.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665517474774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_xnor2_4bits _xnor2_32bits:U5_xnor2_32bits\|_xnor2_4bits:U0_xnor2_4bits " "Elaborating entity \"_xnor2_4bits\" for hierarchy \"_xnor2_32bits:U5_xnor2_32bits\|_xnor2_4bits:U0_xnor2_4bits\"" {  } { { "gates.v" "U0_xnor2_4bits" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/gates.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665517474776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_inv_4bits _xnor2_32bits:U5_xnor2_32bits\|_xnor2_4bits:U0_xnor2_4bits\|_inv_4bits:U1_inv_4bits " "Elaborating entity \"_inv_4bits\" for hierarchy \"_xnor2_32bits:U5_xnor2_32bits\|_xnor2_4bits:U0_xnor2_4bits\|_inv_4bits:U1_inv_4bits\"" {  } { { "gates.v" "U1_inv_4bits" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/gates.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665517474789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx2_32bits mx2_32bits:U6_mux_b " "Elaborating entity \"mx2_32bits\" for hierarchy \"mx2_32bits:U6_mux_b\"" {  } { { "alu32.v" "U6_mux_b" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/alu32.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665517474876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla32_ov cla32_ov:U7_adder " "Elaborating entity \"cla32_ov\" for hierarchy \"cla32_ov:U7_adder\"" {  } { { "alu32.v" "U7_adder" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/alu32.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665517474876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4 cla32_ov:U7_adder\|cla4:U0_cla4 " "Elaborating entity \"cla4\" for hierarchy \"cla32_ov:U7_adder\|cla4:U0_cla4\"" {  } { { "cla32_ov.v" "U0_cla4" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/cla32_ov.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665517474876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa_v2 cla32_ov:U7_adder\|cla4:U0_cla4\|fa_v2:U0_fa_v2 " "Elaborating entity \"fa_v2\" for hierarchy \"cla32_ov:U7_adder\|cla4:U0_cla4\|fa_v2:U0_fa_v2\"" {  } { { "cla4.v" "U0_fa_v2" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/cla4.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665517474876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clb4 cla32_ov:U7_adder\|cla4:U0_cla4\|clb4:U4_clb4 " "Elaborating entity \"clb4\" for hierarchy \"cla32_ov:U7_adder\|cla4:U0_cla4\|clb4:U4_clb4\"" {  } { { "cla4.v" "U4_clb4" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/cla4.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665517474908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and3 cla32_ov:U7_adder\|cla4:U0_cla4\|clb4:U4_clb4\|_and3:U11_and3 " "Elaborating entity \"_and3\" for hierarchy \"cla32_ov:U7_adder\|cla4:U0_cla4\|clb4:U4_clb4\|_and3:U11_and3\"" {  } { { "clb4.v" "U11_and3" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/clb4.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665517474908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or3 cla32_ov:U7_adder\|cla4:U0_cla4\|clb4:U4_clb4\|_or3:U12_or3 " "Elaborating entity \"_or3\" for hierarchy \"cla32_ov:U7_adder\|cla4:U0_cla4\|clb4:U4_clb4\|_or3:U12_or3\"" {  } { { "clb4.v" "U12_or3" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/clb4.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665517474908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and4 cla32_ov:U7_adder\|cla4:U0_cla4\|clb4:U4_clb4\|_and4:U15_and4 " "Elaborating entity \"_and4\" for hierarchy \"cla32_ov:U7_adder\|cla4:U0_cla4\|clb4:U4_clb4\|_and4:U15_and4\"" {  } { { "clb4.v" "U15_and4" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/clb4.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665517474923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or4 cla32_ov:U7_adder\|cla4:U0_cla4\|clb4:U4_clb4\|_or4:U16_or4 " "Elaborating entity \"_or4\" for hierarchy \"cla32_ov:U7_adder\|cla4:U0_cla4\|clb4:U4_clb4\|_or4:U16_or4\"" {  } { { "clb4.v" "U16_or4" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/clb4.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665517474923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and5 cla32_ov:U7_adder\|cla4:U0_cla4\|clb4:U4_clb4\|_and5:U20_and5 " "Elaborating entity \"_and5\" for hierarchy \"cla32_ov:U7_adder\|cla4:U0_cla4\|clb4:U4_clb4\|_and5:U20_and5\"" {  } { { "clb4.v" "U20_and5" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/clb4.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665517474923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or5 cla32_ov:U7_adder\|cla4:U0_cla4\|clb4:U4_clb4\|_or5:U21_or4 " "Elaborating entity \"_or5\" for hierarchy \"cla32_ov:U7_adder\|cla4:U0_cla4\|clb4:U4_clb4\|_or5:U21_or4\"" {  } { { "clb4.v" "U21_or4" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/clb4.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665517474923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4_ov cla32_ov:U7_adder\|cla4_ov:U7_cla4_ov " "Elaborating entity \"cla4_ov\" for hierarchy \"cla32_ov:U7_adder\|cla4_ov:U7_cla4_ov\"" {  } { { "cla32_ov.v" "U7_cla4_ov" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/cla32_ov.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665517475142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx8_32bits mx8_32bits:U7_mx8_32bits " "Elaborating entity \"mx8_32bits\" for hierarchy \"mx8_32bits:U7_mx8_32bits\"" {  } { { "alu32.v" "U7_mx8_32bits" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/alu32.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665517475173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cal_flags32 cal_flags32:U8_cal_flags32 " "Elaborating entity \"cal_flags32\" for hierarchy \"cal_flags32:U8_cal_flags32\"" {  } { { "alu32.v" "U8_cal_flags32" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/alu32.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665517475189 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665517475909 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665517476331 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665517476331 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "245 " "Implemented 245 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665517476363 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665517476363 ""} { "Info" "ICUT_CUT_TM_LCELLS" "142 " "Implemented 142 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665517476363 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665517476363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665517476374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 04:44:36 2022 " "Processing ended: Wed Oct 12 04:44:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665517476374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665517476374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665517476374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665517476374 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1665517477395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665517477395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 04:44:37 2022 " "Processing started: Wed Oct 12 04:44:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665517477395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1665517477395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off alu32 -c alu32 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off alu32 -c alu32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1665517477395 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1665517477525 ""}
{ "Info" "0" "" "Project  = alu32" {  } {  } 0 0 "Project  = alu32" 0 0 "Fitter" 0 0 1665517477525 ""}
{ "Info" "0" "" "Revision = alu32" {  } {  } 0 0 "Revision = alu32" 0 0 "Fitter" 0 0 1665517477525 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1665517477622 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1665517477622 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "alu32 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"alu32\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1665517477628 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665517477662 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665517477662 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1665517477973 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1665517477992 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1665517478240 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "103 103 " "No exact pin location assignment(s) for 103 pins of 103 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1665517478412 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1665517487343 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665517487963 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1665517487965 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665517487966 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665517487966 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1665517487967 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1665517487967 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1665517487967 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1665517487967 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1665517487967 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1665517487967 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665517488001 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alu32.sdc " "Synopsys Design Constraints File file not found: 'alu32.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1665517492328 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1665517492328 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1665517492328 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1665517492329 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1665517492330 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1665517492330 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1665517492330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1665517492334 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1665517492385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665517495314 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1665517500290 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1665517500946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665517500947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1665517501853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1665517504533 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1665517504533 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1665517504774 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1665517504774 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1665517504774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665517504776 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1665517505895 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665517505921 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665517506217 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665517506217 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665517506512 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665517508465 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/output_files/alu32.fit.smsg " "Generated suppressed messages file C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/output_files/alu32.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1665517508762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6957 " "Peak virtual memory: 6957 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665517509143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 04:45:09 2022 " "Processing ended: Wed Oct 12 04:45:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665517509143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665517509143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665517509143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1665517509143 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1665517510076 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665517510080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 04:45:09 2022 " "Processing started: Wed Oct 12 04:45:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665517510080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1665517510080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off alu32 -c alu32 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off alu32 -c alu32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1665517510080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1665517510704 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1665517514802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665517515119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 04:45:15 2022 " "Processing ended: Wed Oct 12 04:45:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665517515119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665517515119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665517515119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1665517515119 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1665517515791 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1665517516225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665517516230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 04:45:15 2022 " "Processing started: Wed Oct 12 04:45:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665517516230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1665517516230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta alu32 -c alu32 " "Command: quartus_sta alu32 -c alu32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1665517516230 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1665517516351 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1665517517039 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1665517517039 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665517517072 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665517517072 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alu32.sdc " "Synopsys Design Constraints File file not found: 'alu32.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1665517517486 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1665517517486 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1665517517486 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1665517517486 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1665517517487 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1665517517487 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1665517517487 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1665517517494 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1665517517495 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665517517496 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665517517501 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665517517504 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665517517505 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665517517507 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665517517510 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665517517512 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1665517517537 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1665517518219 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1665517518266 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1665517518266 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1665517518267 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1665517518267 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665517518268 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665517518270 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665517518271 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665517518273 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665517518277 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665517518278 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1665517518282 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1665517518409 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1665517518982 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1665517519031 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1665517519031 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1665517519032 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1665517519032 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665517519034 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665517519037 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665517519039 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665517519040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665517519041 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665517519043 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1665517519175 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1665517519176 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1665517519176 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1665517519176 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665517519178 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665517519179 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665517519181 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665517519185 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665517519187 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665517520414 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665517520418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5184 " "Peak virtual memory: 5184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665517520460 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 04:45:20 2022 " "Processing ended: Wed Oct 12 04:45:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665517520460 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665517520460 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665517520460 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665517520460 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1665517521392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665517521396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 04:45:21 2022 " "Processing started: Wed Oct 12 04:45:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665517521396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1665517521396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off alu32 -c alu32 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off alu32 -c alu32" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1665517521396 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1665517522310 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1665517522335 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu32.vo C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/simulation/modelsim/ simulation " "Generated file alu32.vo in folder \"C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg4/alu32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1665517522464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665517522507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 04:45:22 2022 " "Processing ended: Wed Oct 12 04:45:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665517522507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665517522507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665517522507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1665517522507 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 16 s " "Quartus Prime Full Compilation was successful. 0 errors, 16 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1665517523093 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665517820325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665517820329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 04:50:20 2022 " "Processing started: Wed Oct 12 04:50:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665517820329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1665517820329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp alu32 -c alu32 --netlist_type=sgate " "Command: quartus_npp alu32 -c alu32 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1665517820329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1665517820479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4548 " "Peak virtual memory: 4548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665517820550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 04:50:20 2022 " "Processing ended: Wed Oct 12 04:50:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665517820550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665517820550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665517820550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1665517820550 ""}
