// Seed: 751401328
module module_0 (
    input  wor   id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  uwire id_3,
    input  wor   id_4,
    output tri   id_5
);
  assign id_5 = id_2;
  wire id_7, id_8, id_9, id_10;
  wire id_11, id_12;
  wire id_13 = id_9;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input wire id_3,
    output tri id_4,
    input tri1 id_5,
    input supply1 id_6,
    output wand id_7,
    output supply1 id_8,
    input wire id_9,
    input wand id_10
);
  tri id_12, id_13, id_14, id_15, id_16;
  assign id_14 = 1'b0 == id_9;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_10,
      id_5,
      id_1,
      id_2
  );
endmodule
