

library ieee;
use ieee.std_logic_1164.all;


entity MUX2_comp1 is
  
  port(s_comp1, s1_comp1, s2_comp1: in std_logic;
        CT_Msg, REG_GRV, CT_ON, REGS_REP_SQ, DISPLAY_VAL, REGS_REP_S: in std_logic_vector(7 downto 0); 
																										 
																										 
        MC: out std_logic_vector(7 downto 0));
        
end;

architecture ckt_MUX2_comp1 of MUX2_comp1 is
 
component mux8x1 is
  
  port( SL: in std_logic_vector(2 downto 0);
        E_IN: in std_logic_vector(7 downto 0);
        M8: out std_logic);
        
end component;
 
signal MC_AUX : std_logic_vector(7 downto 0);

begin

MC0: mux8x1 port map(

		E_IN(0) => CT_Msg(0),
		E_IN(1) => REG_GRV(0),
		E_IN(2) => CT_ON(0),
		E_IN(3) => REGS_REP_SQ(0),
		E_IN(4) => DISPLAY_VAL(0),
		E_IN(5) => REGS_REP_S(0),
		E_IN(6) => REGS_REP_SQ(0),
		E_IN(7) => '0',
		SL(0) => s_comp1,
		SL(1) => s1_comp1,
		SL(2) => s2_comp1,
		M8 =>  MC_AUX(0));
		
MC1: mux8x1 port map(

		E_IN(0) => CT_Msg(1),
		E_IN(1) => REG_GRV(1),
		E_IN(2) => CT_ON(1),
		E_IN(3) => REGS_REP_SQ(1),
		E_IN(4) => DISPLAY_VAL(1),
		E_IN(5) => REGS_REP_S(1),
		E_IN(6) => REGS_REP_SQ(1),
		E_IN(7) => '0',
		SL(0) => s_comp1,
		SL(1) => s1_comp1,
		SL(2) => s2_comp1,
		M8 =>  MC_AUX(1));		

MC2: mux8x1 port map(

		E_IN(0) => CT_Msg(2),
		E_IN(1) => REG_GRV(2),
		E_IN(2) => CT_ON(2),
		E_IN(3) => REGS_REP_SQ(2),
		E_IN(4) => DISPLAY_VAL(2),
		E_IN(5) => REGS_REP_S(2),
		E_IN(6) => REGS_REP_SQ(2),
		E_IN(7) => '0',
		SL(0) => s_comp1,
		SL(1) => s1_comp1,
		SL(2) => s2_comp1,
		M8 =>  MC_AUX(2));

MC3: mux8x1 port map(

		E_IN(0) => CT_Msg(3),
		E_IN(1) => REG_GRV(3),
		E_IN(2) => CT_ON(3),
		E_IN(3) => REGS_REP_SQ(3),
		E_IN(4) => DISPLAY_VAL(3),
		E_IN(5) => REGS_REP_S(3),
		E_IN(6) => REGS_REP_SQ(3),
		E_IN(7) => '0',
		SL(0) => s_comp1,
		SL(1) => s1_comp1,
		SL(2) => s2_comp1,
		M8 =>  MC_AUX(3));	
	
	
MC4: mux8x1 port map(

		E_IN(0) => CT_Msg(4),
		E_IN(1) => REG_GRV(4),
		E_IN(2) => CT_ON(4),
		E_IN(3) => REGS_REP_SQ(4),
		E_IN(4) => DISPLAY_VAL(4),
		E_IN(5) => REGS_REP_S(4),
		E_IN(6) => REGS_REP_SQ(4),
		E_IN(7) => '0',
		SL(0) => s_comp1,
		SL(1) => s1_comp1,
		SL(2) => s2_comp1,
		M8 =>  MC_AUX(4));
		
MC5: mux8x1 port map(

		E_IN(0) => CT_Msg(5),
		E_IN(1) => REG_GRV(5),
		E_IN(2) => CT_ON(5),
		E_IN(3) => REGS_REP_SQ(5),
		E_IN(4) => DISPLAY_VAL(5),
		E_IN(5) => REGS_REP_S(5),
		E_IN(6) => REGS_REP_SQ(5),
		E_IN(7) => '0',
		SL(0) => s_comp1,
		SL(1) => s1_comp1,
		SL(2) => s2_comp1,
		M8 =>  MC_AUX(5));
		
MC6: mux8x1 port map(

		E_IN(0) => CT_Msg(6),
		E_IN(1) => REG_GRV(6),
		E_IN(2) => CT_ON(6),
		E_IN(3) => REGS_REP_SQ(6),
		E_IN(4) => DISPLAY_VAL(6),
		E_IN(5) => REGS_REP_S(6),
		E_IN(6) => REGS_REP_SQ(6),
		E_IN(7) => '0',
		SL(0) => s_comp1,
		SL(1) => s1_comp1,
		SL(2) => s2_comp1,
		M8 =>  MC_AUX(6));
		
MC7: mux8x1 port map(

		E_IN(0) => CT_Msg(7),
		E_IN(1) => REG_GRV(7),
		E_IN(2) => CT_ON(7),
		E_IN(3) => REGS_REP_SQ(7),
		E_IN(4) => DISPLAY_VAL(7),
		E_IN(5) => REGS_REP_S(7),
		E_IN(6) => REGS_REP_SQ(7),
		E_IN(7) => '0',
		SL(0) => s_comp1,
		SL(1) => s1_comp1,
		SL(2) => s2_comp1,
		M8 =>  MC_AUX(7));

		MC	<= MC_AUX;	

end ckt_MUX2_comp1;