This project implements AHB-Lite protocol using Verilog. It contains verilog files for AHB-Master and AHB-Slave. 
The code has been simulated and verified by creating a testbench.

