
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2180 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 379.484 ; gain = 100.480
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:13]
INFO: [Synth 8-3876] $readmem data file 'pal24bit.mem' is read successfully [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:142]
INFO: [Synth 8-6157] synthesizing module 'vga640x480' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/vga640x480.v:9]
	Parameter HSYNCSTART bound to: 16 - type: integer 
	Parameter HSYNCEND bound to: 112 - type: integer 
	Parameter HACTIVESTART bound to: 160 - type: integer 
	Parameter HACTIVEEND bound to: 800 - type: integer 
	Parameter VSYNCSTART bound to: 10 - type: integer 
	Parameter VSYNCEND bound to: 12 - type: integer 
	Parameter VACTIVESTART bound to: 45 - type: integer 
	Parameter VACTIVEEND bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga640x480' (1#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/vga640x480.v:9]
INFO: [Synth 8-6157] synthesizing module 'keyboard2' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/keyboard2.v:20]
INFO: [Synth 8-6157] synthesizing module 'PS2Receiver' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/PS2Receiver.v:22]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/debouncer.v:3]
	Parameter COUNT_MAX bound to: 19 - type: integer 
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (2#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/debouncer.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/PS2Receiver.v:55]
INFO: [Synth 8-6155] done synthesizing module 'PS2Receiver' (3#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/PS2Receiver.v:22]
WARNING: [Synth 8-567] referenced signal 'keycodev' should be on the sensitivity list [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/keyboard2.v:50]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/keyboard2.v:74]
WARNING: [Synth 8-6014] Unused sequential element start_reg was removed.  [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/keyboard2.v:65]
INFO: [Synth 8-6155] done synthesizing module 'keyboard2' (4#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/keyboard2.v:20]
INFO: [Synth 8-6157] synthesizing module 'GroupnameSprite' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/GroupnameSprite.v:23]
	Parameter GroupWidth bound to: 443 - type: integer 
	Parameter GroupHeight bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'GroupnameRom' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/GroupnameRom.v:23]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "block" *) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/GroupnameRom.v:29]
INFO: [Synth 8-3876] $readmem data file 'group_name3.mem' is read successfully [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/GroupnameRom.v:32]
INFO: [Synth 8-6155] done synthesizing module 'GroupnameRom' (5#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/GroupnameRom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'GroupnameSprite' (6#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/GroupnameSprite.v:23]
INFO: [Synth 8-6157] synthesizing module 'MembersSprite' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/MembersSprite.v:23]
	Parameter MembersWidth bound to: 531 - type: integer 
	Parameter MembersHeight bound to: 125 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MembersRom' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/MembersRom.v:23]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "block" *) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/MembersRom.v:29]
INFO: [Synth 8-3876] $readmem data file 'members.mem' is read successfully [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/MembersRom.v:32]
INFO: [Synth 8-6155] done synthesizing module 'MembersRom' (7#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/MembersRom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MembersSprite' (8#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/MembersSprite.v:23]
INFO: [Synth 8-6157] synthesizing module 'StartSprite' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/StartSprite.v:23]
	Parameter StartWidth bound to: 228 - type: integer 
	Parameter StartHeight bound to: 49 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StartRom' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/StartRom.v:23]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "block" *) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/StartRom.v:29]
INFO: [Synth 8-3876] $readmem data file 'start.mem' is read successfully [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/StartRom.v:32]
INFO: [Synth 8-6155] done synthesizing module 'StartRom' (9#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/StartRom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'StartSprite' (10#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/StartSprite.v:23]
INFO: [Synth 8-6157] synthesizing module 'attack' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/attack.v:23]
	Parameter middleWidth bound to: 24 - type: integer 
	Parameter middleHeight bound to: 14 - type: integer 
	Parameter runningWidth bound to: 6 - type: integer 
	Parameter runningHeight bound to: 60 - type: integer 
	Parameter maxDamage bound to: 70 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'runningRom' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/runningRom.v:23]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "block" *) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/runningRom.v:29]
INFO: [Synth 8-3876] $readmem data file 'running_bar.mem' is read successfully [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/runningRom.v:32]
INFO: [Synth 8-6155] done synthesizing module 'runningRom' (11#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/runningRom.v:23]
INFO: [Synth 8-6157] synthesizing module 'ScaleRom' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/ScaleRom.v:23]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "block" *) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/ScaleRom.v:29]
INFO: [Synth 8-3876] $readmem data file 'scale.mem' is read successfully [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/ScaleRom.v:32]
INFO: [Synth 8-6155] done synthesizing module 'ScaleRom' (12#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/ScaleRom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'attack' (13#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/attack.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'state' does not match port width (1) of module 'attack' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:78]
INFO: [Synth 8-6157] synthesizing module 'Seven_segment_LED_Display_Controller' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Seven_segment_LED_Display_Controller.v:23]
WARNING: [Synth 8-6014] Unused sequential element one_second_counter_reg was removed.  [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Seven_segment_LED_Display_Controller.v:45]
WARNING: [Synth 8-6014] Unused sequential element displayed_number_reg was removed.  [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Seven_segment_LED_Display_Controller.v:58]
INFO: [Synth 8-6155] done synthesizing module 'Seven_segment_LED_Display_Controller' (14#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Seven_segment_LED_Display_Controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'Teemo' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Teemo.v:23]
	Parameter StartWidth bound to: 90 - type: integer 
	Parameter StartHeight bound to: 95 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'TeemoRom' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/TeemoRom.v:23]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "block" *) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/TeemoRom.v:29]
INFO: [Synth 8-3876] $readmem data file 'teemo.mem' is read successfully [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/TeemoRom.v:32]
INFO: [Synth 8-6155] done synthesizing module 'TeemoRom' (15#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/TeemoRom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Teemo' (16#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Teemo.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (17#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Timer.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'p_alive' does not match port width (1) of module 'Timer' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:93]
WARNING: [Synth 8-689] width (2) of port connection 'e_alive' does not match port width (1) of module 'Timer' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:93]
INFO: [Synth 8-6157] synthesizing module 'Player' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Player.v:23]
	Parameter startX bound to: 221 - type: integer 
	Parameter startY bound to: 220 - type: integer 
	Parameter character_width bound to: 34 - type: integer 
	Parameter character_height bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CharacterRom' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/CharacterRom.v:23]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "block" *) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/CharacterRom.v:29]
INFO: [Synth 8-3876] $readmem data file 'character.mem' is read successfully [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/CharacterRom.v:32]
INFO: [Synth 8-6155] done synthesizing module 'CharacterRom' (18#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/CharacterRom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Player' (19#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Player.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'dodging' does not match port width (1) of module 'Player' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:100]
INFO: [Synth 8-6157] synthesizing module 'gameBorder' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/gameBorder.v:20]
	Parameter top bound to: 90 - type: integer 
	Parameter bottom bound to: 324 - type: integer 
	Parameter left bound to: 220 - type: integer 
	Parameter right bound to: 454 - type: integer 
	Parameter thickness bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gameBorder' (20#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/gameBorder.v:20]
INFO: [Synth 8-6157] synthesizing module 'Monster1' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Monster1.v:23]
	Parameter monster_x bound to: 220 - type: integer 
	Parameter monster_y bound to: 90 - type: integer 
	Parameter b1_width bound to: 34 - type: integer 
	Parameter b1_height bound to: 34 - type: integer 
WARNING: [Synth 8-639] system function call 'urandom' not supported [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Monster1.v:38]
INFO: [Synth 8-6157] synthesizing module 'MonsterRom' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/MonsterRom.v:22]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "block" *) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/MonsterRom.v:28]
INFO: [Synth 8-3876] $readmem data file 'b1.mem' is read successfully [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/MonsterRom.v:31]
INFO: [Synth 8-6155] done synthesizing module 'MonsterRom' (21#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/MonsterRom.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Monster1' (22#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Monster1.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'dodging' does not match port width (1) of module 'Monster1' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:111]
WARNING: [Synth 8-689] width (2) of port connection 'onCollision_b1' does not match port width (1) of module 'Monster1' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:112]
INFO: [Synth 8-6157] synthesizing module 'Monster2' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Monster2.v:22]
	Parameter monster_x bound to: 420 - type: integer 
	Parameter monster_y bound to: 90 - type: integer 
	Parameter b2_width bound to: 34 - type: integer 
	Parameter b2_height bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MonsterRom2' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/MonsterRom2.v:23]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "block" *) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/MonsterRom2.v:29]
INFO: [Synth 8-3876] $readmem data file 'b2.mem' is read successfully [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/MonsterRom2.v:32]
INFO: [Synth 8-6155] done synthesizing module 'MonsterRom2' (23#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/MonsterRom2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Monster2' (24#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Monster2.v:22]
WARNING: [Synth 8-689] width (2) of port connection 'dodging' does not match port width (1) of module 'Monster2' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:113]
WARNING: [Synth 8-689] width (2) of port connection 'onCollision_b2' does not match port width (1) of module 'Monster2' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:114]
INFO: [Synth 8-6157] synthesizing module 'Monster3' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Monster3.v:23]
	Parameter monster_x bound to: 330 - type: integer 
	Parameter monster_y bound to: 90 - type: integer 
	Parameter b3_width bound to: 34 - type: integer 
	Parameter b3_height bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MonsterRom3' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/MonsterRom3.v:22]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "block" *) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/MonsterRom3.v:28]
INFO: [Synth 8-3876] $readmem data file 'b3.mem' is read successfully [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/MonsterRom3.v:31]
INFO: [Synth 8-6155] done synthesizing module 'MonsterRom3' (25#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/MonsterRom3.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Monster3' (26#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Monster3.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'dodging' does not match port width (1) of module 'Monster3' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:115]
WARNING: [Synth 8-689] width (2) of port connection 'onCollision_b3' does not match port width (1) of module 'Monster3' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:116]
INFO: [Synth 8-6157] synthesizing module 'ObstacleGreen' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/ObstacleGreen.v:23]
	Parameter Gupper bound to: 190 - type: integer 
	Parameter Glower bound to: 200 - type: integer 
	Parameter Gleft bound to: 424 - type: integer 
	Parameter Gright bound to: 434 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ObstacleGreen' (27#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/ObstacleGreen.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'onCollision_og' does not match port width (1) of module 'ObstacleGreen' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:121]
INFO: [Synth 8-6157] synthesizing module 'ObstacleBlue' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/ObstacleBlue.v:23]
	Parameter Bupper bound to: 190 - type: integer 
	Parameter Blower bound to: 200 - type: integer 
	Parameter Bleft bound to: 221 - type: integer 
	Parameter Bright bound to: 231 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ObstacleBlue' (28#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/ObstacleBlue.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'onCollision_ob' does not match port width (1) of module 'ObstacleBlue' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:126]
INFO: [Synth 8-6157] synthesizing module 'ObstacleBlueXL' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/ObastacleBlueXL.v:23]
	Parameter Bupper bound to: 170 - type: integer 
	Parameter Blower bound to: 190 - type: integer 
	Parameter Bleft bound to: 271 - type: integer 
	Parameter Bright bound to: 291 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ObstacleBlueXL' (29#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/ObastacleBlueXL.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'onCollision_obXL' does not match port width (1) of module 'ObstacleBlueXL' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:131]
INFO: [Synth 8-6157] synthesizing module 'ObstacleGrey' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/ObstacleGrey.v:23]
	Parameter Gupper bound to: 260 - type: integer 
	Parameter Glower bound to: 270 - type: integer 
	Parameter Gleft bound to: 241 - type: integer 
	Parameter Gright bound to: 251 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ObstacleGrey' (30#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/ObstacleGrey.v:23]
INFO: [Synth 8-6157] synthesizing module 'OnCollision' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/OnCollision.v:23]
INFO: [Synth 8-6155] done synthesizing module 'OnCollision' (31#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/OnCollision.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'b1_on' does not match port width (1) of module 'OnCollision' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:146]
WARNING: [Synth 8-689] width (2) of port connection 'b2_on' does not match port width (1) of module 'OnCollision' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:146]
WARNING: [Synth 8-689] width (2) of port connection 'b3_on' does not match port width (1) of module 'OnCollision' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:146]
WARNING: [Synth 8-689] width (2) of port connection 'obOn' does not match port width (1) of module 'OnCollision' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:147]
WARNING: [Synth 8-689] width (2) of port connection 'ogOn' does not match port width (1) of module 'OnCollision' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:147]
WARNING: [Synth 8-689] width (2) of port connection 'obXLOn' does not match port width (1) of module 'OnCollision' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:147]
WARNING: [Synth 8-689] width (2) of port connection 'CharacterOn' does not match port width (1) of module 'OnCollision' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:148]
WARNING: [Synth 8-689] width (2) of port connection 'target' does not match port width (1) of module 'OnCollision' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:148]
WARNING: [Synth 8-689] width (2) of port connection 'onCollision_b1' does not match port width (1) of module 'OnCollision' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:149]
WARNING: [Synth 8-689] width (2) of port connection 'onCollision_b2' does not match port width (1) of module 'OnCollision' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:149]
WARNING: [Synth 8-689] width (2) of port connection 'onCollision_b3' does not match port width (1) of module 'OnCollision' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:150]
WARNING: [Synth 8-689] width (2) of port connection 'onCollision_ob' does not match port width (1) of module 'OnCollision' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:150]
WARNING: [Synth 8-689] width (2) of port connection 'onCollision_og' does not match port width (1) of module 'OnCollision' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:151]
WARNING: [Synth 8-689] width (2) of port connection 'onCollision_obXL' does not match port width (1) of module 'OnCollision' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:151]
WARNING: [Synth 8-689] width (2) of port connection 'state' does not match port width (1) of module 'OnCollision' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:152]
WARNING: [Synth 8-689] width (2) of port connection 'dodging' does not match port width (1) of module 'OnCollision' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:152]
INFO: [Synth 8-6157] synthesizing module 'Hp' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Hp.v:23]
	Parameter player_y_upper bound to: 400 - type: integer 
	Parameter player_y_lower bound to: 420 - type: integer 
	Parameter enemy_y_upper bound to: 440 - type: integer 
	Parameter enemy_y_lower bound to: 460 - type: integer 
	Parameter hp_start bound to: 90 - type: integer 
	Parameter hp_length bound to: 200 - type: integer 
	Parameter pMaxHp bound to: 200 - type: integer 
	Parameter eMaxHp bound to: 200 - type: integer 
	Parameter enemy_damage bound to: 70 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Hp' (32#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Hp.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'b1_on' does not match port width (1) of module 'Hp' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:157]
WARNING: [Synth 8-689] width (2) of port connection 'b2_on' does not match port width (1) of module 'Hp' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:157]
WARNING: [Synth 8-689] width (2) of port connection 'b3_on' does not match port width (1) of module 'Hp' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:157]
WARNING: [Synth 8-689] width (2) of port connection 'ogOn' does not match port width (1) of module 'Hp' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:157]
WARNING: [Synth 8-689] width (2) of port connection 'obOn' does not match port width (1) of module 'Hp' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:157]
WARNING: [Synth 8-689] width (2) of port connection 'obXLOn' does not match port width (1) of module 'Hp' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:157]
WARNING: [Synth 8-689] width (2) of port connection 'onCollision_b1' does not match port width (1) of module 'Hp' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:158]
WARNING: [Synth 8-689] width (2) of port connection 'onCollision_b2' does not match port width (1) of module 'Hp' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:158]
WARNING: [Synth 8-689] width (2) of port connection 'onCollision_b3' does not match port width (1) of module 'Hp' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:159]
WARNING: [Synth 8-689] width (2) of port connection 'onCollision_ob' does not match port width (1) of module 'Hp' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:159]
WARNING: [Synth 8-689] width (2) of port connection 'onCollision_og' does not match port width (1) of module 'Hp' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:160]
WARNING: [Synth 8-689] width (2) of port connection 'onCollision_obXL' does not match port width (1) of module 'Hp' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:160]
WARNING: [Synth 8-689] width (2) of port connection 'target' does not match port width (1) of module 'Hp' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:161]
WARNING: [Synth 8-689] width (2) of port connection 'state' does not match port width (1) of module 'Hp' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:163]
INFO: [Synth 8-6155] done synthesizing module 'Top' (33#1) [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:13]
WARNING: [Synth 8-3331] design OnCollision has unconnected port state
WARNING: [Synth 8-3331] design Teemo has unconnected port i_rst
WARNING: [Synth 8-3331] design attack has unconnected port i_rst
WARNING: [Synth 8-3331] design StartSprite has unconnected port i_rst
WARNING: [Synth 8-3331] design MembersSprite has unconnected port i_rst
WARNING: [Synth 8-3331] design GroupnameSprite has unconnected port i_rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 530.113 ; gain = 251.109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 530.113 ; gain = 251.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 530.113 ; gain = 251.109
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v2/undertale_v2.srcs/sources_1/new/basys3.xdc]
WARNING: [Vivado 12-584] No ports matched 'tx'. [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v2/undertale_v2.srcs/sources_1/new/basys3.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v2/undertale_v2.srcs/sources_1/new/basys3.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx'. [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v2/undertale_v2.srcs/sources_1/new/basys3.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v2/undertale_v2.srcs/sources_1/new/basys3.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v2/undertale_v2.srcs/sources_1/new/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/undertale_v2/undertale_v2.srcs/sources_1/new/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 851.742 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 851.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 851.754 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 851.754 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 851.754 ; gain = 572.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 851.754 ; gain = 572.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 851.754 ; gain = 572.750
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "space" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5547] Trying to map ROM "memory_array" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "memory_array" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "memory_array" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "memory_array" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "memory_array" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5546] ROM "Anode_Activate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Anode_Activate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Anode_Activate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Anode_Activate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "LED_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "LED_BCD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5547] Trying to map ROM "memory_array" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dodging" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5547] Trying to map ROM "memory_array" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4471] merging register 'green_reg[7:0]' into 'red_reg[7:0]' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/gameBorder.v:49]
INFO: [Synth 8-4471] merging register 'blue_reg[7:0]' into 'red_reg[7:0]' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/gameBorder.v:50]
INFO: [Synth 8-5547] Trying to map ROM "memory_array" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-802] inferred FSM for state register 'b1_direction_reg' in module 'Monster1'
INFO: [Synth 8-5544] ROM "b1_direction" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5547] Trying to map ROM "memory_array" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-802] inferred FSM for state register 'b2_direction_reg' in module 'Monster2'
INFO: [Synth 8-5544] ROM "b2_direction" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5547] Trying to map ROM "memory_array" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-802] inferred FSM for state register 'b3_direction_reg' in module 'Monster3'
INFO: [Synth 8-5544] ROM "b3_direction" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'blue_reg[7:0]' into 'red_reg[7:0]' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/ObstacleGreen.v:45]
INFO: [Synth 8-4471] merging register 'green_reg[7:0]' into 'red_reg[7:0]' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/ObstacleBlue.v:44]
INFO: [Synth 8-4471] merging register 'green_reg[7:0]' into 'red_reg[7:0]' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/ObastacleBlueXL.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/keyboard2.v:77]
WARNING: [Synth 8-327] inferring latch for variable 's_reg' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/keyboard2.v:78]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/keyboard2.v:75]
WARNING: [Synth 8-327] inferring latch for variable 'd_reg' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/keyboard2.v:76]
WARNING: [Synth 8-327] inferring latch for variable 'space_reg' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/keyboard2.v:79]
WARNING: [Synth 8-327] inferring latch for variable 'enter_reg' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/keyboard2.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'LED_BCD_reg' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Seven_segment_LED_Display_Controller.v:83]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                                0 |                              001
                  iSTATE |                                1 |                              000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'b1_direction_reg' using encoding 'sequential' in module 'Monster1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                                0 |                               01
                  iSTATE |                                1 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'b2_direction_reg' using encoding 'sequential' in module 'Monster2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                                0 |                               01
                  iSTATE |                                1 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'b3_direction_reg' using encoding 'sequential' in module 'Monster3'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 851.754 ; gain = 572.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   2 Input     17 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 5     
	   3 Input     11 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 12    
	   2 Input      9 Bit       Adders := 13    
	   2 Input      8 Bit       Adders := 3     
	   7 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 28    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 26    
+---ROMs : 
	                              ROMs := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 19    
	   2 Input      9 Bit        Muxes := 12    
	   3 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	  19 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 34    
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 40    
	   3 Input      1 Bit        Muxes := 6     
	  12 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 30    
Module vga640x480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module PS2Receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
Module keyboard2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 6     
Module GroupnameRom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module GroupnameSprite 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module MembersRom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module MembersSprite 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module StartRom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module StartSprite 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module runningRom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module ScaleRom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module attack 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Seven_segment_LED_Display_Controller 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	  19 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TeemoRom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Teemo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Timer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CharacterRom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Player 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module gameBorder 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module MonsterRom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Monster1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 3     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module MonsterRom2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Monster2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 3     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module MonsterRom3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Monster3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
Module ObstacleGreen 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
Module ObstacleBlue 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
Module ObstacleBlueXL 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
Module ObstacleGrey 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module OnCollision 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
Module Hp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   7 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 5     
	                2 Bit    Registers := 3     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "w" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "space" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enter" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP address1, operation Mode is: A*(B:0x1bb).
DSP Report: operator address1 is absorbed into DSP address1.
DSP Report: Generating DSP address_reg, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffff97).
DSP Report: register address_reg is absorbed into DSP address_reg.
DSP Report: operator address0 is absorbed into DSP address_reg.
DSP Report: Generating DSP address1, operation Mode is: A*(B:0x213).
DSP Report: operator address1 is absorbed into DSP address1.
DSP Report: Generating DSP address_reg, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffffba).
DSP Report: register address_reg is absorbed into DSP address_reg.
DSP Report: operator address0 is absorbed into DSP address_reg.
DSP Report: Generating DSP address1, operation Mode is: A*(B:0xe4).
DSP Report: operator address1 is absorbed into DSP address1.
DSP Report: Generating DSP address_reg, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffff26).
DSP Report: register address_reg is absorbed into DSP address_reg.
DSP Report: operator address0 is absorbed into DSP address_reg.
DSP Report: Generating DSP address1, operation Mode is: A*(B:0x5a).
DSP Report: operator address1 is absorbed into DSP address1.
DSP Report: Generating DSP address_reg, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffeed).
DSP Report: register address_reg is absorbed into DSP address_reg.
DSP Report: operator address0 is absorbed into DSP address_reg.
INFO: [Synth 8-5546] ROM "SevenSeg/Anode_Activate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SevenSeg/Anode_Activate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SevenSeg/Anode_Activate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "SevenSeg/LED_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "SevenSeg/LED_BCD" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design OnCollision has unconnected port state
WARNING: [Synth 8-3331] design Teemo has unconnected port i_rst
WARNING: [Synth 8-3331] design attack has unconnected port i_rst
WARNING: [Synth 8-3331] design StartSprite has unconnected port i_rst
WARNING: [Synth 8-3331] design MembersSprite has unconnected port i_rst
WARNING: [Synth 8-3331] design GroupnameSprite has unconnected port i_rst
INFO: [Synth 8-3886] merging instance 'keyboard/uut/dataprev_reg[0]' (FDE) to 'keyboard/uut/keycode_reg[0]'
INFO: [Synth 8-3886] merging instance 'keyboard/uut/dataprev_reg[1]' (FDE) to 'keyboard/uut/keycode_reg[1]'
INFO: [Synth 8-3886] merging instance 'keyboard/uut/dataprev_reg[2]' (FDE) to 'keyboard/uut/keycode_reg[2]'
INFO: [Synth 8-3886] merging instance 'keyboard/uut/dataprev_reg[3]' (FDE) to 'keyboard/uut/keycode_reg[3]'
INFO: [Synth 8-3886] merging instance 'keyboard/uut/dataprev_reg[4]' (FDE) to 'keyboard/uut/keycode_reg[4]'
INFO: [Synth 8-3886] merging instance 'keyboard/uut/dataprev_reg[5]' (FDE) to 'keyboard/uut/keycode_reg[5]'
INFO: [Synth 8-3886] merging instance 'keyboard/uut/dataprev_reg[6]' (FDE) to 'keyboard/uut/keycode_reg[6]'
INFO: [Synth 8-3886] merging instance 'keyboard/uut/dataprev_reg[7]' (FDE) to 'keyboard/uut/keycode_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Attacking/\target_reg[0] )
INFO: [Synth 8-3886] merging instance 'mosnter3/b3_x_reg[0]' (FDRE) to 'mosnter3/b3_x_reg[9]'
INFO: [Synth 8-3886] merging instance 'mosnter3/b3_x_reg[1]' (FDSE) to 'mosnter3/b3_x_reg[8]'
INFO: [Synth 8-3886] merging instance 'mosnter3/b3_x_reg[2]' (FDRE) to 'mosnter3/b3_x_reg[9]'
INFO: [Synth 8-3886] merging instance 'mosnter3/b3_x_reg[3]' (FDSE) to 'mosnter3/b3_x_reg[8]'
INFO: [Synth 8-3886] merging instance 'mosnter3/b3_x_reg[4]' (FDRE) to 'mosnter3/b3_x_reg[9]'
INFO: [Synth 8-3886] merging instance 'mosnter3/b3_x_reg[5]' (FDRE) to 'mosnter3/b3_x_reg[9]'
INFO: [Synth 8-3886] merging instance 'mosnter3/b3_x_reg[6]' (FDSE) to 'mosnter3/b3_x_reg[8]'
INFO: [Synth 8-3886] merging instance 'mosnter3/b3_x_reg[7]' (FDRE) to 'mosnter3/b3_x_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mosnter3/\b3_x_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mosnter3/\b3_x_reg[9] )
INFO: [Synth 8-3886] merging instance 'OGrey/blue_reg[0]' (FDRE) to 'OGrey/blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'OGrey/blue_reg[4]' (FDRE) to 'OGrey/blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'OGrey/blue_reg[5]' (FDRE) to 'OGrey/blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'OGrey/red_reg[4]' (FDRE) to 'OGrey/blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'OGrey/red_reg[5]' (FDRE) to 'OGrey/blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'OGrey/green_reg[5]' (FDRE) to 'OGrey/blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'OGrey/green_reg[4]' (FDRE) to 'OGrey/blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'OBXL/blue_reg[0]' (FDSE) to 'OBXL/blue_reg[1]'
INFO: [Synth 8-3886] merging instance 'OBXL/blue_reg[4]' (FDSE) to 'OBXL/blue_reg[1]'
INFO: [Synth 8-3886] merging instance 'OBXL/blue_reg[5]' (FDSE) to 'OBXL/blue_reg[1]'
INFO: [Synth 8-3886] merging instance 'OBXL/blue_reg[6]' (FDSE) to 'OBXL/blue_reg[1]'
INFO: [Synth 8-3886] merging instance 'OBXL/blue_reg[7]' (FDSE) to 'OBXL/blue_reg[1]'
INFO: [Synth 8-3886] merging instance 'OB/blue_reg[0]' (FDSE) to 'OB/blue_reg[1]'
INFO: [Synth 8-3886] merging instance 'OB/blue_reg[4]' (FDSE) to 'OB/blue_reg[1]'
INFO: [Synth 8-3886] merging instance 'OB/blue_reg[5]' (FDSE) to 'OB/blue_reg[1]'
INFO: [Synth 8-3886] merging instance 'OB/blue_reg[6]' (FDSE) to 'OB/blue_reg[1]'
INFO: [Synth 8-3886] merging instance 'OB/blue_reg[7]' (FDSE) to 'OB/blue_reg[1]'
INFO: [Synth 8-3886] merging instance 'Hp/blue_reg[0]' (FDRE) to 'Hp/blue_reg[1]'
INFO: [Synth 8-3886] merging instance 'OGrey/blue_reg[1]' (FDSE) to 'OGrey/blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'OGrey/blue_reg[6]' (FDSE) to 'OGrey/blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'OGrey/blue_reg[7]' (FDSE) to 'OGrey/blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'OGrey/red_reg[6]' (FDSE) to 'OGrey/blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'OGrey/red_reg[7]' (FDSE) to 'OGrey/blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'OGrey/green_reg[7]' (FDSE) to 'OGrey/blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'OGrey/green_reg[6]' (FDSE) to 'OGrey/blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'OBXL/blue_reg[1]' (FDSE) to 'OBXL/blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'OB/blue_reg[1]' (FDSE) to 'OB/blue_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Hp/\blue_reg[1] )
INFO: [Synth 8-3886] merging instance 'OGrey/blue_reg[2]' (FDRE) to 'OGrey/red_reg[0]'
INFO: [Synth 8-3886] merging instance 'OBXL/blue_reg[2]' (FDSE) to 'OBXL/blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'OB/blue_reg[2]' (FDSE) to 'OB/blue_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Hp/\blue_reg[2] )
INFO: [Synth 8-3886] merging instance 'OGrey/blue_reg[3]' (FDSE) to 'OGrey/red_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (OBXL/\blue_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (OB/\blue_reg[3] )
INFO: [Synth 8-3886] merging instance 'Hp/blue_reg[3]' (FDRE) to 'Hp/green_reg[1]'
INFO: [Synth 8-3886] merging instance 'OGrey/green_reg[0]' (FDSE) to 'OGrey/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'OG/green_reg[0]' (FDSE) to 'OG/green_reg[1]'
INFO: [Synth 8-3886] merging instance 'OG/green_reg[4]' (FDSE) to 'OG/green_reg[1]'
INFO: [Synth 8-3886] merging instance 'OG/green_reg[5]' (FDSE) to 'OG/green_reg[1]'
INFO: [Synth 8-3886] merging instance 'OG/green_reg[6]' (FDSE) to 'OG/green_reg[1]'
INFO: [Synth 8-3886] merging instance 'OG/green_reg[7]' (FDSE) to 'OG/green_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Hp/\green_reg[0] )
INFO: [Synth 8-3886] merging instance 'OGrey/green_reg[1]' (FDRE) to 'OGrey/red_reg[0]'
INFO: [Synth 8-3886] merging instance 'OG/green_reg[1]' (FDSE) to 'OG/green_reg[2]'
INFO: [Synth 8-3886] merging instance 'Hp/green_reg[1]' (FDRE) to 'Hp/red_reg[0]'
INFO: [Synth 8-3886] merging instance 'OGrey/green_reg[2]' (FDRE) to 'OGrey/red_reg[0]'
INFO: [Synth 8-3886] merging instance 'OG/green_reg[2]' (FDSE) to 'OG/green_reg[3]'
INFO: [Synth 8-3886] merging instance 'Hp/green_reg[2]' (FDSE) to 'Hp/green_reg[3]'
INFO: [Synth 8-3886] merging instance 'OGrey/green_reg[3]' (FDSE) to 'OGrey/red_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (OG/\green_reg[3] )
INFO: [Synth 8-3886] merging instance 'OGrey/red_reg[0]' (FDRE) to 'OGrey/red_reg[1]'
INFO: [Synth 8-3886] merging instance 'OBXL/red_reg[7]' (FDRE) to 'OBXL/red_reg[0]'
INFO: [Synth 8-3886] merging instance 'OBXL/red_reg[6]' (FDRE) to 'OBXL/red_reg[0]'
INFO: [Synth 8-3886] merging instance 'OBXL/red_reg[5]' (FDRE) to 'OBXL/red_reg[0]'
INFO: [Synth 8-3886] merging instance 'OBXL/red_reg[4]' (FDRE) to 'OBXL/red_reg[0]'
INFO: [Synth 8-3886] merging instance 'OBXL/red_reg[0]' (FDRE) to 'OBXL/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'OB/red_reg[7]' (FDRE) to 'OB/red_reg[0]'
INFO: [Synth 8-3886] merging instance 'OB/red_reg[6]' (FDRE) to 'OB/red_reg[0]'
INFO: [Synth 8-3886] merging instance 'OB/red_reg[5]' (FDRE) to 'OB/red_reg[0]'
INFO: [Synth 8-3886] merging instance 'OB/red_reg[4]' (FDRE) to 'OB/red_reg[0]'
INFO: [Synth 8-3886] merging instance 'OB/red_reg[0]' (FDRE) to 'OB/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'OG/red_reg[7]' (FDRE) to 'OG/red_reg[0]'
INFO: [Synth 8-3886] merging instance 'OG/red_reg[6]' (FDRE) to 'OG/red_reg[0]'
INFO: [Synth 8-3886] merging instance 'OG/red_reg[5]' (FDRE) to 'OG/red_reg[0]'
INFO: [Synth 8-3886] merging instance 'OG/red_reg[4]' (FDRE) to 'OG/red_reg[0]'
INFO: [Synth 8-3886] merging instance 'OG/red_reg[0]' (FDRE) to 'OG/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'GameBorder/red_reg[0]' (FDSE) to 'GameBorder/red_reg[1]'
INFO: [Synth 8-3886] merging instance 'GameBorder/red_reg[4]' (FDSE) to 'GameBorder/red_reg[1]'
INFO: [Synth 8-3886] merging instance 'GameBorder/red_reg[5]' (FDSE) to 'GameBorder/red_reg[1]'
INFO: [Synth 8-3886] merging instance 'GameBorder/red_reg[6]' (FDSE) to 'GameBorder/red_reg[1]'
INFO: [Synth 8-3886] merging instance 'GameBorder/red_reg[7]' (FDSE) to 'GameBorder/red_reg[1]'
INFO: [Synth 8-3886] merging instance 'Hp/red_reg[0]' (FDRE) to 'Hp/red_reg[1]'
INFO: [Synth 8-3886] merging instance 'OGrey/red_reg[1]' (FDRE) to 'OGrey/red_reg[2]'
INFO: [Synth 8-3886] merging instance 'OBXL/red_reg[1]' (FDRE) to 'OBXL/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'OB/red_reg[1]' (FDRE) to 'OB/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'OG/red_reg[1]' (FDRE) to 'OG/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'GameBorder/red_reg[1]' (FDSE) to 'GameBorder/red_reg[2]'
INFO: [Synth 8-3886] merging instance 'Hp/red_reg[1]' (FDRE) to 'Hp/red_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (OGrey/\red_reg[2] )
INFO: [Synth 8-3886] merging instance 'OBXL/red_reg[2]' (FDRE) to 'OBXL/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'OB/red_reg[2]' (FDRE) to 'OB/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'OG/red_reg[2]' (FDRE) to 'OG/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'GameBorder/red_reg[2]' (FDSE) to 'GameBorder/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'Hp/red_reg[2]' (FDRE) to 'Hp/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'MembersDisplay/i_0/MembersVRom/o_data_reg_mux_sel__5' (FD) to 'MembersDisplay/i_0/MembersVRom/o_data_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'MembersDisplay/i_0/MembersVRom/o_data_reg_mux_sel__6' (FD) to 'MembersDisplay/i_0/MembersVRom/o_data_reg_mux_sel__4'
INFO: [Synth 8-3886] merging instance 'MembersDisplay/i_0/MembersVRom/o_data_reg_mux_sel' (FD) to 'MembersDisplay/i_0/MembersVRom/o_data_reg_mux_sel__4'
INFO: [Synth 8-3886] merging instance 'MembersDisplay/i_0/MembersVRom/o_data_reg_mux_sel__0' (FD) to 'MembersDisplay/i_0/MembersVRom/o_data_reg_mux_sel__4'
INFO: [Synth 8-3886] merging instance 'MembersDisplay/i_0/MembersVRom/o_data_reg_mux_sel__1' (FD) to 'MembersDisplay/i_0/MembersVRom/o_data_reg_mux_sel__4'
INFO: [Synth 8-3886] merging instance 'MembersDisplay/i_0/MembersVRom/o_data_reg_mux_sel__3' (FD) to 'MembersDisplay/i_0/MembersVRom/o_data_reg_mux_sel__4'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (OGrey/\red_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (OBXL/\red_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (OB/\red_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (OG/\red_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (OBXL/\obXLOn_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (OB/\obOn_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (OG/\ogOn_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mosnter3/\b3_on_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mosnter2/\b2_on_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mosnter1/\b1_on_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (GameBorder/\red_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Hp/\hpOn_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SevenSeg/LED_BCD_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SevenSeg/LED_BCD_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SevenSeg/LED_BCD_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SevenSeg/LED_BCD_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SevenSeg/LED_BCD_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SevenSeg/LED_BCD_reg[3] )
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin target[1] with 1st driver pin 'Attacking/target[1]' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:76]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin target[1] with 2nd driver pin 'GND' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:76]
CRITICAL WARNING: [Synth 8-6858] multi-driven net target[1] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/Top.v:76]
WARNING: [Synth 8-3332] Sequential element (SevenSeg/LED_BCD_reg[7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (SevenSeg/LED_BCD_reg[6]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (SevenSeg/LED_BCD_reg[5]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (SevenSeg/LED_BCD_reg[4]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (SevenSeg/LED_BCD_reg[3]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (SevenSeg/LED_BCD_reg[2]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (SevenSeg/LED_BCD_reg[1]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (SevenSeg/LED_BCD_reg[0]) is unused and will be removed from module Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 851.754 ; gain = 572.750
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 102, Available = 100. Will try to implement using LUT-RAM. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
|Top         | p_0_out    | 256x8         | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+----------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|GroupnameSprite | A*(B:0x1bb)                       | 15     | 9      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GroupnameSprite | PCIN+(A:0x0):B+(C:0xffffffffff97) | 30     | 10     | 8      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|MembersSprite   | A*(B:0x213)                       | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MembersSprite   | PCIN+(A:0x0):B+(C:0xffffffffffba) | 30     | 10     | 8      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|StartSprite     | A*(B:0xe4)                        | 14     | 8      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|StartSprite     | PCIN+(A:0x0):B+(C:0xffffffffff26) | 30     | 10     | 9      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|Teemo           | A*(B:0x5a)                        | 14     | 7      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Teemo           | PCIN+(A:0x0):B+(C:0xfffffffffeed) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+----------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance GroupnameDisplay/i_0/GroupnameVRom/o_data_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance GroupnameDisplay/i_0/GroupnameVRom/o_data_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance GroupnameDisplay/i_0/GroupnameVRom/o_data_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance GroupnameDisplay/i_0/GroupnameVRom/o_data_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance GroupnameDisplay/i_0/GroupnameVRom/o_data_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance GroupnameDisplay/i_0/GroupnameVRom/o_data_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance GroupnameDisplay/i_0/GroupnameVRom/o_data_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance GroupnameDisplay/i_0/GroupnameVRom/o_data_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/i_0/MembersVRom/o_data_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/i_0/MembersVRom/o_data_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/i_0/MembersVRom/o_data_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/i_0/MembersVRom/o_data_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/i_0/MembersVRom/o_data_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/i_0/MembersVRom/o_data_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/i_0/MembersVRom/o_data_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/i_0/MembersVRom/o_data_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/i_0/MembersVRom/o_data_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/i_0/MembersVRom/o_data_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/i_0/MembersVRom/o_data_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/i_0/MembersVRom/o_data_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/i_0/MembersVRom/o_data_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/i_0/MembersVRom/o_data_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/i_0/MembersVRom/o_data_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/i_0/MembersVRom/o_data_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance StartDisplay/i_0/StartVRom/o_data_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance StartDisplay/i_0/StartVRom/o_data_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance StartDisplay/i_0/StartVRom/o_data_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance StartDisplay/i_0/StartVRom/o_data_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Attacking/i_0/RunningRom/o_data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Attacking/i_1/ScaleRom/o_data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Teemo/i_0/TeemoRom/o_data_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Teemo/i_0/TeemoRom/o_data_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Teemo/i_0/TeemoRom/o_data_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Teemo/i_0/TeemoRom/o_data_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance player/i_0/PlayerRom/o_data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mosnter1/i_0/MonsterRom/o_data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mosnter2/i_0/MonsterRom2/o_data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mosnter3/i_0/MonsterRom3/o_data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:24 . Memory (MB): peak = 975.184 ; gain = 696.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:26 . Memory (MB): peak = 1000.980 ; gain = 721.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin target with 1st driver pin 'Collision/target_reg/Q' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/OnCollision.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin target with 2nd driver pin 'VCC' [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/OnCollision.v:54]
CRITICAL WARNING: [Synth 8-6858] multi-driven net target is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.srcs/sources_1/new/OnCollision.v:54]
INFO: [Synth 8-6837] The timing for the instance GroupnameDisplay/GroupnameVRom/o_data_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance GroupnameDisplay/GroupnameVRom/o_data_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance GroupnameDisplay/GroupnameVRom/o_data_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance GroupnameDisplay/GroupnameVRom/o_data_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance GroupnameDisplay/GroupnameVRom/o_data_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance GroupnameDisplay/GroupnameVRom/o_data_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance GroupnameDisplay/GroupnameVRom/o_data_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance GroupnameDisplay/GroupnameVRom/o_data_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MembersDisplay/MembersVRom/o_data_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance StartDisplay/StartVRom/o_data_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance StartDisplay/StartVRom/o_data_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance StartDisplay/StartVRom/o_data_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance StartDisplay/StartVRom/o_data_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance StartDisplay/StartVRom/o_data_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Attacking/RunningRom/o_data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Attacking/ScaleRom/o_data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Teemo/TeemoRom/o_data_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Teemo/TeemoRom/o_data_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Teemo/TeemoRom/o_data_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance player/PlayerRom/o_data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mosnter1/MonsterRom/o_data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mosnter2/MonsterRom2/o_data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mosnter3/MonsterRom3/o_data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:01:30 . Memory (MB): peak = 1045.480 ; gain = 766.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:26 ; elapsed = 00:01:32 . Memory (MB): peak = 1045.480 ; gain = 766.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:01:32 . Memory (MB): peak = 1045.480 ; gain = 766.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:27 ; elapsed = 00:01:32 . Memory (MB): peak = 1045.480 ; gain = 766.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:27 ; elapsed = 00:01:32 . Memory (MB): peak = 1045.480 ; gain = 766.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:01:32 . Memory (MB): peak = 1045.480 ; gain = 766.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:01:32 . Memory (MB): peak = 1045.480 ; gain = 766.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     3|
|2     |CARRY4      |   211|
|3     |DSP48E1     |     4|
|4     |DSP48E1_1   |     4|
|5     |LUT1        |    35|
|6     |LUT2        |   302|
|7     |LUT3        |   194|
|8     |LUT4        |   423|
|9     |LUT5        |   410|
|10    |LUT6        |  1252|
|11    |MUXF7       |   283|
|12    |MUXF8       |    87|
|13    |RAMB18E1    |     1|
|14    |RAMB18E1_1  |     1|
|15    |RAMB18E1_2  |     1|
|16    |RAMB18E1_3  |     1|
|17    |RAMB18E1_4  |     1|
|18    |RAMB18E1_5  |     1|
|19    |RAMB36E1    |     1|
|20    |RAMB36E1_1  |     1|
|21    |RAMB36E1_10 |     1|
|22    |RAMB36E1_11 |     1|
|23    |RAMB36E1_12 |     1|
|24    |RAMB36E1_13 |     1|
|25    |RAMB36E1_14 |     1|
|26    |RAMB36E1_15 |     1|
|27    |RAMB36E1_16 |     1|
|28    |RAMB36E1_17 |     1|
|29    |RAMB36E1_18 |     1|
|30    |RAMB36E1_19 |     5|
|31    |RAMB36E1_2  |     1|
|32    |RAMB36E1_20 |    10|
|33    |RAMB36E1_21 |     1|
|34    |RAMB36E1_22 |     1|
|35    |RAMB36E1_23 |     3|
|36    |RAMB36E1_24 |     1|
|37    |RAMB36E1_25 |     1|
|38    |RAMB36E1_26 |     1|
|39    |RAMB36E1_27 |     1|
|40    |RAMB36E1_28 |     1|
|41    |RAMB36E1_29 |     1|
|42    |RAMB36E1_3  |     1|
|43    |RAMB36E1_30 |     1|
|44    |RAMB36E1_4  |     1|
|45    |RAMB36E1_5  |     1|
|46    |RAMB36E1_6  |     2|
|47    |RAMB36E1_7  |     1|
|48    |RAMB36E1_8  |     1|
|49    |RAMB36E1_9  |     1|
|50    |FDCE        |    20|
|51    |FDRE        |   299|
|52    |FDSE        |    24|
|53    |LDC         |     6|
|54    |IBUF        |     4|
|55    |OBUF        |    25|
+------+------------+------+

Report Instance Areas: 
+------+-------------------+-------------------------------------+------+
|      |Instance           |Module                               |Cells |
+------+-------------------+-------------------------------------+------+
|1     |top                |                                     |  3639|
|2     |  OB               |ObstacleBlue                         |     1|
|3     |  Attacking        |attack                               |   969|
|4     |    RunningRom     |runningRom                           |   128|
|5     |    ScaleRom       |ScaleRom                             |   117|
|6     |  Collision        |OnCollision                          |    15|
|7     |  GameBorder       |gameBorder                           |    11|
|8     |  GroupnameDisplay |GroupnameSprite                      |    96|
|9     |    GroupnameVRom  |GroupnameRom                         |    91|
|10    |  Hp               |Hp                                   |    87|
|11    |  MembersDisplay   |MembersSprite                        |    61|
|12    |    MembersVRom    |MembersRom                           |    49|
|13    |  OBXL             |ObstacleBlueXL                       |     5|
|14    |  OG               |ObstacleGreen                        |     4|
|15    |  OGrey            |ObstacleGrey                         |     6|
|16    |  SevenSeg         |Seven_segment_LED_Display_Controller |    33|
|17    |  StartDisplay     |StartSprite                          |   126|
|18    |    StartVRom      |StartRom                             |   123|
|19    |  Teemo            |Teemo                                |   127|
|20    |    TeemoRom       |TeemoRom                             |   124|
|21    |  Timer            |Timer                                |    90|
|22    |  display          |vga640x480                           |   486|
|23    |  keyboard         |keyboard2                            |   132|
|24    |    uut            |PS2Receiver                          |    94|
|25    |      db_clk       |debouncer                            |    15|
|26    |      db_data      |debouncer_0                          |    16|
|27    |  mosnter1         |Monster1                             |   327|
|28    |    MonsterRom     |MonsterRom                           |   131|
|29    |  mosnter2         |Monster2                             |   317|
|30    |    MonsterRom2    |MonsterRom2                          |   125|
|31    |  mosnter3         |Monster3                             |   211|
|32    |    MonsterRom3    |MonsterRom3                          |   113|
|33    |  player           |Player                               |   304|
|34    |    PlayerRom      |CharacterRom                         |   125|
+------+-------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:01:32 . Memory (MB): peak = 1045.480 ; gain = 766.477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:23 . Memory (MB): peak = 1045.480 ; gain = 444.836
Synthesis Optimization Complete : Time (s): cpu = 00:01:27 ; elapsed = 00:01:33 . Memory (MB): peak = 1045.480 ; gain = 766.477
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 648 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1045.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LDC => LDCE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
358 Infos, 78 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:37 . Memory (MB): peak = 1045.480 ; gain = 779.086
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1045.480 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Waragon/Downloads/HW_SynLab/HW-Syn-Lab/HW-Lab-Project/undertale_v3.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun  6 10:46:26 2020...
