Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Dec  3 17:06:12 2020
| Host         : DESKTOP-026M7H9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file counter_timing_summary_routed.rpt -pb counter_timing_summary_routed.pb -rpx counter_timing_summary_routed.rpx -warn_on_violation
| Design       : counter
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: btn_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.594        0.000                      0                   25        0.260        0.000                      0                   25        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.594        0.000                      0                   25        0.260        0.000                      0                   25        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 clk_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 2.194ns (48.974%)  route 2.286ns (51.026%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.384ns = ( 15.384 - 10.000 ) 
    Source Clock Delay      (SCD):    5.693ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.008     5.693    clk_IBUF_BUFG
    SLICE_X2Y72          FDCE                                         r  clk_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.518     6.211 r  clk_cnt_reg[21]/Q
                         net (fo=2, routed)           0.811     7.022    clk_cnt_reg[21]
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.124     7.146 f  buf1_i_4/O
                         net (fo=1, routed)           0.796     7.942    buf1_i_4_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I1_O)        0.124     8.066 f  buf1_i_1/O
                         net (fo=26, routed)          0.679     8.745    en50hz
    SLICE_X2Y67          LUT2 (Prop_lut2_I1_O)        0.124     8.869 r  clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.869    clk_cnt[0]_i_6_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.382 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.382    clk_cnt_reg[0]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.499 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.499    clk_cnt_reg[4]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.616 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.616    clk_cnt_reg[8]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.733 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.733    clk_cnt_reg[12]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.850 r  clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.850    clk_cnt_reg[16]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.173 r  clk_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.173    clk_cnt_reg[20]_i_1_n_6
    SLICE_X2Y72          FDCE                                         r  clk_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.884    15.384    clk_IBUF_BUFG
    SLICE_X2Y72          FDCE                                         r  clk_cnt_reg[21]/C
                         clock pessimism              0.309    15.693    
                         clock uncertainty           -0.035    15.658    
    SLICE_X2Y72          FDCE (Setup_fdce_C_D)        0.109    15.767    clk_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.767    
                         arrival time                         -10.173    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 clk_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 2.077ns (47.606%)  route 2.286ns (52.394%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 15.386 - 10.000 ) 
    Source Clock Delay      (SCD):    5.693ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.008     5.693    clk_IBUF_BUFG
    SLICE_X2Y72          FDCE                                         r  clk_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.518     6.211 r  clk_cnt_reg[21]/Q
                         net (fo=2, routed)           0.811     7.022    clk_cnt_reg[21]
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.124     7.146 f  buf1_i_4/O
                         net (fo=1, routed)           0.796     7.942    buf1_i_4_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I1_O)        0.124     8.066 f  buf1_i_1/O
                         net (fo=26, routed)          0.679     8.745    en50hz
    SLICE_X2Y67          LUT2 (Prop_lut2_I1_O)        0.124     8.869 r  clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.869    clk_cnt[0]_i_6_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.382 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.382    clk_cnt_reg[0]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.499 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.499    clk_cnt_reg[4]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.616 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.616    clk_cnt_reg[8]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.733 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.733    clk_cnt_reg[12]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.056 r  clk_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.056    clk_cnt_reg[16]_i_1_n_6
    SLICE_X2Y71          FDCE                                         r  clk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.886    15.386    clk_IBUF_BUFG
    SLICE_X2Y71          FDCE                                         r  clk_cnt_reg[17]/C
                         clock pessimism              0.287    15.673    
                         clock uncertainty           -0.035    15.638    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.109    15.747    clk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.747    
                         arrival time                         -10.056    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 clk_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 2.090ns (47.761%)  route 2.286ns (52.239%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.384ns = ( 15.384 - 10.000 ) 
    Source Clock Delay      (SCD):    5.693ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.008     5.693    clk_IBUF_BUFG
    SLICE_X2Y72          FDCE                                         r  clk_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.518     6.211 r  clk_cnt_reg[21]/Q
                         net (fo=2, routed)           0.811     7.022    clk_cnt_reg[21]
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.124     7.146 f  buf1_i_4/O
                         net (fo=1, routed)           0.796     7.942    buf1_i_4_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I1_O)        0.124     8.066 f  buf1_i_1/O
                         net (fo=26, routed)          0.679     8.745    en50hz
    SLICE_X2Y67          LUT2 (Prop_lut2_I1_O)        0.124     8.869 r  clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.869    clk_cnt[0]_i_6_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.382 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.382    clk_cnt_reg[0]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.499 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.499    clk_cnt_reg[4]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.616 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.616    clk_cnt_reg[8]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.733 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.733    clk_cnt_reg[12]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.850 r  clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.850    clk_cnt_reg[16]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.069 r  clk_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.069    clk_cnt_reg[20]_i_1_n_7
    SLICE_X2Y72          FDCE                                         r  clk_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.884    15.384    clk_IBUF_BUFG
    SLICE_X2Y72          FDCE                                         r  clk_cnt_reg[20]/C
                         clock pessimism              0.309    15.693    
                         clock uncertainty           -0.035    15.658    
    SLICE_X2Y72          FDCE (Setup_fdce_C_D)        0.109    15.767    clk_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.767    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 clk_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 2.069ns (47.509%)  route 2.286ns (52.491%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 15.386 - 10.000 ) 
    Source Clock Delay      (SCD):    5.693ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.008     5.693    clk_IBUF_BUFG
    SLICE_X2Y72          FDCE                                         r  clk_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.518     6.211 r  clk_cnt_reg[21]/Q
                         net (fo=2, routed)           0.811     7.022    clk_cnt_reg[21]
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.124     7.146 f  buf1_i_4/O
                         net (fo=1, routed)           0.796     7.942    buf1_i_4_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I1_O)        0.124     8.066 f  buf1_i_1/O
                         net (fo=26, routed)          0.679     8.745    en50hz
    SLICE_X2Y67          LUT2 (Prop_lut2_I1_O)        0.124     8.869 r  clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.869    clk_cnt[0]_i_6_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.382 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.382    clk_cnt_reg[0]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.499 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.499    clk_cnt_reg[4]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.616 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.616    clk_cnt_reg[8]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.733 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.733    clk_cnt_reg[12]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.048 r  clk_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.048    clk_cnt_reg[16]_i_1_n_4
    SLICE_X2Y71          FDCE                                         r  clk_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.886    15.386    clk_IBUF_BUFG
    SLICE_X2Y71          FDCE                                         r  clk_cnt_reg[19]/C
                         clock pessimism              0.287    15.673    
                         clock uncertainty           -0.035    15.638    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.109    15.747    clk_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.747    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 clk_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.993ns (46.577%)  route 2.286ns (53.423%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 15.386 - 10.000 ) 
    Source Clock Delay      (SCD):    5.693ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.008     5.693    clk_IBUF_BUFG
    SLICE_X2Y72          FDCE                                         r  clk_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.518     6.211 r  clk_cnt_reg[21]/Q
                         net (fo=2, routed)           0.811     7.022    clk_cnt_reg[21]
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.124     7.146 f  buf1_i_4/O
                         net (fo=1, routed)           0.796     7.942    buf1_i_4_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I1_O)        0.124     8.066 f  buf1_i_1/O
                         net (fo=26, routed)          0.679     8.745    en50hz
    SLICE_X2Y67          LUT2 (Prop_lut2_I1_O)        0.124     8.869 r  clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.869    clk_cnt[0]_i_6_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.382 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.382    clk_cnt_reg[0]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.499 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.499    clk_cnt_reg[4]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.616 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.616    clk_cnt_reg[8]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.733 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.733    clk_cnt_reg[12]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.972 r  clk_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.972    clk_cnt_reg[16]_i_1_n_5
    SLICE_X2Y71          FDCE                                         r  clk_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.886    15.386    clk_IBUF_BUFG
    SLICE_X2Y71          FDCE                                         r  clk_cnt_reg[18]/C
                         clock pessimism              0.287    15.673    
                         clock uncertainty           -0.035    15.638    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.109    15.747    clk_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.747    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 clk_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 1.973ns (46.326%)  route 2.286ns (53.674%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 15.386 - 10.000 ) 
    Source Clock Delay      (SCD):    5.693ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.008     5.693    clk_IBUF_BUFG
    SLICE_X2Y72          FDCE                                         r  clk_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.518     6.211 r  clk_cnt_reg[21]/Q
                         net (fo=2, routed)           0.811     7.022    clk_cnt_reg[21]
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.124     7.146 f  buf1_i_4/O
                         net (fo=1, routed)           0.796     7.942    buf1_i_4_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I1_O)        0.124     8.066 f  buf1_i_1/O
                         net (fo=26, routed)          0.679     8.745    en50hz
    SLICE_X2Y67          LUT2 (Prop_lut2_I1_O)        0.124     8.869 r  clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.869    clk_cnt[0]_i_6_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.382 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.382    clk_cnt_reg[0]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.499 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.499    clk_cnt_reg[4]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.616 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.616    clk_cnt_reg[8]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.733 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.733    clk_cnt_reg[12]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.952 r  clk_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.952    clk_cnt_reg[16]_i_1_n_7
    SLICE_X2Y71          FDCE                                         r  clk_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.886    15.386    clk_IBUF_BUFG
    SLICE_X2Y71          FDCE                                         r  clk_cnt_reg[16]/C
                         clock pessimism              0.287    15.673    
                         clock uncertainty           -0.035    15.638    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.109    15.747    clk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.747    
                         arrival time                          -9.952    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 clk_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.960ns (46.162%)  route 2.286ns (53.838%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 15.387 - 10.000 ) 
    Source Clock Delay      (SCD):    5.693ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.008     5.693    clk_IBUF_BUFG
    SLICE_X2Y72          FDCE                                         r  clk_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.518     6.211 r  clk_cnt_reg[21]/Q
                         net (fo=2, routed)           0.811     7.022    clk_cnt_reg[21]
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.124     7.146 f  buf1_i_4/O
                         net (fo=1, routed)           0.796     7.942    buf1_i_4_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I1_O)        0.124     8.066 f  buf1_i_1/O
                         net (fo=26, routed)          0.679     8.745    en50hz
    SLICE_X2Y67          LUT2 (Prop_lut2_I1_O)        0.124     8.869 r  clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.869    clk_cnt[0]_i_6_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.382 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.382    clk_cnt_reg[0]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.499 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.499    clk_cnt_reg[4]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.616 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.616    clk_cnt_reg[8]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.939 r  clk_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.939    clk_cnt_reg[12]_i_1_n_6
    SLICE_X2Y70          FDCE                                         r  clk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.887    15.387    clk_IBUF_BUFG
    SLICE_X2Y70          FDCE                                         r  clk_cnt_reg[13]/C
                         clock pessimism              0.287    15.674    
                         clock uncertainty           -0.035    15.639    
    SLICE_X2Y70          FDCE (Setup_fdce_C_D)        0.109    15.748    clk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.748    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 clk_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 1.952ns (46.060%)  route 2.286ns (53.940%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 15.387 - 10.000 ) 
    Source Clock Delay      (SCD):    5.693ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.008     5.693    clk_IBUF_BUFG
    SLICE_X2Y72          FDCE                                         r  clk_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.518     6.211 r  clk_cnt_reg[21]/Q
                         net (fo=2, routed)           0.811     7.022    clk_cnt_reg[21]
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.124     7.146 f  buf1_i_4/O
                         net (fo=1, routed)           0.796     7.942    buf1_i_4_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I1_O)        0.124     8.066 f  buf1_i_1/O
                         net (fo=26, routed)          0.679     8.745    en50hz
    SLICE_X2Y67          LUT2 (Prop_lut2_I1_O)        0.124     8.869 r  clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.869    clk_cnt[0]_i_6_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.382 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.382    clk_cnt_reg[0]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.499 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.499    clk_cnt_reg[4]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.616 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.616    clk_cnt_reg[8]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.931 r  clk_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.931    clk_cnt_reg[12]_i_1_n_4
    SLICE_X2Y70          FDCE                                         r  clk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.887    15.387    clk_IBUF_BUFG
    SLICE_X2Y70          FDCE                                         r  clk_cnt_reg[15]/C
                         clock pessimism              0.287    15.674    
                         clock uncertainty           -0.035    15.639    
    SLICE_X2Y70          FDCE (Setup_fdce_C_D)        0.109    15.748    clk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.748    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 clk_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 1.876ns (45.075%)  route 2.286ns (54.925%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 15.387 - 10.000 ) 
    Source Clock Delay      (SCD):    5.693ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.008     5.693    clk_IBUF_BUFG
    SLICE_X2Y72          FDCE                                         r  clk_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.518     6.211 r  clk_cnt_reg[21]/Q
                         net (fo=2, routed)           0.811     7.022    clk_cnt_reg[21]
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.124     7.146 f  buf1_i_4/O
                         net (fo=1, routed)           0.796     7.942    buf1_i_4_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I1_O)        0.124     8.066 f  buf1_i_1/O
                         net (fo=26, routed)          0.679     8.745    en50hz
    SLICE_X2Y67          LUT2 (Prop_lut2_I1_O)        0.124     8.869 r  clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.869    clk_cnt[0]_i_6_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.382 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.382    clk_cnt_reg[0]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.499 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.499    clk_cnt_reg[4]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.616 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.616    clk_cnt_reg[8]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.855 r  clk_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.855    clk_cnt_reg[12]_i_1_n_5
    SLICE_X2Y70          FDCE                                         r  clk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.887    15.387    clk_IBUF_BUFG
    SLICE_X2Y70          FDCE                                         r  clk_cnt_reg[14]/C
                         clock pessimism              0.287    15.674    
                         clock uncertainty           -0.035    15.639    
    SLICE_X2Y70          FDCE (Setup_fdce_C_D)        0.109    15.748    clk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.748    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 clk_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 1.856ns (44.810%)  route 2.286ns (55.190%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 15.387 - 10.000 ) 
    Source Clock Delay      (SCD):    5.693ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          2.008     5.693    clk_IBUF_BUFG
    SLICE_X2Y72          FDCE                                         r  clk_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.518     6.211 r  clk_cnt_reg[21]/Q
                         net (fo=2, routed)           0.811     7.022    clk_cnt_reg[21]
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.124     7.146 f  buf1_i_4/O
                         net (fo=1, routed)           0.796     7.942    buf1_i_4_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I1_O)        0.124     8.066 f  buf1_i_1/O
                         net (fo=26, routed)          0.679     8.745    en50hz
    SLICE_X2Y67          LUT2 (Prop_lut2_I1_O)        0.124     8.869 r  clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.869    clk_cnt[0]_i_6_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.382 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.382    clk_cnt_reg[0]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.499 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.499    clk_cnt_reg[4]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.616 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.616    clk_cnt_reg[8]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.835 r  clk_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.835    clk_cnt_reg[12]_i_1_n_7
    SLICE_X2Y70          FDCE                                         r  clk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.887    15.387    clk_IBUF_BUFG
    SLICE_X2Y70          FDCE                                         r  clk_cnt_reg[12]/C
                         clock pessimism              0.287    15.674    
                         clock uncertainty           -0.035    15.639    
    SLICE_X2Y70          FDCE (Setup_fdce_C_D)        0.109    15.748    clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.748    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                  5.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 buf1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buf2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.187ns (48.900%)  route 0.195ns (51.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.713     1.658    clk_IBUF_BUFG
    SLICE_X3Y72          FDCE                                         r  buf1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDCE (Prop_fdce_C_Q)         0.141     1.799 r  buf1_reg/Q
                         net (fo=2, routed)           0.195     1.995    buf1
    SLICE_X3Y70          LUT3 (Prop_lut3_I0_O)        0.046     2.041 r  buf2_i_1/O
                         net (fo=1, routed)           0.000     2.041    buf2_i_1_n_0
    SLICE_X3Y70          FDCE                                         r  buf2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.989     2.182    clk_IBUF_BUFG
    SLICE_X3Y70          FDCE                                         r  buf2_reg/C
                         clock pessimism             -0.509     1.673    
    SLICE_X3Y70          FDCE (Hold_fdce_C_D)         0.107     1.780    buf2_reg
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 buf1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.766%)  route 0.195ns (51.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.713     1.658    clk_IBUF_BUFG
    SLICE_X3Y72          FDCE                                         r  buf1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDCE (Prop_fdce_C_Q)         0.141     1.799 r  buf1_reg/Q
                         net (fo=2, routed)           0.195     1.995    buf1
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.045     2.040 r  btn_out_i_1/O
                         net (fo=1, routed)           0.000     2.040    btn_out_i_1_n_0
    SLICE_X3Y70          FDCE                                         r  btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.989     2.182    clk_IBUF_BUFG
    SLICE_X3Y70          FDCE                                         r  btn_out_reg/C
                         clock pessimism             -0.509     1.673    
    SLICE_X3Y70          FDCE (Hold_fdce_C_D)         0.091     1.764    btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.715     1.660    clk_IBUF_BUFG
    SLICE_X2Y69          FDCE                                         r  clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.164     1.824 r  clk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.148     1.973    clk_cnt_reg[11]
    SLICE_X2Y69          LUT2 (Prop_lut2_I0_O)        0.045     2.018 r  clk_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     2.018    clk_cnt[8]_i_2_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.082 r  clk_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.082    clk_cnt_reg[8]_i_1_n_4
    SLICE_X2Y69          FDCE                                         r  clk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.990     2.183    clk_IBUF_BUFG
    SLICE_X2Y69          FDCE                                         r  clk_cnt_reg[11]/C
                         clock pessimism             -0.523     1.660    
    SLICE_X2Y69          FDCE (Hold_fdce_C_D)         0.134     1.794    clk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.717     1.662    clk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.164     1.826 r  clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.148     1.975    clk_cnt_reg[3]
    SLICE_X2Y67          LUT2 (Prop_lut2_I0_O)        0.045     2.020 r  clk_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     2.020    clk_cnt[0]_i_3_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.084 r  clk_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.084    clk_cnt_reg[0]_i_1_n_4
    SLICE_X2Y67          FDCE                                         r  clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.992     2.185    clk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  clk_cnt_reg[3]/C
                         clock pessimism             -0.523     1.662    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.134     1.796    clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clk_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.714     1.659    clk_IBUF_BUFG
    SLICE_X2Y70          FDCE                                         r  clk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.164     1.823 r  clk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.148     1.972    clk_cnt_reg[15]
    SLICE_X2Y70          LUT2 (Prop_lut2_I0_O)        0.045     2.017 r  clk_cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     2.017    clk_cnt[12]_i_2_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.081 r  clk_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.081    clk_cnt_reg[12]_i_1_n_4
    SLICE_X2Y70          FDCE                                         r  clk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.989     2.182    clk_IBUF_BUFG
    SLICE_X2Y70          FDCE                                         r  clk_cnt_reg[15]/C
                         clock pessimism             -0.523     1.659    
    SLICE_X2Y70          FDCE (Hold_fdce_C_D)         0.134     1.793    clk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.716     1.661    clk_IBUF_BUFG
    SLICE_X2Y68          FDCE                                         r  clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.164     1.825 r  clk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.149     1.975    clk_cnt_reg[7]
    SLICE_X2Y68          LUT2 (Prop_lut2_I0_O)        0.045     2.020 r  clk_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     2.020    clk_cnt[4]_i_2_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.084 r  clk_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.084    clk_cnt_reg[4]_i_1_n_4
    SLICE_X2Y68          FDCE                                         r  clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.991     2.184    clk_IBUF_BUFG
    SLICE_X2Y68          FDCE                                         r  clk_cnt_reg[7]/C
                         clock pessimism             -0.523     1.661    
    SLICE_X2Y68          FDCE (Hold_fdce_C_D)         0.134     1.795    clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.713     1.658    clk_IBUF_BUFG
    SLICE_X2Y71          FDCE                                         r  clk_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDCE (Prop_fdce_C_Q)         0.164     1.822 r  clk_cnt_reg[19]/Q
                         net (fo=2, routed)           0.149     1.972    clk_cnt_reg[19]
    SLICE_X2Y71          LUT2 (Prop_lut2_I0_O)        0.045     2.017 r  clk_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     2.017    clk_cnt[16]_i_2_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.081 r  clk_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.081    clk_cnt_reg[16]_i_1_n_4
    SLICE_X2Y71          FDCE                                         r  clk_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.988     2.181    clk_IBUF_BUFG
    SLICE_X2Y71          FDCE                                         r  clk_cnt_reg[19]/C
                         clock pessimism             -0.523     1.658    
    SLICE_X2Y71          FDCE (Hold_fdce_C_D)         0.134     1.792    clk_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.715     1.660    clk_IBUF_BUFG
    SLICE_X2Y69          FDCE                                         r  clk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.164     1.824 r  clk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.174     1.999    clk_cnt_reg[8]
    SLICE_X2Y69          LUT2 (Prop_lut2_I0_O)        0.045     2.044 r  clk_cnt[8]_i_5/O
                         net (fo=1, routed)           0.000     2.044    clk_cnt[8]_i_5_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.114 r  clk_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.114    clk_cnt_reg[8]_i_1_n_7
    SLICE_X2Y69          FDCE                                         r  clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.990     2.183    clk_IBUF_BUFG
    SLICE_X2Y69          FDCE                                         r  clk_cnt_reg[8]/C
                         clock pessimism             -0.523     1.660    
    SLICE_X2Y69          FDCE (Hold_fdce_C_D)         0.134     1.794    clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 clk_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.714     1.659    clk_IBUF_BUFG
    SLICE_X2Y70          FDCE                                         r  clk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.164     1.823 r  clk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.174     1.998    clk_cnt_reg[12]
    SLICE_X2Y70          LUT2 (Prop_lut2_I0_O)        0.045     2.043 r  clk_cnt[12]_i_5/O
                         net (fo=1, routed)           0.000     2.043    clk_cnt[12]_i_5_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.113 r  clk_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.113    clk_cnt_reg[12]_i_1_n_7
    SLICE_X2Y70          FDCE                                         r  clk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.989     2.182    clk_IBUF_BUFG
    SLICE_X2Y70          FDCE                                         r  clk_cnt_reg[12]/C
                         clock pessimism             -0.523     1.659    
    SLICE_X2Y70          FDCE (Hold_fdce_C_D)         0.134     1.793    clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.717     1.662    clk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.164     1.826 f  clk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.174     2.001    clk_cnt_reg[0]
    SLICE_X2Y67          LUT2 (Prop_lut2_I0_O)        0.045     2.046 r  clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.046    clk_cnt[0]_i_6_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.116 r  clk_cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.116    clk_cnt_reg[0]_i_1_n_7
    SLICE_X2Y67          FDCE                                         r  clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.992     2.185    clk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  clk_cnt_reg[0]/C
                         clock pessimism             -0.523     1.662    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.134     1.796    clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y70    btn_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y72    buf1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y70    buf2_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y67    clk_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y69    clk_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y69    clk_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70    clk_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70    clk_cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70    clk_cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y70    btn_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y70    buf2_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y69    clk_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y69    clk_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70    clk_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70    clk_cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70    clk_cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70    clk_cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71    clk_cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71    clk_cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y72    buf1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67    clk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67    clk_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72    clk_cnt_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72    clk_cnt_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67    clk_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67    clk_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68    clk_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68    clk_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68    clk_cnt_reg[6]/C



