#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jan  8 13:59:05 2021
# Process ID: 141915
# Current directory: /home/monx/Projects/FIFO_USB/USB_FIFO.runs/synth_1
# Command line: vivado -log design_2_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_wrapper.tcl
# Log file: /home/monx/Projects/FIFO_USB/USB_FIFO.runs/synth_1/design_2_wrapper.vds
# Journal file: /home/monx/Projects/FIFO_USB/USB_FIFO.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'P_Rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ClkIn' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'ClkIn': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'new_input_Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'new_input_Clk': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'new_input_Clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Command: synth_design -top design_2_wrapper -part xc7a35tcsg324-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 142008 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1699.945 ; gain = 154.688 ; free physical = 22209 ; free virtual = 28144
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_wrapper' [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_2' [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/bd/design_2/synth/design_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_2_Data_generator_0_0' [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/bd/design_2/ip/design_2_Data_generator_0_0/synth/design_2_Data_generator_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'Data_generator' [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/new/Data_generator.vhd:44]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/new/Data_generator.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'Data_generator' (1#1) [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/new/Data_generator.vhd:44]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Data_generator_0_0' (2#1) [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/bd/design_2/ip/design_2_Data_generator_0_0/synth/design_2_Data_generator_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_2_MPairStorageControll_0_0' [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/bd/design_2/ip/design_2_MPairStorageControll_0_0/synth/design_2_MPairStorageControll_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'MPairStorageController' [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/imports/new/MPairStorageController.vhd:67]
	Parameter record_delay bound to: 10 - type: integer 
	Parameter rep_delay bound to: 6000 - type: integer 
	Parameter width bound to: 12 - type: integer 
	Parameter Depth bound to: 2048 - type: integer 
	Parameter Channels bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram' [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/imports/new/ram.vhd:33]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 2048 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/imports/new/ram.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'ram' (3#1) [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/imports/new/ram.vhd:33]
WARNING: [Synth 8-614] signal 'Ena' is read in the process but is not in the sensitivity list [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/imports/new/MPairStorageController.vhd:183]
WARNING: [Synth 8-614] signal 'Intwea' is read in the process but is not in the sensitivity list [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/imports/new/MPairStorageController.vhd:183]
WARNING: [Synth 8-614] signal 'IntFullCh' is read in the process but is not in the sensitivity list [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/imports/new/MPairStorageController.vhd:183]
WARNING: [Synth 8-614] signal 'Intwea' is read in the process but is not in the sensitivity list [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/imports/new/MPairStorageController.vhd:269]
WARNING: [Synth 8-614] signal 'IntDone' is read in the process but is not in the sensitivity list [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/imports/new/MPairStorageController.vhd:269]
WARNING: [Synth 8-6014] Unused sequential element g_GENERATE_FOR[0].IntWrAddr2_reg[0] was removed.  [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/imports/new/MPairStorageController.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/imports/new/MPairStorageController.vhd:273]
INFO: [Synth 8-256] done synthesizing module 'MPairStorageController' (4#1) [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/imports/new/MPairStorageController.vhd:67]
INFO: [Synth 8-6155] done synthesizing module 'design_2_MPairStorageControll_0_0' (5#1) [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/bd/design_2/ip/design_2_MPairStorageControll_0_0/synth/design_2_MPairStorageControll_0_0.v:58]
WARNING: [Synth 8-7023] instance 'MPairStorageControll_0' of module 'design_2_MPairStorageControll_0_0' has 10 connections declared, but only 8 given [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/bd/design_2/synth/design_2.v:64]
INFO: [Synth 8-6157] synthesizing module 'design_2_USB_FIFO_0_0' [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/bd/design_2/ip/design_2_USB_FIFO_0_0/synth/design_2_USB_FIFO_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'USB_FIFO' [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/new/USB_FIFO.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element reg_reg was removed.  [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/new/USB_FIFO.vhd:96]
WARNING: [Synth 8-6014] Unused sequential element reg_logic_reg was removed.  [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/new/USB_FIFO.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element counterr_reg was removed.  [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/new/USB_FIFO.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'USB_FIFO' (6#1) [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/new/USB_FIFO.vhd:27]
INFO: [Synth 8-6155] done synthesizing module 'design_2_USB_FIFO_0_0' (7#1) [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/bd/design_2/ip/design_2_USB_FIFO_0_0/synth/design_2_USB_FIFO_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_2_clk_wiz_1_0' [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0.v:72]
INFO: [Synth 8-6157] synthesizing module 'design_2_clk_wiz_1_0_clk_wiz' [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0_clk_wiz.v:70]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (8#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (9#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (10#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'design_2_clk_wiz_1_0_clk_wiz' (11#1) [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0_clk_wiz.v:70]
INFO: [Synth 8-6155] done synthesizing module 'design_2_clk_wiz_1_0' (12#1) [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0.v:72]
INFO: [Synth 8-6157] synthesizing module 'design_2_util_vector_logic_0_0' [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/bd/design_2/ip/design_2_util_vector_logic_0_0/synth/design_2_util_vector_logic_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/bd/design_2/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' (13#1) [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/bd/design_2/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'design_2_util_vector_logic_0_0' (14#1) [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/bd/design_2/ip/design_2_util_vector_logic_0_0/synth/design_2_util_vector_logic_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2' (15#1) [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/bd/design_2/synth/design_2.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_2_wrapper' (16#1) [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
WARNING: [Synth 8-3331] design util_vector_logic_v2_0_1_util_vector_logic has unconnected port Op2[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1753.695 ; gain = 208.438 ; free physical = 22231 ; free virtual = 28166
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1759.633 ; gain = 214.375 ; free physical = 22229 ; free virtual = 28165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1759.633 ; gain = 214.375 ; free physical = 22229 ; free virtual = 28165
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0_board.xdc] for cell 'design_2_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0_board.xdc] for cell 'design_2_i/clk_wiz_1/inst'
Parsing XDC File [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0.xdc] for cell 'design_2_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0.xdc] for cell 'design_2_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc]
WARNING: [Vivado 12-584] No ports matched 'Frame_led'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FSM_led'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DOUT'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AFE_DIC_SPI'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDATA'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SCLK'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEN[0]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEN[1]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AFE_RESET'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AFE_TRIG'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutm[16]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutp[16]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutm[15]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutp[15]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutp[14]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutm[14]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutp[13]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutm[13]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutp[12]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutm[12]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutp[11]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutm[11]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutp[10]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutm[10]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutm[9]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutp[9]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutm[8]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutp[8]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutm[7]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutp[7]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutp[6]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutm[6]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutm[5]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutp[5]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutp[4]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutm[4]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutm[3]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutp[3]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutm[2]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutp[2]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutp[1]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutm[1]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DCLK_n'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DCLK_p'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutm[0]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'doutp[0]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OEN'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PWS'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'REN'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch2[0]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch1[0]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch0[0]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch2[1]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch1[1]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch0[1]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch2[2]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch1[2]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch0[2]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch2[3]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch1[3]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch0[3]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch2[4]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch1[4]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch0[4]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch2[5]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch1[5]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch0[5]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch2[6]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch1[6]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch0[6]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch2[7]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch1[7]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch0[7]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch2[8]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch1[8]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch0[8]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch2[9]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch1[9]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch0[9]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch2[10]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch1[10]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch0[10]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch2[11]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch1[11]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch0[11]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch2[12]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch1[12]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch0[12]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch2[13]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch1[13]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch0[13]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch2[14]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch1[14]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch0[14]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch2[15]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch1[15]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch0[15]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch2[16]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch1[16]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:171]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ch0[16]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:172]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:305]
WARNING: [Vivado 12-646] clock 'DCLK_p' not found. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:306]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group DCLK_p'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:306]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:306]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/Bank_Clock_Alignment_0/U0/mux_0/BUFGMUX_1/I0'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:308]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/Bank_Clock_Alignment_0/U0/mux_0/BUFGMUX_1/O'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:308]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-source [get_pins design_1_i/Bank_Clock_Alignment_0/U0/mux_0/BUFGMUX_1/I0]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:308]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'design_1_i/Bank_Clock_Alignment_0/U0/mux_0/BUFGMUX_1/I1'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:309]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/Bank_Clock_Alignment_0/U0/mux_0/BUFGMUX_1/O'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:309]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-source [get_pins design_1_i/Bank_Clock_Alignment_0/U0/mux_0/BUFGMUX_1/I1]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:309]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'clk1mux' not found. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:310]
WARNING: [Vivado 12-646] clock 'clk2mux' not found. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:310]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk1mux'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:310]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk2mux'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:310]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Constraints 18-4644] set_clock_groups: All clock groups specified are empty. Please specify atleast one clock group which is not empty. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:310]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/Bank_Clock_Alignment_0/U0/mux_0/BUFGMUX_2/I0'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:311]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/Bank_Clock_Alignment_0/U0/mux_0/BUFGMUX_2/O'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:311]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-source [get_pins design_1_i/Bank_Clock_Alignment_0/U0/mux_0/BUFGMUX_2/I0]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:311]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'design_1_i/Bank_Clock_Alignment_0/U0/mux_0/BUFGMUX_2/I1'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:312]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/Bank_Clock_Alignment_0/U0/mux_0/BUFGMUX_2/O'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:312]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-source [get_pins design_1_i/Bank_Clock_Alignment_0/U0/mux_0/BUFGMUX_2/I1]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:312]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'clk3mux' not found. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:313]
WARNING: [Vivado 12-646] clock 'clk4mux' not found. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:313]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk3mux'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:313]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk4mux'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:313]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Constraints 18-4644] set_clock_groups: All clock groups specified are empty. Please specify atleast one clock group which is not empty. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:313]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/Bank_Clock_Alignment_0/U0/mux_0/BUFGMUX_3/I1'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:314]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/Bank_Clock_Alignment_0/U0/mux_0/BUFGMUX_3/O'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:314]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-source [get_pins design_1_i/Bank_Clock_Alignment_0/U0/mux_0/BUFGMUX_3/I1]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:314]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'design_1_i/Bank_Clock_Alignment_0/U0/mux_0/BUFGMUX_3/I0'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:315]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/Bank_Clock_Alignment_0/U0/mux_0/BUFGMUX_3/O'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:315]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-source [get_pins design_1_i/Bank_Clock_Alignment_0/U0/mux_0/BUFGMUX_3/I0]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:315]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'clk1mux_cas' not found. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:316]
WARNING: [Vivado 12-646] clock 'clk2mux_cas' not found. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:316]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk1mux_cas'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:316]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk2mux_cas'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:316]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Constraints 18-4644] set_clock_groups: All clock groups specified are empty. Please specify atleast one clock group which is not empty. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:316]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:319]
CRITICAL WARNING: [Vivado 12-4739] get_clocks:No valid object(s) found for '--of_objects [get_pins design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:319]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:320]
CRITICAL WARNING: [Vivado 12-4739] get_clocks:No valid object(s) found for '--of_objects [get_pins design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:320]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'design_1_i/Bank_Clock_Alignment_0/U0/bank_PLL_0/PLLE2_ADV_inst/CLKOUT1'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:322]
CRITICAL WARNING: [Vivado 12-4739] get_clocks:No valid object(s) found for '--of_objects [get_pins design_1_i/Bank_Clock_Alignment_0/U0/bank_PLL_0/PLLE2_ADV_inst/CLKOUT1]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:322]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'design_1_i/Bank_Clock_Alignment_0/U0/bank_PLL_0/PLLE2_ADV_inst/CLKOUT1'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:323]
CRITICAL WARNING: [Vivado 12-4739] get_clocks:No valid object(s) found for '--of_objects [get_pins design_1_i/Bank_Clock_Alignment_0/U0/bank_PLL_0/PLLE2_ADV_inst/CLKOUT1]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:323]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'design_1_i/Bank_Clock_Alignment_0/U0/bank_PLL_0/PLLE2_ADV_inst/CLKOUT1'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:324]
CRITICAL WARNING: [Vivado 12-4739] get_clocks:No valid object(s) found for '--of_objects [get_pins design_1_i/Bank_Clock_Alignment_0/U0/bank_PLL_0/PLLE2_ADV_inst/CLKOUT1]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:324]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'design_1_i/Bank_Clock_Alignment_0/U0/bank_PLL_0/PLLE2_ADV_inst/CLKOUT1'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:327]
CRITICAL WARNING: [Vivado 12-4739] get_clocks:No valid object(s) found for '--of_objects [get_pins design_1_i/Bank_Clock_Alignment_0/U0/bank_PLL_0/PLLE2_ADV_inst/CLKOUT1]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:327]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'design_1_i/Bank_Clock_Alignment_0/U0/bank_PLL_0/PLLE2_ADV_inst/CLKOUT1'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:328]
CRITICAL WARNING: [Vivado 12-4739] get_clocks:No valid object(s) found for '--of_objects [get_pins design_1_i/Bank_Clock_Alignment_0/U0/bank_PLL_0/PLLE2_ADV_inst/CLKOUT1]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:328]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'design_1_i/Bank_Clock_Alignment_0/U0/bank_PLL_0/PLLE2_ADV_inst/CLKOUT1'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:329]
CRITICAL WARNING: [Vivado 12-4739] get_clocks:No valid object(s) found for '--of_objects [get_pins design_1_i/Bank_Clock_Alignment_0/U0/bank_PLL_0/PLLE2_ADV_inst/CLKOUT1]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:329]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'design_1_i/Bank_Clock_Alignment_0/U0/bank_PLL_0/PLLE2_ADV_inst/CLKOUT1'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:330]
CRITICAL WARNING: [Vivado 12-4739] get_clocks:No valid object(s) found for '--of_objects [get_pins design_1_i/Bank_Clock_Alignment_0/U0/bank_PLL_0/PLLE2_ADV_inst/CLKOUT1]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:330]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'design_1_i/Bank_Clock_Alignment_0/U0/bank_PLL_0/PLLE2_ADV_inst/CLKOUT1'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:332]
CRITICAL WARNING: [Vivado 12-4739] get_clocks:No valid object(s) found for '--of_objects [get_pins design_1_i/Bank_Clock_Alignment_0/U0/bank_PLL_0/PLLE2_ADV_inst/CLKOUT1]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:332]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'design_1_i/Bank_Clock_Alignment_0/U0/bank_PLL_0/PLLE2_ADV_inst/CLKOUT1'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:333]
CRITICAL WARNING: [Vivado 12-4739] get_clocks:No valid object(s) found for '--of_objects [get_pins design_1_i/Bank_Clock_Alignment_0/U0/bank_PLL_0/PLLE2_ADV_inst/CLKOUT1]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:333]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'design_1_i/Bank_Clock_Alignment_0/U0/bank_PLL_0/PLLE2_ADV_inst/CLKOUT1'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:334]
CRITICAL WARNING: [Vivado 12-4739] get_clocks:No valid object(s) found for '--of_objects [get_pins design_1_i/Bank_Clock_Alignment_0/U0/bank_PLL_0/PLLE2_ADV_inst/CLKOUT1]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:334]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'design_1_i/Bank_Clock_Alignment_0/U0/bank_PLL_0/PLLE2_ADV_inst/CLKOUT1'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:335]
CRITICAL WARNING: [Vivado 12-4739] get_clocks:No valid object(s) found for '--of_objects [get_pins design_1_i/Bank_Clock_Alignment_0/U0/bank_PLL_0/PLLE2_ADV_inst/CLKOUT1]'. [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc:335]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/constrs_1/imports/REVO/REVO1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/monx/Projects/FIFO_USB/USB_FIFO.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/monx/Projects/FIFO_USB/USB_FIFO.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/monx/Projects/FIFO_USB/USB_FIFO.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.242 ; gain = 0.000 ; free physical = 22136 ; free virtual = 28072
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.242 ; gain = 0.000 ; free physical = 22136 ; free virtual = 28072
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1905.242 ; gain = 359.984 ; free physical = 22210 ; free virtual = 28145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1905.242 ; gain = 359.984 ; free physical = 22210 ; free virtual = 28145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_2_i/clk_wiz_1/inst. (constraint file  /home/monx/Projects/FIFO_USB/USB_FIFO.runs/synth_1/dont_touch.xdc, line 25).
Applied set_property DONT_TOUCH = true for design_2_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/Data_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/MPairStorageControll_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/USB_FIFO_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1905.242 ; gain = 359.984 ; free physical = 22210 ; free virtual = 28145
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'USB_FIFO'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 rd_idle |                           000001 |                              000
             rd_pre_wait |                           000010 |                              001
            rd_post_wait |                           000100 |                              010
                 wr_idle |                           001000 |                              011
                 wr_wait |                           010000 |                              100
                 wr_done |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'USB_FIFO'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1905.242 ; gain = 359.984 ; free physical = 22202 ; free virtual = 28138
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---RAMs : 
	              24K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module MPairStorageController 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module USB_FIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg to conserve power
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1905.242 ; gain = 359.984 ; free physical = 22193 ; free virtual = 28129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram:        | myram_reg  | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sys_clock'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1905.242 ; gain = 359.984 ; free physical = 22074 ; free virtual = 28009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1905.242 ; gain = 359.984 ; free physical = 22068 ; free virtual = 28003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram:        | myram_reg  | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1905.242 ; gain = 359.984 ; free physical = 22068 ; free virtual = 28003
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5744] Inout buffer is not created at top module design_2_wrapper for the pin D[1], other connections may not have buffer connection [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
CRITICAL WARNING: [Synth 8-5744] Inout buffer is not created at top module design_2_wrapper for the pin D[0], other connections may not have buffer connection [/home/monx/Projects/FIFO_USB/USB_FIFO.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1905.242 ; gain = 359.984 ; free physical = 22064 ; free virtual = 28003
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1905.242 ; gain = 359.984 ; free physical = 22064 ; free virtual = 28003
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1905.242 ; gain = 359.984 ; free physical = 22064 ; free virtual = 28003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1905.242 ; gain = 359.984 ; free physical = 22064 ; free virtual = 28003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1905.242 ; gain = 359.984 ; free physical = 22064 ; free virtual = 28003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1905.242 ; gain = 359.984 ; free physical = 22064 ; free virtual = 28003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     4|
|2     |CARRY4     |     8|
|3     |LUT1       |    26|
|4     |LUT2       |    24|
|5     |LUT3       |    30|
|6     |LUT4       |    18|
|7     |LUT5       |    18|
|8     |LUT6       |    19|
|9     |MMCME2_ADV |     1|
|10    |RAMB36E1_1 |     1|
|11    |FDCE       |    65|
|12    |FDPE       |    10|
|13    |FDRE       |    24|
|14    |FDSE       |     5|
|15    |IBUF       |     4|
|16    |OBUF       |     4|
|17    |OBUFT      |     8|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------------------+----------------------------------+------+
|      |Instance                                      |Module                            |Cells |
+------+----------------------------------------------+----------------------------------+------+
|1     |top                                           |                                  |   269|
|2     |  design_2_i                                  |design_2                          |   250|
|3     |    Data_generator_0                          |design_2_Data_generator_0_0       |    16|
|4     |      inst                                    |Data_generator                    |    16|
|5     |    MPairStorageControll_0                    |design_2_MPairStorageControll_0_0 |   159|
|6     |      inst                                    |MPairStorageController            |   159|
|7     |        \g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10  |ram                               |     7|
|8     |    USB_FIFO_0                                |design_2_USB_FIFO_0_0             |    58|
|9     |      inst                                    |USB_FIFO                          |    58|
|10    |    clk_wiz_1                                 |design_2_clk_wiz_1_0              |     6|
|11    |      inst                                    |design_2_clk_wiz_1_0_clk_wiz      |     6|
|12    |    util_vector_logic_0                       |design_2_util_vector_logic_0_0    |     1|
+------+----------------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1905.242 ; gain = 359.984 ; free physical = 22064 ; free virtual = 28003
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1905.242 ; gain = 214.375 ; free physical = 22116 ; free virtual = 28054
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1905.242 ; gain = 359.984 ; free physical = 22116 ; free virtual = 28054
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.242 ; gain = 0.000 ; free physical = 22064 ; free virtual = 28003
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 155 Warnings, 134 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1905.242 ; gain = 446.172 ; free physical = 22161 ; free virtual = 28099
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.242 ; gain = 0.000 ; free physical = 22161 ; free virtual = 28099
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/monx/Projects/FIFO_USB/USB_FIFO.runs/synth_1/design_2_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_wrapper_utilization_synth.rpt -pb design_2_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan  8 13:59:27 2021...
