<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SIMULINK_A7DAC: E:/_github/simulink_sm/simulink_a7dac/src/work/TF_TestStrm.cpp Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SIMULINK_A7DAC
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">Control of A7_DAC device</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="../../dir_897f544e8e70839078ff255f92888736.html">work</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">TF_TestStrm.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../d8/d1f/_t_f___test_strm_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;</div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../db/d06/stdafx_8h.html">stdafx.h</a>&quot;</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="preprocessor">#include &lt;process.h&gt;</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;</div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#include &lt;io.h&gt;</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#include &lt;fcntl.h&gt;</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#include &lt;sys/types.h&gt;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &lt;sys/stat.h&gt;</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &lt;share.h&gt;</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d6/db1/_t_f___test_strm_8h.html">TF_TestStrm.h</a>&quot;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;CL_AMBPEX.h&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../de/dfb/_console_test_api_8h.html">ConsoleTestApi.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d1/d1a/_table_api_8h.html">TableApi.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;TL_FDSP.h&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;adc_ctrl.h&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">//#include &quot;SetExamParam_ADC.h&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">//#include &quot;SetExamParam_DDC.h&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">//#include &quot;TF_TestDDS.h&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a2d3172811eceacaf03d1756f2c2aa515">   29</a></span>&#160;<span class="preprocessor">#define BUFSIZEPKG 62</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define TRDIND_MODE0                    0x0</span></div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a1f5ad895f3aa641e24c98177b7c67bef">   32</a></span>&#160;<span class="preprocessor">#define TRDIND_STMODE                   0x5</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define TRDIND_MODE1                    0x9</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define TRDIND_MODE2                    0xA</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a2cdd1cdff81d33b368fb663177880ca8">   35</a></span>&#160;<span class="preprocessor">#define TRDIND_TESTSEQUENCE             0xC</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define TRDIND_SPD_DEVICE               0x203</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define TRDIND_SPD_CTRL                 0x204</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define TRDIND_SPD_ADDR                 0x205</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define TRDIND_SPD_DATA                 0x206</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#ab691079d5ade43310a97a7b3ab1c1278">   41</a></span>&#160;<span class="preprocessor">#define TRDIND_SPD_DATAH                0x206</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a013c94db36c45a3919787c2cb39fbfee">   45</a></span>&#160;<span class="preprocessor">#define TRDIND_TESTSEQ                  0x0C</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#ad13a2a19f5d857c3e73b5a6881aa1fae">   46</a></span>&#160;<span class="preprocessor">#define TRDIND_CHAN_IN                  0x10</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a09b1d313d66fd58de5f479c6514b6d4a">   47</a></span>&#160;<span class="preprocessor">#define TRDIND_CHAN_OUT                 0x11</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a09fd7dccbfeeb54704f3de838241f1de">   48</a></span>&#160;<span class="preprocessor">#define TRDIND_LC_FLAG                  0x16</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a45cdde4e488ffaefd3c4905ecc51379a">   49</a></span>&#160;<span class="preprocessor">#define TRDIND_CONTROL1                 0x17</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a1a1c7e7c01ed2900e772c7dec30be484">   51</a></span>&#160;<span class="preprocessor">#define TRDIND_RM_FLAG                  0x208</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a0052272c270df5ea7ae384f267351416">   52</a></span>&#160;<span class="preprocessor">#define TRDIND_LINK_STATUS              0x20A</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a1f87e309c085aa9809c0f98a927ab172">   57</a></span>&#160;<span class="preprocessor">#define TRDREG_STATUS 0</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#adca8fe076e90a246b81c20df8ec61b8f">   58</a></span>&#160;<span class="preprocessor">#define TRDREG_DATA 1</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a6c761bacf28018280735a8b9d935c07b">   60</a></span>&#160;<span class="preprocessor">#define TRDIND_MODE0                    0x0</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#aac74922e3ad777767fbb0e2353b71cc5">   61</a></span>&#160;<span class="preprocessor">#define TRDIND_MODE1                    0x9</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a9641f694df09799ccb184195d683f1ca">   62</a></span>&#160;<span class="preprocessor">#define TRDIND_MODE2                    0xA</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#afc802ef9646c8c68ca2bb6cb69907d67">   63</a></span>&#160;<span class="preprocessor">#define TRDIND_MODE3                    0xB</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a0ffbe61b86d1fa8e4ec44bbadcc8c9ef">   65</a></span>&#160;<span class="preprocessor">#define TRDIND_SPD_DEVICE               0x203</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a14e201d87eea1ffa03f2a44a87b49ffe">   66</a></span>&#160;<span class="preprocessor">#define TRDIND_SPD_CTRL                 0x204</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a459abab634a7e20250d333090a028f58">   67</a></span>&#160;<span class="preprocessor">#define TRDIND_SPD_ADDR                 0x205</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a5f2f53de260e2d1ea2c2c6296fc8f17f">   68</a></span>&#160;<span class="preprocessor">#define TRDIND_SPD_DATA                 0x206</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">//#define TRDIND_SPD_DATAH              0x207</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#aa7e3b339be477af8bfa8406cf8911825">   71</a></span>&#160;<span class="preprocessor">#define TRDIND_TEST_SEQUENCE 0xC</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a33011b8e39a819d1e82bb6dbd031c652">   72</a></span>&#160;<span class="preprocessor">#define TRDIND_AZENDL 0xE</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#aa9bd11be4eac526e8d5163c0198fb094">   73</a></span>&#160;<span class="preprocessor">#define TRDIND_AZENDH 0xF</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#ad65f08babb4a9829fba216f91a9ce3d6">   74</a></span>&#160;<span class="preprocessor">#define TRDIND_AZBASEL 0x10</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#aafb4a721fcbcf9c3d07d0872142c666f">   75</a></span>&#160;<span class="preprocessor">#define TRDIND_AZBASEH 0x11</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keyword">extern</span> U32 <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a06233898d35d330e40668efd5f96a3b4">g_DelayCnt</a>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a07e8d9e10bc414d352aea5abba8fd9ff">   79</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a07e8d9e10bc414d352aea5abba8fd9ff">g_fileMap</a>;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#add88c1cc4c7bfeffd1f54fafee33acea">   80</a></span>&#160;<a class="code" href="../../d4/d7c/brd_8h.html#abcca33c8bc5ff90c34adfa7cceacc2ab">BRD_Handle</a> <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#add88c1cc4c7bfeffd1f54fafee33acea">g_hSRV</a>;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#ad6b76ffd853a5e9391f22eda4eeb9be6">   81</a></span>&#160;ULONG <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#ad6b76ffd853a5e9391f22eda4eeb9be6">g_MemAsFifo</a>;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#aa5c941001f908f5b41b802163817763b">   82</a></span>&#160;ULONG <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#aa5c941001f908f5b41b802163817763b">g_AdcDrqFlag</a>;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#ae36cf50bdfef75c5076a7083785000d6">   83</a></span>&#160;ULONG <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#ae36cf50bdfef75c5076a7083785000d6">g_MemDrqFlag</a>;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a81d2445fa32bf66292f49ddd33a7c31b">   84</a></span>&#160;<span class="keywordtype">double</span> <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a81d2445fa32bf66292f49ddd33a7c31b">g_samplRate</a>;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a64ff28ee4aa7300d3202bfba2e08dc36">   85</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a64ff28ee4aa7300d3202bfba2e08dc36">g_IoDelay</a>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a4ced88212f601a793bdd103edbef3239">   87</a></span>&#160;BRDCHAR <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a4ced88212f601a793bdd103edbef3239">g_AdcSrvName</a>[256]; <span class="comment">// с номером службы</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#ab76fb09b58f0005cc0fbfb9caf9d99bf">   88</a></span>&#160;ULONG <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#ab76fb09b58f0005cc0fbfb9caf9d99bf">g_Cycle</a>;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#ac9eee6ecc5aa4a5309bd3e5ea220187d">   89</a></span>&#160;<span class="keywordtype">unsigned</span> __int64 <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#ac9eee6ecc5aa4a5309bd3e5ea220187d">g_samplesOfChannel</a>;</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a626ab1c084370ab54d8eb4c23eecc9d0">   90</a></span>&#160;<span class="keywordtype">unsigned</span> __int64 <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a626ab1c084370ab54d8eb4c23eecc9d0">g_bBufSize</a>;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a30a8d4ba6de24a775e04b24459cc71ca">   91</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a30a8d4ba6de24a775e04b24459cc71ca">g_DirWriteFile</a>;</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a7d0ed83956934c8afa7f7a443bc17c95">   92</a></span>&#160;ULONG <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a7d0ed83956934c8afa7f7a443bc17c95">g_FileBufSize</a>;</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#aa92a244f3ae48eebe8a12f9cf36582de">   93</a></span>&#160;BRDCHAR <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#aa92a244f3ae48eebe8a12f9cf36582de">g_dirFileName</a>[256];</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a5cbc0010dd34c6a235643b3d9d24197b">   96</a></span>&#160;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5cbc0010dd34c6a235643b3d9d24197b">TF_TestStrm::TF_TestStrm</a>( BRDCHAR* fname, CL_AMBPEX *fotr )</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;{</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1e2b95a7f664e6caf127a4f1a7d5f91e">lc_status</a>=0;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a0fa83963d05392ab239391e1d66b23a0">Terminate</a>=0;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a04faaff5ebd076f8c5d756c5da691103">BlockRd</a>=0;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ac9025928fb25758bc44c08481abe3e3d">BlockOk</a>=0;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a148321c1cd5c99d1b1b11d278332135c">BlockError</a>=0;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a82d8593670af4faf47d129f3bb2dee98">TotalError</a>=0;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>=fotr;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a06dd5e7ec26f67d28c78abee957b097e">bufIsvi</a>=NULL;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a54479e418e556710ddd6314ad4e71d12">SetDefault</a>();</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a0dd7c59fbadc1e3ed5033eecb82e206d">GetParamFromFile</a>( fname );</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a69d7aa2c1870f832719fb819e4e4abf1">CalculateParams</a>();</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a53c8a33c87ef2a6f87d809d56cbe74b7">m_RowNumberMgt</a>=0;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab3e66f818bb8319c134e0ad1ab228d6a">cntRestart</a>=0;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aae49e020e2347c632b586d78c90c68bb">fileNumber</a>=0;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a6444ce08f4b8556c13be71274afb5a49">FileBufferCurrent</a>=0;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad429c47b0ad22a5a7ee550a0658a75df">DiskBufferCurrent</a>=0;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a14e3dce27716d8ff3ba46b0945a3d32e">isFirstCallStep</a>=<span class="keyword">true</span>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a09903ea0588d6b471e51a372bf914f86">testBuf</a>.buf_check_start( 32, 64 );</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a81ff468d76244e449f5485a5f9c35aad">m_sWriteFileName</a>[0]=0;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a70eed7dd31f9321004828fe3b4f0332d">currentTime</a>=0;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a5eb91a75f83c7d3a099715499fc51612">time_start</a>=0;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#abee4f7f313178f3799835e93690fe210">m_EventCheck0Start</a> = CreateEvent( NULL, FALSE, FALSE, NULL );</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ade58fa1ccd1a4d6eeeb7f55b271bb24a">m_EventCheck0Result</a> = CreateEvent( NULL, FALSE, FALSE, NULL );</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aac92e7162a5487ad2f67257dc1f0918b">m_EventCheck1Start</a> = CreateEvent( NULL, FALSE, FALSE, NULL );</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aa03c7ca367e0fc08de6201dae0a67c34">m_EventCheck1Result</a> = CreateEvent( NULL, FALSE, FALSE, NULL );</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a4efc76ed7be7a3514f6e05c518c02348">m_EventCheck2Start</a> = CreateEvent( NULL, FALSE, FALSE, NULL );</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a446c65ad8fd578d9e422b46312887bdd">m_EventCheck2Result</a> = CreateEvent( NULL, FALSE, FALSE, NULL );</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aff8d579de755fc606c60c05fcda01723">m_EventCheck3Start</a> = CreateEvent( NULL, FALSE, FALSE, NULL );</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a3dc1a4aeb91e32b1353398a83d4772a5">m_EventCheck3Result</a> = CreateEvent( NULL, FALSE, FALSE, NULL );</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae0f2014830ceb56aaa69b1ef4802865f">m_pFDSP</a>=NULL;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afaf2a140872e0d0187746eccd76c6a59">m_TimeBlockIndex</a>=0;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afc7122902c436427974d3a297973cf80">isCheckSdramWrVelocity</a>=1;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a85566787d675d133c8bea95d400077da">SdramWrVelocity</a>=0;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a2d9c8263e0dd9a246d0d42edcc19eabd">SdramTimeWr</a>=0;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;}</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a27d7b05aba6f9a15d54142d872d45003">  150</a></span>&#160;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a27d7b05aba6f9a15d54142d872d45003">TF_TestStrm::~TF_TestStrm</a>()</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;{</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;StreamDestroy( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a30c0e98eb7e0c3d4a9f4af22a2dc0630">Strm</a> );</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <span class="comment">//delete bufIsvi; bufIsvi=NULL;</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    CloseHandle( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#abee4f7f313178f3799835e93690fe210">m_EventCheck0Start</a> );</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    CloseHandle( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ade58fa1ccd1a4d6eeeb7f55b271bb24a">m_EventCheck0Result</a> );</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    CloseHandle( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aac92e7162a5487ad2f67257dc1f0918b">m_EventCheck1Start</a> );</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    CloseHandle( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aa03c7ca367e0fc08de6201dae0a67c34">m_EventCheck1Result</a> );</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    CloseHandle( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a4efc76ed7be7a3514f6e05c518c02348">m_EventCheck2Start</a> );</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    CloseHandle( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a446c65ad8fd578d9e422b46312887bdd">m_EventCheck2Result</a> );</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    CloseHandle( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aff8d579de755fc606c60c05fcda01723">m_EventCheck3Start</a> );</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    CloseHandle( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a3dc1a4aeb91e32b1353398a83d4772a5">m_EventCheck3Result</a> );</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;}</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a78fb55a5c61ec84d8e6c01334e6193be">  168</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a78fb55a5c61ec84d8e6c01334e6193be">TF_TestStrm::Prepare</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;{</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a8f504fb3f2d4b56318f3f00c36e2ba69">PrepareAdm</a>();</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#ab369dd47a6649629925d44759de6a002">trd</a>=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab73148e294c0a3da580d5bff6f18ed39">trdNo</a>;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a30c0e98eb7e0c3d4a9f4af22a2dc0630">Strm</a>=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a3097c4a047ec5f66795dfe21e760536a">strmNo</a>;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;StreamInit( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a30c0e98eb7e0c3d4a9f4af22a2dc0630">Strm</a>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a38843104c4edaf50b8f286cb2ea9c860">CntBuffer</a>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a43fe528ec9cd0a24ad0b24e0660aa5bf">SizeBuferOfBytes</a>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#ab369dd47a6649629925d44759de6a002">trd</a>, 1, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab6698afcf926c2548f0ffd974976cd59">isCycle</a>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5b097ad55a2e15bf063248fd4eaa39ae">isSystem</a>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a863641e79c8da168d7aea400627e5ff7">isAgreeMode</a> );</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="keywordflow">for</span>( <span class="keywordtype">int</span> blk=0; blk&lt;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a38843104c4edaf50b8f286cb2ea9c860">CntBuffer</a>; blk++ )</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    {</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        U32 *ptr=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;StreamGetBufByNum( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a30c0e98eb7e0c3d4a9f4af22a2dc0630">Strm</a>, blk );</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        <span class="keywordflow">for</span>( <span class="keywordtype">int</span> ii=0; ii&lt;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a11b6d63543d5d59c3d2d38a5a8f10110">SizeBlockOfWords</a>; ii++ )</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;            *ptr++=0xAAAAAAAA;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    }</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a06dd5e7ec26f67d28c78abee957b097e">bufIsvi</a> = <span class="keyword">new</span> U32[<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a11b6d63543d5d59c3d2d38a5a8f10110">SizeBlockOfWords</a>*2];</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="comment">//pBrd-&gt;StreamInit( strm, CntBuffer, SizeBuferOfBytes, rd0.trd, 1, 0, 0 );</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;}</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a4e0433bb2da8a1e4b0c9b44c0777a90c">  189</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a4e0433bb2da8a1e4b0c9b44c0777a90c">TF_TestStrm::Start</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;{</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keywordtype">int</span> ii;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    U32 ret;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1b27dbb5bcc18008ee1963cfa8a3ff68">m_RowNumber</a> = <a class="code" href="../../d6/df8/_table_api_8cpp.html#a35947cfd2c40b4699b9e97ffae4e4f0c">AddRowTable</a>();</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#af3ea17fc5f6f3d06bb85249ec54e380a">isFdspMgtCheck</a> )</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    {</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a53c8a33c87ef2a6f87d809d56cbe74b7">m_RowNumberMgt</a> = <a class="code" href="../../d6/df8/_table_api_8cpp.html#a35947cfd2c40b4699b9e97ffae4e4f0c">AddRowTable</a>();</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    }</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5aa935d767b8a77c07c4ae301f740f01">isFdspCheckReg</a> )</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a10297fb0edea8498a83fc38184848ec9">m_RowNumberReg</a> = <a class="code" href="../../d6/df8/_table_api_8cpp.html#a35947cfd2c40b4699b9e97ffae4e4f0c">AddRowTable</a>();</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a7f4911e79e8465f2a4dc995e15915602">isFdspShowMgtErr</a> )</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    {</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a07062ac83059b13f79a7fc55eacd62a4">m_RowLcErr</a> = <a class="code" href="../../d6/df8/_table_api_8cpp.html#a35947cfd2c40b4699b9e97ffae4e4f0c">AddRowTable</a>();</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aa90a7a9564b930e7ee6c21d89ccbddca">m_RowRmErr</a> = <a class="code" href="../../d6/df8/_table_api_8cpp.html#a35947cfd2c40b4699b9e97ffae4e4f0c">AddRowTable</a>();</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    }</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ac9ba2045a2af5f0a47e0fcd614b6f3dd">isFdspSysmon</a> )</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    {</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a9ce2fbab5dc9c35562fcca1930cfe21f">m_RowNumberSysmon</a> = <a class="code" href="../../d6/df8/_table_api_8cpp.html#a35947cfd2c40b4699b9e97ffae4e4f0c">AddRowTable</a>();</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    }</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a4aa48f5c3f23fdf700023057f208598f">isSdram0Test</a> )</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    {</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a4d4658e0df34bc5a3e1db0c9d9540d39">m_RowNumberSdram0</a> = <a class="code" href="../../d6/df8/_table_api_8cpp.html#a35947cfd2c40b4699b9e97ffae4e4f0c">AddRowTable</a>();</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    }</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#abc2fb6ca42dd9d891bb4820a9ba1e2c3">isSdram1Test</a> )</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    {</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a9dd4e0e9d934237c16024acd957881fc">m_RowNumberSdram1</a> = <a class="code" href="../../d6/df8/_table_api_8cpp.html#a35947cfd2c40b4699b9e97ffae4e4f0c">AddRowTable</a>();</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    }</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad68a7f50b86a68c97ed4c5cec5d1dc80">m_isCheckCompletion</a> )</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    {</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a507b9d077eda401a6060ef3f3337c866">m_RowCompletion</a> = <a class="code" href="../../d6/df8/_table_api_8cpp.html#a35947cfd2c40b4699b9e97ffae4e4f0c">AddRowTable</a>();</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    }</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a88ae09a9cfa95f77b708a6f72cf53921">hThread</a> = (HANDLE)_beginthreadex( NULL, 0, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a7b49d85195ae24da0e506acd3da44724">ThreadFunc</a>, <span class="keyword">this</span>, CREATE_SUSPENDED, &amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a370d3b4ed2b5f7137fa36fac3d81607b">ThreadId</a> );</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a88ae09a9cfa95f77b708a6f72cf53921">hThread</a> == INVALID_HANDLE_VALUE){</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a88ae09a9cfa95f77b708a6f72cf53921">hThread</a> = 0;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    }</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="comment">//  SetThreadAffinityMask( hThread, 1 );</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    SetThreadPriority( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a88ae09a9cfa95f77b708a6f72cf53921">hThread</a>, THREAD_PRIORITY_HIGHEST );</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a71db9cca4b1cc4ff7e2cb2449d78b339">hThreadIsvi</a> = (HANDLE)_beginthreadex( NULL, 0, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a44becba26aac50a6f37e84e68f04c042">ThreadFuncIsvi</a>, <span class="keyword">this</span>, CREATE_SUSPENDED, &amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#adc07c9e408fd663701219d2d55287455">ThreadIdIsvi</a> );</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a71db9cca4b1cc4ff7e2cb2449d78b339">hThreadIsvi</a> == INVALID_HANDLE_VALUE){</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a71db9cca4b1cc4ff7e2cb2449d78b339">hThreadIsvi</a> = 0;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    }</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="comment">//  SetThreadAffinityMask( hThread, 1 );</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    SetThreadPriority( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a71db9cca4b1cc4ff7e2cb2449d78b339">hThreadIsvi</a>, THREAD_PRIORITY_ABOVE_NORMAL );</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#af6f0f3a0f8dd51c3ba463c14407e722c">hThreadCheck0</a> = (HANDLE)_beginthreadex( NULL, 0, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a2d39be6572481057315358350e068b96">ThreadFuncCheck0</a>, <span class="keyword">this</span>, CREATE_SUSPENDED, &amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad8825907d27c1ff75b1e01bf329eeea6">ThreadIdCheck0</a> );</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="../../d3/d65/class_t_f___test_strm.html#af6f0f3a0f8dd51c3ba463c14407e722c">hThreadCheck0</a> == INVALID_HANDLE_VALUE){</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#af6f0f3a0f8dd51c3ba463c14407e722c">hThreadCheck0</a> = 0;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    }</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5bb109de46ff7ca0432c3d73015c47de">hThreadCheck1</a> = (HANDLE)_beginthreadex( NULL, 0, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a98438d32f231165db82be2462849e4cd">ThreadFuncCheck1</a>, <span class="keyword">this</span>, CREATE_SUSPENDED, &amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#abe473879f6c2f576c9bb7f313f7ff817">ThreadIdCheck1</a> );</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5bb109de46ff7ca0432c3d73015c47de">hThreadCheck1</a> == INVALID_HANDLE_VALUE){</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5bb109de46ff7ca0432c3d73015c47de">hThreadCheck1</a> = 0;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    }</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5092627bb35d12e3e74460234ab4f8b6">hThreadCheck2</a> = (HANDLE)_beginthreadex( NULL, 0, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae60c8459584685bf60666e28f7edbb8e">ThreadFuncCheck2</a>, <span class="keyword">this</span>, CREATE_SUSPENDED, &amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a96e85e6fb9c00dacbb676ca4ac6a2c0a">ThreadIdCheck2</a> );</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5092627bb35d12e3e74460234ab4f8b6">hThreadCheck2</a> == INVALID_HANDLE_VALUE){</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5092627bb35d12e3e74460234ab4f8b6">hThreadCheck2</a> = 0;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    }</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aa2c9e17063cf308de08a001691bc398c">hThreadCheck3</a> = (HANDLE)_beginthreadex( NULL, 0, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae31ff790ff1678fcf7daed626b7362b0">ThreadFuncCheck3</a>, <span class="keyword">this</span>, CREATE_SUSPENDED, &amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a0b5cf781dd8944591aa4ca0b2c3c1f9f">ThreadIdCheck3</a> );</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aa2c9e17063cf308de08a001691bc398c">hThreadCheck3</a> == INVALID_HANDLE_VALUE){</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aa2c9e17063cf308de08a001691bc398c">hThreadCheck3</a> = 0;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    }</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="comment">//  SetThreadAffinityMask( hThread, 1 );</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    SetThreadPriority( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5bb109de46ff7ca0432c3d73015c47de">hThreadCheck1</a>, THREAD_PRIORITY_HIGHEST );</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    SetThreadPriority( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5092627bb35d12e3e74460234ab4f8b6">hThreadCheck2</a>, THREAD_PRIORITY_HIGHEST );</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    SetThreadPriority( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aa2c9e17063cf308de08a001691bc398c">hThreadCheck3</a>, THREAD_PRIORITY_HIGHEST );</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    Sleep( 200 );</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    ResumeThread( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a71db9cca4b1cc4ff7e2cb2449d78b339">hThreadIsvi</a> );</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    ResumeThread( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a88ae09a9cfa95f77b708a6f72cf53921">hThread</a> );</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    ResumeThread( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#af6f0f3a0f8dd51c3ba463c14407e722c">hThreadCheck0</a> );</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    ResumeThread( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5bb109de46ff7ca0432c3d73015c47de">hThreadCheck1</a> );</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    ResumeThread( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5092627bb35d12e3e74460234ab4f8b6">hThreadCheck2</a> );</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    ResumeThread( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aa2c9e17063cf308de08a001691bc398c">hThreadCheck3</a> );</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;}</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#acaf2c1f54ec3b8e973000d42ffe3d680">  283</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#acaf2c1f54ec3b8e973000d42ffe3d680">TF_TestStrm::Stop</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;{</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="comment">//printf( &quot;\n\n### %s\n\n&quot;, __FUNCTION__ );</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1e2b95a7f664e6caf127a4f1a7d5f91e">lc_status</a>=3;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a0fa83963d05392ab239391e1d66b23a0">Terminate</a>=1;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#ab369dd47a6649629925d44759de6a002">trd</a>, 0, 0 );</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab8495046c7cf04c303d28a8c835ebcac">isTestCtrl</a> )</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    {  <span class="comment">// остановка тетрады TestCtrl</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 1, 0x1E, 0 );</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 1, 0x1C, 0 );</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    }</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;}</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#ada9fa184ec0bc06452e8f5f8fd35f3f2">  299</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ada9fa184ec0bc06452e8f5f8fd35f3f2">TF_TestStrm::Step</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;{</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">int</span> step_cnt=0;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">    pkg_in.testBuf.check_result( &amp;pkg_in.BlockOk , &amp;pkg_in.BlockError, NULL, NULL, NULL );</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">    rd0.testBuf.check_result( &amp;rd0.BlockOk , &amp;rd0.BlockError, NULL, NULL, NULL );</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">    rd1.testBuf.check_result( &amp;rd1.BlockOk , &amp;rd1.BlockError, NULL, NULL, NULL );</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    </div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a09903ea0588d6b471e51a372bf914f86">testBuf</a>.check_result( &amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#ae84f13254bf7be80f31adca248cb7717">BlockOk</a> , &amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a23c8bf960d20599d1a98b473a90de309">BlockError</a>, NULL, NULL, NULL );</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="comment">//BRDC_printf( &quot;%10s %10d %10d %10d %10d\n&quot;, &quot;PACKAGE :&quot;, pkg_out.BlockWr, pkg_in.BlockRd, pkg_in.BlockOk, pkg_in.BlockError );</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="comment">//BRDC_printf( &quot;%10s %10d %10d %10d %10d\n&quot;, &quot;FIFO_0 :&quot;, tr0.BlockWr, rd0.BlockRd, rd0.BlockOk, rd0.BlockError );</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="comment">//BRDC_printf( &quot;%10s %10d %10d %10d %10d\n&quot;, &quot;FIFO_1 :&quot;, tr1.BlockWr, rd1.BlockRd, rd1.BlockOk, rd1.BlockError );</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    U32 trd=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#ab369dd47a6649629925d44759de6a002">trd</a>;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    U32 status = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekDir( trd, 0 ) &amp; 0xFFFF;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab8495046c7cf04c303d28a8c835ebcac">isTestCtrl</a> )</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    {</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        U32 cnt_low = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( 1, 0x21A ) &amp; 0xFFFF;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        U32 cnt_high = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( 1, 0x21B ) &amp; 0xFFFF;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;         <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#ab7c12b6f9f68aeb8cc755cb7f9e388b2">BlockWr</a> = (cnt_high &lt;&lt; 16) | cnt_low;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    }</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="comment">//BRDC_printf( _BRDC(&quot;%6s %3d %10d %10d %10d %10d  %9.1f %10.1f    0x%.4X  %d %d %d %d  %10d %10d  \n&quot;), _BRDC(&quot;TRD :&quot;), rd0.trd, rd0.BlockWr, rd0.BlockRd, rd0.BlockOk, rd0.BlockError, rd0.VelocityCurrent, rd0.VelocityAvarage, status, </span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="comment">//  Ch0CntError, Ch1CntError, Ch2CntError, Ch3CntError, DiskBufferCurrent, FileBufferCurrent);</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    </div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    </div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    U32 cnt_rd=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a70c2172dcad6f4fd04895a8e89f6f09f">BlockRd</a>;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad1fe0e1cd3ab902fd4995e5145fadf59">isRestart</a> )</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        cnt_rd = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab3e66f818bb8319c134e0ad1ab228d6a">cntRestart</a>;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    U32 adcOvr=0;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    adcOvr=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( 4, 0x208 );</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="comment">//SetValueTable( m_RowNumber, 0,  rd0.trd );</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    <span class="keywordtype">char</span> tname[256];</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    sprintf( tname, <span class="stringliteral">&quot;TRD%d&quot;</span>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#ab369dd47a6649629925d44759de6a002">trd</a> );</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1b27dbb5bcc18008ee1963cfa8a3ff68">m_RowNumber</a>, 0,  tname );</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1b27dbb5bcc18008ee1963cfa8a3ff68">m_RowNumber</a>, 1,  <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#ab7c12b6f9f68aeb8cc755cb7f9e388b2">BlockWr</a> );</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1b27dbb5bcc18008ee1963cfa8a3ff68">m_RowNumber</a>, 2,  cnt_rd );</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1b27dbb5bcc18008ee1963cfa8a3ff68">m_RowNumber</a>, 3,  <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#ae84f13254bf7be80f31adca248cb7717">BlockOk</a> );</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1b27dbb5bcc18008ee1963cfa8a3ff68">m_RowNumber</a>, 4,  <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a23c8bf960d20599d1a98b473a90de309">BlockError</a> );</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1b27dbb5bcc18008ee1963cfa8a3ff68">m_RowNumber</a>, 5,  <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a96507757efb8860707eca169af95d7b3">VelocityCurrent</a>, <span class="stringliteral">&quot;%10.1f&quot;</span> );</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1b27dbb5bcc18008ee1963cfa8a3ff68">m_RowNumber</a>, 6,  <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a68e88abfc197af07d06a853174aa07e6">VelocityAvarage</a>, <span class="stringliteral">&quot;%10.1f&quot;</span> );</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1b27dbb5bcc18008ee1963cfa8a3ff68">m_RowNumber</a>, 7,  status, <span class="stringliteral">&quot; 0x%.4X&quot;</span> );</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    U32 <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1e2b95a7f664e6caf127a4f1a7d5f91e">lc_status</a>=0, rm_status=0;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae0f2014830ceb56aaa69b1ef4802865f">m_pFDSP</a> )</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    {</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae0f2014830ceb56aaa69b1ef4802865f">m_pFDSP</a>-&gt;GetStatus( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1e2b95a7f664e6caf127a4f1a7d5f91e">lc_status</a>, rm_status );</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    {</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        U32 low = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( 5, 0x20C );</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        U32 high = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( 5, 0x20D );</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1e2b95a7f664e6caf127a4f1a7d5f91e">lc_status</a> = (low &amp; 0xFFFF) | (high&lt;&lt;16);</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;        rm_status=0;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    }</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    sprintf( tname, <span class="stringliteral">&quot;%.8X %.2X %.2X&quot;</span>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1e2b95a7f664e6caf127a4f1a7d5f91e">lc_status</a>, rm_status, adcOvr );</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1b27dbb5bcc18008ee1963cfa8a3ff68">m_RowNumber</a>, 8,  tname );</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <span class="comment">// Проверка скорости записи</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <span class="keywordflow">if</span>( 1==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#afc7122902c436427974d3a297973cf80">isCheckSdramWrVelocity</a> )</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    {</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;        <span class="keywordflow">if</span>( 0==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a2de1785b034c3be549576b378e29779b">SdramFifoMode</a> &amp;&amp; (status&amp;0x2000) ) </div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        {</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;            U32 low = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( 5, 0x20C );</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;            U32 high = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( 5, 0x20D );</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;            U32 cnt = (low &amp; 0xFFFF) | (high&lt;&lt;16);</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;            <span class="keywordtype">double</span> wr_time = cnt * 0.00000001; <span class="comment">// TODOD: 100 MHz - надо уметь задавать частоту           double wr_velocity = 1.0 * SdramAzSizeOfKb / 1024 / wr_time;
            SdramWrVelocity = wr_velocity;
            SdramTimeWr=wr_time;
            isCheckSdramWrVelocity=2; // скорость измерена
        }
    }


    if( isFdspMgtCheck &amp;&amp; 0==Terminate )
    {
        U32 row=m_RowNumberMgt;
        GetTestCurrent( &amp;mgt, 0x3E2 );

        sprintf( tname, &quot;FDSP_MGT&quot; );
        SetValueTable( row, 0,  tname );
        SetValueTable( row, 1,  mgt.BlockWr );
        SetValueTable( row, 2,  mgt.BlockRd );
        SetValueTable( row, 3,  mgt.BlockOk );
        SetValueTable( row, 4,  mgt.BlockError );
        SetValueTable( row, 5,  mgt.VelocityCurrent, &quot;%10.1f&quot; );
        SetValueTable( row, 6,  mgt.VelocityAvarage, &quot;%10.1f&quot; );
        SetValueTable( row, 7,  &quot;&quot; );
        SetValueTable( row, 8,  &quot;&quot; );
    }

    if( isFdspCheckReg )
    {
        m_pFDSP-&gt;CheckStep();

        U32 block_ok, block_error, total_error;
        m_pFDSP-&gt;CheckResult( block_ok, block_error, total_error, NULL );

        status = pBrd-&gt;RegPeekDir( 8, 0 ) &amp; 0xFFFF;
    
        sprintf( tname, &quot;DSP REG&quot;  );
        SetValueTable( m_RowNumberReg, 0,  tname );
        SetValueTable( m_RowNumberReg, 1,  &quot;&quot; );
        SetValueTable( m_RowNumberReg, 2,  &quot;&quot; );
        SetValueTable( m_RowNumberReg, 3,  block_ok );
        SetValueTable( m_RowNumberReg, 4,  block_error );
        SetValueTable( m_RowNumberReg, 5,  &quot;&quot; );
        SetValueTable( m_RowNumberReg, 6,  &quot;&quot; );
        SetValueTable( m_RowNumberReg, 7,  status, &quot; 0x%.4X&quot; );
        SetValueTable( m_RowNumberReg, 8,  &quot;&quot; );

    }

    if( isFdspShowMgtErr )
    {
        if( 0==step_cnt )
        {
            U32 lc_err[8];
            U32 rm_err[8];
            m_pFDSP-&gt;GetMgtErr( lc_err, rm_err );

            sprintf( tname, &quot;LC ERR&quot;  );
            SetValueTable( m_RowLcErr, 0,  tname );
            sprintf( tname, &quot;RM ERR&quot;  );
            SetValueTable( m_RowRmErr, 0,  tname );

            for( int ii=0; ii&lt;8; ii++ )
            {
                SetValueTable( m_RowLcErr, ii+1,  lc_err[ii] );
                SetValueTable( m_RowRmErr, ii+1,  rm_err[ii] );
            }
        }
        step_cnt++;
        if( 10==step_cnt )
            step_cnt=0;


    }

    if( isFdspSysmon )
    {
        U32 stat;
        float temp;
        m_pFDSP-&gt;GetSysmon( stat, temp );

        status = pBrd-&gt;RegPeekDir( 8, 0 ) &amp; 0xFFFF;
    
        sprintf( tname, &quot;SYSMON&quot;  );
        SetValueTable( m_RowNumberSysmon, 0,  tname );
        SetValueTable( m_RowNumberSysmon, 1,  temp, &quot; %4.1f&quot; );
        SetValueTable( m_RowNumberSysmon, 2,  stat, &quot;0x%.2X&quot; );
        SetValueTable( m_RowNumberSysmon, 3,  &quot;&quot; );
        SetValueTable( m_RowNumberSysmon, 4,  &quot;&quot; );
        SetValueTable( m_RowNumberSysmon, 5,  &quot;&quot; );
        SetValueTable( m_RowNumberSysmon, 6,  &quot;&quot; );
        SetValueTable( m_RowNumberSysmon, 7,  status, &quot; 0x%.4X&quot; );
        SetValueTable( m_RowNumberSysmon, 8,  &quot;&quot; );

    }

    
    if( isSdram0Test )
    {
        
        U32 row=m_RowNumberSdram0;
        GetTestCurrent( &amp;sdram0, 0x3C2 );

        sprintf( tname, &quot;SODIMM 0&quot;  );
        SetValueTable( row, 0,  tname );
        SetValueTable( row, 1,  sdram0.BlockWr );
        SetValueTable( row, 2,  sdram0.BlockRd );
        SetValueTable( row, 3,  sdram0.BlockOk );
        SetValueTable( row, 4,  sdram0.BlockError );
        SetValueTable( row, 5,  sdram0.VelocityCurrent, &quot;%10.1f&quot; );
        SetValueTable( row, 6,  sdram0.VelocityAvarage, &quot;%10.1f&quot; );
        SetValueTable( row, 7,  status, &quot; 0x%.4X&quot; );
        SetValueTable( row, 8,  &quot;&quot; );
    }
    

    if( isSdram1Test )
    {
        
        U32 row=m_RowNumberSdram1;
        GetTestCurrent( &amp;sdram1, 0x3D2 );

        sprintf( tname, &quot;SODIMM 1&quot;  );
        SetValueTable( row, 0,  tname );
        SetValueTable( row, 1,  sdram1.BlockWr );
        SetValueTable( row, 2,  sdram1.BlockRd );
        SetValueTable( row, 3,  sdram1.BlockOk );
        SetValueTable( row, 4,  sdram1.BlockError );
        SetValueTable( row, 5,  sdram1.VelocityCurrent, &quot;%10.1f&quot; );
        SetValueTable( row, 6,  sdram1.VelocityAvarage, &quot;%10.1f&quot; );
        SetValueTable( row, 7,  status, &quot; 0x%.4X&quot; );
        SetValueTable( row, 8,  &quot;&quot; );
    }
    

    if( m_isCheckCompletion )
    {
        U32 row=m_RowCompletion;

        U32 block4_0x12 = pBrd-&gt;BlockRegRead( 4, 0x12 );
        U32 block4_0x13 = pBrd-&gt;BlockRegRead( 4, 0x13 );
        U32 block5_0x12 = pBrd-&gt;BlockRegRead( 4, 0x12 );
        U32 block5_0x13 = pBrd-&gt;BlockRegRead( 4, 0x13 );

        sprintf( tname, &quot;Completion&quot;  );
        SetValueTable( row, 0,  tname );
        SetValueTable( row, 1,  block4_0x12, &quot;0x%.8X&quot; );
        SetValueTable( row, 2,  block4_0x13, &quot;0x%.8X&quot; );
        SetValueTable( row, 3,  block5_0x12, &quot;0x%.8X&quot; );
        SetValueTable( row, 4,  block5_0x13, &quot;0x%.8X&quot; );
        SetValueTable( row, 5,  &quot;&quot; );
        SetValueTable( row, 6,  &quot;&quot; );
        SetValueTable( row, 7,  &quot;&quot; );
        SetValueTable( row, 8,  &quot;&quot; );

    }


    U32 hour, min, sec;
    U32 _min, _sec;

    _sec = (currentTime - rd0.time_start) / 1000;
    sec = _sec%60;
    _min = _sec/60;
    min = _min %60;
    hour = _min / 60;

    double _size = rd0.BlockRd;
    _size *= SizeBlockOfBytes;
    _size /=1024; // kB
    _size /=1024; // Mb
    _size /=1024; // Gb

    
    
}

int TF_TestStrm::isComplete( void )
{
    //if( (lc_status==4) &amp;&amp; (IsviStatus==100) )
    if( lc_status==4 )
    {
        printf( &quot;\n\nisComplete() - exit\n\n&quot; );
        return 1;
    }
    return 0;
}

void TF_TestStrm::GetResult( void )
{
    //if(pkg_in.BlockRd!=0 &amp;&amp; pkg_in.BlockError!=0)
    //  BRDC_printf(&quot;%s\n&quot;, pkg_in.testBuf.report_word_error());


    //U32 velocity = rd0.VelocityAvarage;
    //velocity *= 8;

    double velocity = rd0.VelocityAvarage;
    velocity *= 8;
    velocity /= 1024;
    
    if( 2==isCheckSdramWrVelocity )
    {
        BRDC_printf( _BRDC( &quot;Время    записи в DDR: %10.3f с\n&quot; ), SdramTimeWr );
        BRDC_printf( _BRDC( &quot;Скорость записи в DDR: %10.3f МБайт/с\n\n&quot; ), SdramWrVelocity );
    }



    if(  (rd0.BlockRd!=0 || 0!=isRestart) &amp;&amp; rd0.BlockError!=0)
    {
        BRDC_printf( _BRDC(&quot;\n\nПроверка завершена. \n&quot;) );

        //BRDC_printf( _BRDC(&quot;Скорость передачи: %d Мбит/с  ( %10.1f Мбайт/с ) \n&quot;), velocity, rd0.VelocityAvarage );
        //BRDC_printf( _BRDC(&quot;Скорость передачи: %10.4g Гбит/с  ( %10.1f Мбайт/с ) \n&quot;), velocity, rd0.VelocityAvarage );

        BRDC_printf( _BRDC(&quot;\n\nERROR: Число ошибок: %d\n&quot;), rd0.TotalError );

        switch( isTest )
        {
            case 6: // 128

                    BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
                    //BRDC_printf(_BRDC(&quot;%s\n&quot;), rd0.testBuf.report_word_error());
                    printf( &quot;%s\n&quot;, rd0.testBuf.report_word_error(0) );

                    BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
                    //BRDC_printf(_BRDC(&quot;%s\n&quot;), rd0.testBuf.report_word_error());
                    printf( &quot;%s\n&quot;, rd0.testBuf.report_word_error(1) );

                    break;


            case 7:
            case 8:
            //case 9:
                {
                    BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
                    //BRDC_printf(_BRDC(&quot;%s\n&quot;), rd0.testBuf.report_word_error());
                    printf( &quot;%s\n&quot;, rd0.testBuf.report_word_error(0) );

                    BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
                    //BRDC_printf(_BRDC(&quot;%s\n&quot;), rd0.testBuf.report_word_error());
                    printf( &quot;%s\n&quot;, rd0.testBuf.report_word_error(1) );

                    BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
                    //BRDC_printf(_BRDC(&quot;%s\n&quot;), rd0.testBuf.report_word_error());
                    printf( &quot;%s\n&quot;, rd0.testBuf.report_word_error(2) );

                    BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
                    //BRDC_printf(_BRDC(&quot;%s\n&quot;), rd0.testBuf.report_word_error());
                    printf( &quot;%s\n&quot;, rd0.testBuf.report_word_error(3) );


                };
                break;
            default:
                BRDC_printf( _BRDC(&quot;\nСписок ошибок: \n&quot;) ); // rd0.TotalError 
                //BRDC_printf(_BRDC(&quot;%s\n&quot;), rd0.testBuf.report_word_error());
                printf( &quot;%s\n&quot;, rd0.testBuf.report_word_error() );
                break;


        }


        BRDC_printf( _BRDC(&quot;\n Press any key\n&quot;) );
        getch();
    } else if( (rd0.BlockRd==0) &amp;&amp; (0==isRestart) )
    {
        BRDC_printf( _BRDC(&quot;\n\nERROR:  Данные не приняты \n&quot;) );
        BRDC_printf( _BRDC(&quot;\n\nПроверка завершена с ошибками \n&quot;) );

    }   else
    {
        BRDC_printf( _BRDC(&quot;\n\nПроверка завершена.  Ошибок нет \n&quot;) );

        //BRDC_printf( _BRDC(&quot;Скорость передачи: %d Мбит/с  ( %10.1f Мбайт/с ) \n&quot;), velocity, rd0.VelocityAvarage );
        //BRDC_printf( _BRDC(&quot;Скорость передачи: %10.4g Гбит/с  ( %10.1f Мбайт/с ) \n&quot;), velocity, rd0.VelocityAvarage );
    }


    if( isSdram0Test )
    {
        if( 0==sdram0.BlockError &amp;&amp; sdram0.BlockRd!=0 )
        {
            BRDC_printf( _BRDC(&quot;\n\nSODIMM 0 -   Ошибок нет \n&quot;) );
        } else if( 0==sdram0.BlockRd )
        {
            BRDC_printf( _BRDC(&quot;\n\nERROR:  SODIMM 0 - Данные не приняты \n&quot;) );
            
        } else 
        {
            BRDC_printf( _BRDC(&quot;\n\nERROR:  Ошибка тестирования SODIMM 0 \n&quot;) );
            BRDC_printf( _BRDC(&quot;\n\nSODIMM 0 -   Список ошибок: \n&quot;) );
            GetTestResult( 0x3C2 );
            BRDC_printf( _BRDC(&quot;\n\n&quot;) );
        }

    }

    if( isSdram1Test )
    {
        if( 0==sdram1.BlockError &amp;&amp; sdram1.BlockRd!=0 )
        {
            BRDC_printf( _BRDC(&quot;\n\nSODIMM 1 -   Ошибок нет \n&quot;) );
        } else if( 0==sdram1.BlockRd )
        {
            BRDC_printf( _BRDC(&quot;\n\nERROR:  SODIMM 1 - Данные не приняты \n&quot;) );
            
        } else 
        {
            BRDC_printf( _BRDC(&quot;\n\nERROR:  Ошибка тестирования SODIMM 1 \n&quot;) );
            BRDC_printf( _BRDC(&quot;\n\nSODIMM 1 -   Список ошибок: \n&quot;) );
            GetTestResult( 0x3D2 );
            BRDC_printf( _BRDC(&quot;\n\n&quot;) );
        }

    }

    if( isFdspMgtCheck )
    {
        if( 0==mgt.BlockError &amp;&amp; mgt.BlockRd!=0 )
        {
            BRDC_printf( _BRDC(&quot;\n\nFDSP_MGT -   Ошибок нет \n&quot;) );
        } else if( 0==mgt.BlockRd )
        {
            BRDC_printf( _BRDC(&quot;\n\nERROR: FDSP_MGT -   Данные не приняты \n&quot;) );
        } else 
        {
            BRDC_printf( _BRDC(&quot;\n\nERROR:  Ошибка тестирования FDSP_MGT  \n&quot;) );
            BRDC_printf( _BRDC(&quot;\n\nFDSP_MGT -   Список ошибок: \n&quot;) );
            GetTestResult( 0x3E2 );
            BRDC_printf( _BRDC(&quot;\n\n&quot;) );
        }
    }


    //// Вывод времени приёма блоков
    //BRDC_printf( _BRDC(&quot;\n\nВремя приёма блоков\n&quot;) );
    //U32 prev_time = m_TimeBlockStart;
    //for( int ii=0; ii&lt;m_TimeBlockIndex; ii++ )
    //{

    //  U32 rc_time = m_TimeBlockReceive[ii] - m_TimeBlockStart;
    //  U32 interval= m_TimeBlockReceive[ii] - prev_time;
    //  BRDC_printf( _BRDC( &quot;  %2d  %10d  %10d\n&quot;), ii, rc_time, interval );
    //  prev_time = m_TimeBlockReceive[ii];
    //}
    //

    BRDC_printf( _BRDC(&quot;\n\n&quot;) );
}

UINT  WINAPI    TF_TestStrm::ThreadFunc( LPVOID   lpvThreadParm )
{
    TF_TestStrm *test=(TF_TestStrm*)lpvThreadParm;
    UINT ret;
    if( !test )
        return 0;
    ret=test-&gt;Execute();
    return ret;
}

UINT  WINAPI    TF_TestStrm::ThreadFuncIsvi( LPVOID   lpvThreadParm )
{
    TF_TestStrm *test=(TF_TestStrm*)lpvThreadParm;
    UINT ret;
    if( !test )
        return 0;

    Sleep( 200 );
    ret=test-&gt;ExecuteIsvi();
    return ret;
}

UINT  WINAPI    TF_TestStrm::ThreadFuncCheck0( LPVOID   lpvThreadParm )
{
    TF_TestStrm *test=(TF_TestStrm*)lpvThreadParm;
    UINT ret;
    if( !test )
        return 0;
    ret=test-&gt;ExecuteCheck0();
    return ret;
}

UINT  WINAPI    TF_TestStrm::ThreadFuncCheck1( LPVOID   lpvThreadParm )
{
    TF_TestStrm *test=(TF_TestStrm*)lpvThreadParm;
    UINT ret;
    if( !test )
        return 0;
    ret=test-&gt;ExecuteCheck1();
    return ret;
}

UINT  WINAPI    TF_TestStrm::ThreadFuncCheck2( LPVOID   lpvThreadParm )
{
    TF_TestStrm *test=(TF_TestStrm*)lpvThreadParm;
    UINT ret;
    if( !test )
        return 0;
    ret=test-&gt;ExecuteCheck2();
    return ret;
}

UINT  WINAPI    TF_TestStrm::ThreadFuncCheck3( LPVOID   lpvThreadParm )
{
    TF_TestStrm *test=(TF_TestStrm*)lpvThreadParm;
    UINT ret;
    if( !test )
        return 0;
    ret=test-&gt;ExecuteCheck3();
    return ret;
}


//! Установка параметров по умолчанию
void TF_TestStrm::SetDefault( void )
{
    int ii=0;

    array_cfg[ii++]=STR_CFG(  0, &quot;isShowParam&quot;,         &quot;0&quot;, (U32*)&amp;isShowParam, &quot;1 - отображение параметров&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;CntBuffer&quot;,           &quot;16&quot;, (U32*)&amp;CntBuffer, &quot;число буферов стрима&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;CntBlockInBuffer&quot;,    &quot;512&quot;,  (U32*)&amp;CntBlockInBuffer, &quot;Число блоков в буфере&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SizeBlockOfWords&quot;,    &quot;2048&quot;,  (U32*)&amp;SizeBlockOfWords, &quot;Размер блока в словах&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;isCycle&quot;,             &quot;1&quot;,  (U32*)&amp;isCycle, &quot;1 - Циклический режим работы стрима&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;isRestart&quot;,           &quot;0&quot;,  (U32*)&amp;isRestart, &quot;1 - Перезапуск АЦП" );
    array_cfg[ii++]=STR_CFG(  0, &quot;isSystem&quot;,            &quot;0&quot;,  (U32*)&amp;isSystem, &quot;1 - выделение системной памяти&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;isAgreeMode&quot;,         &quot;0&quot;,  (U32*)&amp;isAgreeMode, &quot;1 - согласованный режим" );

    array_cfg[ii++]=STR_CFG(  0, &quot;trdNo&quot;,   &quot;4&quot;,  (U32*)&amp;trdNo, &quot;Номер тетрады" );
    array_cfg[ii++]=STR_CFG(  0, &quot;strmNo&quot;,  &quot;0&quot;,  (U32*)&amp;strmNo, &quot;Номер стрма" );
    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram&quot;, &quot;0&quot;,  (U32*)&amp;isSdram, &quot;1 - тетрада SDRAM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;SdramSource&quot;, &quot;0&quot;,  (U32*)&amp;SdramSource, &quot;Источник данных для SDRAM: 0 - АЦП, 1 - FDSP&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramTestSequence&quot;,   &quot;0&quot;,  (U32*)&amp;SdramTestSequence, &quot;0x100 - включение 256-ти разрядной тестовой последовательности на входе SDRAM&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramFullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;SdramFullSpeed, &quot;1 - включение работы на полной скорости, требует установки SdramTestSequence=0x100&quot; );



    array_cfg[ii++]=STR_CFG(  0, &quot;SdramFifoMode&quot;,   &quot;0&quot;,  (U32*)&amp;SdramFifoMode, &quot;1 - режим FIFO&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramFifoOutRestart&quot;, &quot;0&quot;,  (U32*)&amp;SdramFifoOutRestart, &quot; 1 - перезапуск только выходного FIFO тетрады TRD_DDR3x&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramAzBase&quot;, &quot;0&quot;,  (U32*)&amp;SdramAzBase, &quot;Начало активной зоны. &quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramAzSize&quot;, &quot;-1&quot;,  (U32*)&amp;SdramAzSize, &quot;Конец активной зоны. Если -1, то конец активной зоны определяется по размеру буфера стрима&quot; );
    
    
    array_cfg[ii++]=STR_CFG(  0, &quot;isDDC&quot;,   &quot;0&quot;,  (U32*)&amp;isDDC, &quot;1 - DDC, 0 - ADC&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;isTest&quot;,  &quot;0&quot;,  (U32*)&amp;isTest, &quot;0 - нет, 1 - проверка псевдослучайной последовательности, 2 - проверка тестовой последовательности&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;isMainTest&quot;,  &quot;0&quot;,  (U32*)&amp;isMainTest, &quot;1 - включение режима тестирования в тетраде MAIN&quot; );

    fnameAdcParam=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdcParam&quot;,    &quot;examadc.ini&quot;,  (U32*)&amp;fnameAdcParam, &quot;имя файла параметров для режима АЦП" );

    fnameDdcParam=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;DdcParam&quot;,    &quot;examddc.ini&quot;,  (U32*)&amp;fnameDdcParam, &quot;имя файла параметров для режима DDC&quot; );

    fnameAdmReg=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdmReg&quot;,      &quot;adcreg.ini&quot;,  (U32*)&amp;fnameAdmReg, &quot;имя файла регистров (выполняется после старта стрима)&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmReg&quot;,    &quot;0&quot;,  (U32*)&amp;isAdmReg, &quot;1 - разрешение записи регистров из файла AdmReg&quot; );

    fnameAdmReg2=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdmReg2&quot;,     &quot;adcreg2.ini&quot;,  (U32*)&amp;fnameAdmReg2, &quot;имя файла регистров (выполняется после старта стрима)&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmReg2&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmReg2, &quot;1 - разрешение записи регистров из файла AdmReg2&quot; );

    fnameIsvi=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;ISVI_FILE&quot;,   &quot;&quot;,  (U32*)&amp;fnameIsvi, &quot;имя файла данных ISVI&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;ISVI_HEADER&quot;, &quot;0&quot;,  (U32*)&amp;IsviHeaderMode, &quot;режим формирования суффикса ISVI, 0 - нет, 1 - DDC, 2 - ADC&quot; );


    array_cfg[ii++]=STR_CFG(  0, &quot;FifoRdy&quot;,     &quot;0&quot;,  (U32*)&amp;isFifoRdy, &quot;1 - генератор тестовой последовательности анализирует флаг готовности FIFO&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;Cnt1&quot;,    &quot;0&quot;,  (U32*)&amp;Cnt1, &quot;Число тактов записи в FIFO, 0 - постоянная запись в FIFO&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;Cnt2&quot;,    &quot;0&quot;,  (U32*)&amp;Cnt2, &quot;Число тактов паузы при записи в FIFO&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;DataType&quot;,    &quot;0&quot;,  (U32*)&amp;DataType, &quot;Тип данных при фиксированном типе блока, 6 - счётчик, 8 - псевдослучайная последовательность&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;DataFix&quot;, &quot;0&quot;,  (U32*)&amp;DataFix, &quot;1 - фиксированный тип блока, 0 - данные в блоке записят от номера блока" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isTestCtrl&quot;,  &quot;0&quot;,  (U32*)&amp;isTestCtrl, &quot;1 - подготовка тетрады TEST_CTRL&quot; );


    array_cfg[ii++]=STR_CFG(  0, &quot;TestSeq&quot;,         &quot;0&quot;,  (U32*)&amp;TestSeq, &quot;Значение регистра TEST_SEQ&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFMC&quot;,           &quot;0&quot;,  &amp;isFMC, &quot;Подготовка субмодуля FMC&quot; );


    DirName=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;DirName&quot;,     &quot;d:\\&quot;,  (U32*)&amp;DirName, &quot;путь файлов&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isWriteFile&quot;,         &quot;0&quot;,  &amp;isWriteFile, &quot;1 - запись в файл&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;DiskBufferMax&quot;,           &quot;0&quot;,  &amp;DiskBufferMax, &quot;общее число буферов записи&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;FileBufferMax&quot;,           &quot;0&quot;,  &amp;FileBufferMax, &quot;число буферов в одном файле" );

    array_cfg[ii++]=STR_CFG(  0, &quot;CHAN_IN&quot;,     &quot;0&quot;,  (U32*)&amp;maskChanIn,  &quot;разрешение каналов для приёма&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;CHAN_OUT&quot;,    &quot;0&quot;,  (U32*)&amp;maskChanOut, &quot;разрешение каналов для передачи&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;GEN&quot;, &quot;150000000&quot;,  (U32*)&amp;genValue, &quot;частота генератора [Гц]&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdsp&quot;,  &quot;0&quot;,  (U32*)&amp;isFdsp, &quot;1 - подготовка ПЛИС ЦОС" );

    m_sFdspPldBase=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;FdspPldBase&quot;,     &quot;&quot;, (U32*)&amp;m_sFdspPldBase, &quot;Имя файла базовой прошивки ПЛИС ЦОС" );


    array_cfg[ii++]=STR_CFG(  0, &quot;FDSP_CHECK_REG&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCheckReg, &quot;1 -прроверка обращения к регистрам ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspShowMgtErr&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspShowMgtErr, &quot; 1 -отображение счётчика ошибок MGT&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0Start&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh0Start, &quot;1 - разрешение передачи через канал 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0Prs&quot;, &quot;0&quot;,  (U32*)&amp;isAdmCh0Prs, &quot;1 - включение тестового режима для канала 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1Prs&quot;, &quot;0&quot;,  (U32*)&amp;isAdmCh1Prs, &quot;1 - включение тестового режима для канала 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh0Prs&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspCh0Prs, &quot;1 - включение тестового режима для канала 0 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1Start&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh1Start, &quot;1 - разрешение передачи через канал 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh1Prs&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspCh1Prs, &quot;1 - включение тестового режима для канала 1 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0FullSpeed&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh0FullSpeed, &quot;1 -включение максимальной скорости для канала 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1FullSpeed&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh1FullSpeed, &quot;1 - включение максимальной скорости для канала 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh0FullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCh0FullSpeed, &quot;1 - включение максимальной скорости для канала 0 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh1FullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCh1FullSpeed, &quot;1 - включение максимальной скорости для канала 1 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtCheck&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtCheck, &quot;1 - проверка потока данных на соответствие PSD256&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtReady&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtReady, &quot;1 - установка постоянной готовности к приёму по MGT&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspSysmon&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspSysmon, &quot;1 - чтение регистров системного монитора на ПЛИС ЦОС" );


    array_cfg[ii++]=STR_CFG(  0, &quot;isSdramEnable&quot;,   &quot;0&quot;,  (U32*)&amp;isSdramEnable, &quot;Инициализация SDRAM: 0 - нет, 1 - SODIMM0, 3 - SODIMM0 и SODIMM1&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram0Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram0Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram0TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram0Adr, &quot;Начальный адрес для проверки памяти&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram1Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram1Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram1TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram1Adr, &quot;Начальный адрес для проверки памяти&quot; );


    m_sAdcIni=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdcIni&quot;,      &quot;&quot;, (U32*)&amp;m_sAdcIni, &quot;Имя файла инициализации АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdcPrepare&quot;,    &quot;0&quot;,  (U32*)&amp;isAdcPrepare, &quot;1 - подготовка субмодуля АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;MaskMode0&quot;,   &quot;0x2018&quot;,  (U32*)&amp;m_MaskMode0, &quot;Маска для программирования регистра MODE0 при запуске" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isRemoteEnable&quot;,  &quot;0&quot;,  (U32*)&amp;m_isRemoteEnable, &quot;1 - разрешение установки соединения с удалённой ПЛИС&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFillAfterCheck&quot;,    &quot;0&quot;,  (U32*)&amp;m_isFillAfterCheck, &quot;1 - заполнение памяти после проверки&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isCheckCompletion&quot;,   &quot;0&quot;,  (U32*)&amp;m_isCheckCompletion, &quot;1 - проверка CompletionTimeout&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSimulink&quot;,  &quot;0&quot;,    (U32*)&amp;m_isSimulink, &quot;1 - подключение к Simulink&quot; );

    

    max_item=ii;

   {
    char str[1024];
    for( int ii=0; ii&lt;max_item; ii++ )
    {
        sprintf( str, &quot;%s  %s&quot;, array_cfg[ii].name, array_cfg[ii].def );
        GetParamFromStr( str );
    }


   }

}

//! Расчёт параметров
void TF_TestStrm::CalculateParams( void )
{
    SizeBlockOfBytes = SizeBlockOfWords * 4;                        // Размер блока в байтах
    SizeBuferOfBytes    = CntBlockInBuffer * SizeBlockOfBytes  ;    // Размер буфера в байтах
    SizeStreamOfBytes   = CntBuffer * SizeBuferOfBytes;             // Общий размер буфера стрима

    ShowParam();
}

//! Отображение параметров
void TF_TestStrm::ShowParam( void )
{

    if( 1==isShowParam )
    {
        TF_WorkParam::ShowParam();

        BRDC_printf( _BRDC(&quot;Общий размер буфера стрима: %d МБ\n\n&quot;), SizeStreamOfBytes/(1024*1024) );
    }

    if( isWriteFile )
    {
        __int64 file_size = SizeBuferOfBytes;
        file_size *=FileBufferMax;

        __int64 disk_size = SizeBuferOfBytes;
        disk_size *=DiskBufferMax;

        __int64 file_cnt = disk_size/file_size;
        __int64 file_cnt_x =disk_size%file_size;

        if( file_cnt_x )
            file_cnt++;

        file_size /=1024*1024;
        disk_size /=1024*1024;

        BRDC_printf( _BRDC( &quot;Размер одного файла:   %10I64d МБ\n&quot;), file_size );
        BRDC_printf( _BRDC( &quot;Общий размер данных:   %10I64d МБ\n&quot;), disk_size );
        BRDC_printf( _BRDC( &quot;Число  файлов:   %I64d \n\n&quot;), file_cnt );
    }
}


U32 TF_TestStrm::Execute( void )
{
    rd0.testBuf.buf_check_start( 32, 64 );

    
    if( isWriteFile )
        BufWriteStart();

    //Sleep( 100 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

    
    //if( 1==isFdspOutCh0 )
    /*
    {
        //pBrd-&gt;RegPokeInd( 8, 11, 0x17 ); // включение тестового режима FI0
        //pBrd-&gt;RegPokeInd( 8, 11, 0x07 );

        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );
    } 
    */
    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();


    U32 trd=4;
    
    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );


    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );

    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    Sleep( 1 );
    */

    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();

    /*
    if( isSdram0Test )
        Sdram0Start();

    if( isSdram0Test )
        Sdram1Start();
    */

    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x02 ); // разрешение анализа готовности FIFO в тетраде TRD_DDR3x
        //  pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        } else
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x01 ); // разрешение анализа готовности FIFO в тетраде TRD_FDSP
        }
    }


    U32 *ptrBuf0=pBrd-&gt;StreamGetBufByNum( rd0.Strm, 0 );

    m_TimeBlockStart=GetTickCount();

    pBrd-&gt;StreamStart( rd0.Strm );

    //{
    //  U32 mode3=pBrd-&gt;RegPeekInd( 5, 0x0B );
    //  //mode3|=0x40;
    //  mode3&amp;=~0x40;
    //  pBrd-&gt;RegPokeInd( 5, 0x0B, mode3 );
    //  BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n MODE3: 0x%.4X \n&quot;), mode3 );
    //}

    //Sleep(1);
    /*
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }
    */
    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        }
    }

    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0Enable();

    if( isAdmCh1Start )
        m_pFDSP-&gt;Ch1Enable();
    


    if( isTestCtrl )
    {
        StartTestCtrl();
    }


    if( isAdmReg2 )
        PrepareAdmReg( fnameAdmReg2, 0 );

    if( isFdsp )
        m_pFDSP-&gt;SetFullSpeedMode( isAdmCh0FullSpeed, isAdmCh1FullSpeed, isFdspCh0FullSpeed, isFdspCh1FullSpeed );

    if( isSdram0Test ) 
        Sdram0Start();

    if( isSdram1Test ) 
        Sdram1Start();

    //pBrd-&gt;RegPokeInd( 9, 0x10, 0x020 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );  

    
    //if( 1==isFdspOutCh0 )
    {
        /*
        pBrd-&gt;RegPokeInd( 8, 11, 0x17 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        */

        //pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        //pBrd-&gt;RegPokeInd( 9, 0x10, 0 );

        //pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС
      //pBrd-&gt;RegPokeInd( 9, 0, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС

        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        //pBrd-&gt;RegPokeInd( 8, 9, 0x100 );  // запуск потока из ПЛИС ЦОС
  } 

    if( isFdspMgtReady )
    {
        pBrd-&gt;RegPokeInd( 8, 0x3E0, 0x10 );
    }

    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 1  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }

    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }

    if( isAdcPrepare )
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( 4, 0, mode0 );
    }


    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 2  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }



    flagFirstBlock=0;
    rd0.time_last=rd0.time_start=GetTickCount();

    sdram0.time_last=sdram0.time_start=rd0.time_start;
    sdram1.time_last=sdram1.time_start=rd0.time_start;
    mgt.time_last=mgt.time_start=rd0.time_start;        

    U32 current_time;
    for( ; ; )
    {
        if( Terminate )
        {
            //printf( &quot;\nTerminate=%d\n&quot;, Terminate );
            break;
        }

        ReceiveData( &amp;rd0 );
        current_time = GetTickCount();
        CalculateVelocity( &amp;sdram0, current_time, 10000, 2 );
        CalculateVelocity( &amp;sdram1, current_time, 10000, 2 );
        CalculateVelocity( &amp;mgt, current_time, 10000, 1 );

        //Sleep( 100 );
    }

    if( isWriteFile )
        BufWriteStop();

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    if( isTestCtrl )
    {
        pBrd-&gt;RegPokeInd( 1, 0x1E, 0 );
        pBrd-&gt;RegPokeInd( 1, 0x1C, 0 );
    }


    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    Sleep( 1400 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );   
    

    lc_status=4;
    Sleep( 100 );
    return 1;
}




void TF_TestStrm::ReceiveData(  ParamExchange *pr )
{
    U32 *ptr;
    U32 *ptrBlock;
    U32 mode=0;
    mode |= pr-&gt;DataType&lt;&lt;8;
    mode |= pr-&gt;DataFix&lt;&lt;7;

    int ret;
    int kk;

    //pr-&gt;BlockRd++;
    //Sleep( 10 );
    //return;

    for( kk=0; kk&lt;16; kk++ )
    {

        if( Terminate )
        {
            break;
        }

        ret=pBrd-&gt;StreamGetBuf( pr-&gt;Strm, &amp;ptr );
        if( ret )
        { // Проверка буфера стрима

            if( m_TimeBlockIndex&lt;32 )
            {
                U32 curr_time = GetTickCount();
                m_TimeBlockReceive[m_TimeBlockIndex]=curr_time;
                m_TimeBlockIndex++;
            }

            m_ptrCurrentBlock = ptr;
            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_start();

            SetEvent( m_EventCheck0Start );
            //SetEvent( m_EventCheck1Start );
            //SetEvent( m_EventCheck2Start );
            //SetEvent( m_EventCheck3Start );

            if( 0==flagFirstBlock )
            {
                currentTime=rd0.time_last=rd0.time_start=GetTickCount();
                flagFirstBlock=1;

                FILE *outFile = fopen( &quot;first_data.bin&quot;, &quot;wb&quot; );
                fwrite(  ptr, 32768, 1, outFile );
                fclose( outFile );
            }

            if( isWriteFile )
            {
                ret=BufWrite( ptr, SizeBuferOfBytes );
                if( ret )
                    Stop();
            }

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                ptrBlock=ptr+ii*SizeBlockOfWords;
                if( isIsvi )
                    IsviStep( ptrBlock );

                if( 1==isTest )
                    pr-&gt;testBuf.buf_check_psd( ptrBlock, SizeBlockOfWords );
                    //int a=0;
                else if( 2==isTest )
                    pr-&gt;testBuf.buf_check( ptrBlock, pr-&gt;BlockRd, SizeBlockOfWords, BlockMode );
                else if( 6==isTest )
                    pr-&gt;testBuf.buf_check_psd128_low( ptrBlock, SizeBlockOfWords );
                else if( 7==isTest )
                {
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 0 );
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                }
                else if( 8==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                }
                else if( 9==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                    int ret;
                    ret=pr-&gt;testBuf.buf_check_cnt256_single( ptrBlock, SizeBlockOfWords );
                    //if( ret )
                    //  this-&gt;Stop();
                }
                pr-&gt;BlockRd++;
            }

             if( (6==isTest) || (7==isTest) || (8==isTest) )
             {
                int flag1=0;
                int flag2=0;
                int flag3=0;

                Sleep(1);

                HANDLE aHandle[4] = { m_EventCheck0Result, m_EventCheck1Result, m_EventCheck2Result, m_EventCheck3Result };

                for( ; ; )
                {
                    //int ret1=WaitForSingleObject( m_EventCheck1Result, 0 );
                    //int ret2=WaitForSingleObject( m_EventCheck2Result, 0 );
                    //int ret3=WaitForSingleObject( m_EventCheck3Result, 0 );
                    ret = WaitForMultipleObjects( 1, aHandle, TRUE, 200 );
                    if( Terminate )
                    {
                        break;
                    }
                    if( (WAIT_OBJECT_0&lt;=ret) &amp;&amp; ((WAIT_OBJECT_0+3)&gt;=ret) )
                    {
                        break;
                    }
                    //Sleep(1);
                }
             }


            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_step();

            if( m_isFillAfterCheck )
            {
                U32 *dst=ptr;
                for( int ii=0; ii&lt;SizeBlockOfWords*CntBlockInBuffer; ii++ )
                {
                    *ptr++=0xBBBBBBBB;
                }
            }


            if( isAgreeMode )
            {
                //getch();
                pBrd-&gt;StreamGetBufDone( pr-&gt;Strm );
            }

            if( (isRestart&gt;=1) &amp;&amp; (pr-&gt;BlockRd==(CntBuffer*CntBlockInBuffer) ) )
            {
                Sleep( 100 );
                if( 0==SdramFifoOutRestart )
                    pr-&gt;testBuf.restart();
                if( 1==isRestart )
                 RestartAdc();
                else if( 2==isRestart )
                    RestartTrd();
                else if( 3==isRestart )
                    RestartTrdAndSdram();
            }

        } else
        {
            //Sleep( 0 );
            pr-&gt;freeCycle++;
            break;
        }
    }
    Sleep( 0 );

    
    currentTime = GetTickCount();
    if( (currentTime - pr-&gt;time_last)&gt;4000 )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*SizeBlockOfBytes/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v;

        v = 1000.0*(pr-&gt;BlockRd)*SizeBlockOfBytes/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
        pr-&gt;freeCycleZ=pr-&gt;freeCycle;
        pr-&gt;freeCycle=0;
    
    }
    //Sleep(1);
    

}



U32 TF_TestStrm::ExecuteCheck0( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck0Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck0Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck1( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck1Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck1Result );
        }

    }

    return 0;
}

U32 TF_TestStrm::ExecuteCheck2( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck2Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck2Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck3( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck3Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck3Result );
        }

    }

    return 0;
}


void TF_TestStrm::PrepareAdm( void )
{
    U32 trd=trdNo;
    U32 ii;
    U32 id, id_mod, ver;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады\n&quot;) );


    id = pBrd-&gt;RegPeekInd( trd, 0x100 );
    id_mod = pBrd-&gt;RegPeekInd( trd, 0x101 );
    ver = pBrd-&gt;RegPeekInd( trd, 0x102 );

    //pBrd-&gt;RegPokeInd( trd, 0, 0x2038 );

    BRDC_printf( _BRDC(&quot;\nТетрада %d  ID: 0x%.2X MOD: %d  VER: %d.%d \n\n&quot;),
        trd, id, id_mod, (ver&gt;&gt;8) &amp; 0xFF, ver&amp;0xFF );

    BRDC_printf( _BRDC(&quot; Сброс тетрады TRD %2d &quot;), trd );
    pBrd-&gt;RegPokeInd( trd, 0, 1 );
    for( int ii=1; ii&lt;32; ii++ )
    {
        pBrd-&gt;RegPokeInd( trd, ii, 0 );
    }
    pBrd-&gt;RegPokeInd( trd, 0, 0 );
    BRDC_printf( _BRDC(&quot; - Ok\n&quot;) );


    {
        U32 reg2F0;
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x4383 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x000 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

    }

    //if( fnameDDS )
    //  PrepareDDS();


    if( isMainTest )
        PrepareMain();


    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( isTestCtrl )
        PrepareTestCtrl();
    

    //if( isFMC )
    //  PrepereFMC();

    if( isAdcPrepare )
        PrepareAdc( m_sAdcIni );

    if( isAdmReg )
        PrepareAdmReg( fnameAdmReg, 1 );

    if( 1==isSdram )
        PrepareDDR3();

    if(2==isSdram )
        PrepareSDRAM();

    if(4 == isSdram)
        PrepareDDR4();

    if( isFdsp )
        PrepareFDSP();

    IsviStatus=0;
    IsviCnt=0;
    isIsvi=0;
    if( fnameIsvi )
    {
        IsviStatus=1;
        isIsvi=1;
    }
    /*
    pBrd-&gt;RegPokeInd( trd, 25, 3 );
    pBrd-&gt;RegPokeInd( trd, 16, 3 );
    pBrd-&gt;RegPokeInd( trd, 0x13, 0);
    pBrd-&gt;RegPokeInd( trd, 28, 0 );
    */
    //pBrd-&gt;RegPokeInd( trd, 0x1B, 0x100 );

//      pBrd-&gt;RegPokeInd( trdSdram, 0, 1 );

    //PrepareSwitch();

}




//! Подготовка MAIN
void TF_TestStrm::PrepareMain( void )
{

    BRDC_printf( _BRDC(&quot;В тетраде MAIN установлен режим формирования псевдослучайной последовательности\n&quot;) );
    pBrd-&gt;RegPokeInd( 0, 12, 1 );  // Регистр TEST_MODE[0]=1 - режим формирования псевдослучайной последовательности
    pBrd-&gt;RegPokeInd( 0, 0, 2 );   // Сброс FIFO - перевод в начальное состояние
 Sleep( 1 );
    pBrd-&gt;RegPokeInd( 0, 0, 0 );
    Sleep( 1 );
}

void TF_TestStrm::IsviStep( U32* ptr )
{
    int ii;
    if( (1==IsviStatus) || (4==IsviStatus ) )
    {
        for( ii=0; ii&lt;SizeBlockOfWords; ii++ ) bufIsvi[ii]=ptr[ii];
        IsviStatus++;
    }
}

void TF_TestStrm::WriteFlagSinc(int flg, int isNewParam)
{
    int fs = -1;
    int val[2];

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    val[0] = flg;
    val[1] = isNewParam;
    write( fs, val, 8 );
    close( fs );
}

int  TF_TestStrm::ReadFlagSinc(void)
{
    int fs = -1;
    int flg;

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    read( fs, &amp;flg, 4 );
    close( fs );

    return flg;
}

void TF_TestStrm::WriteDataFile( U32 *pBuf, U32 sizew )
{
    char fname[256];
    sprintf( fname, &quot;%s.bin&quot;, fnameIsvi );
    int     fl = sopen(fname, O_WRONLY|O_BINARY|O_CREAT|O_TRUNC, SH_DENYNO, S_IWRITE|S_IREAD);
    U32     ii;

    if( fl==-1 )
    {
        return;
    }

    
    write( fl, pBuf, sizew*4 );

    write( fl, IsviHeaderStr, IsviHeaderLen );

    close( fl );
}


U32 TF_TestStrm::ExecuteIsvi( void )
{
    for( ; ; )
    {
        if( Terminate )
        {
            break;
        }


        int ii;
        int rr;
        switch( IsviStatus )
        {
            case 2: // Подготовка суффикса
                {
                    IsviHeaderStr[0]=0;
                    /*
                    switch( IsviHeaderMode )
                    {
                        case 1:  SetFileHeaderDdc( SizeBlockOfWords, IsviHeaderStr ); break;
                        case 2:  SetFileHeaderAdc( SizeBlockOfWords, IsviHeaderStr ); break;
                    }
                    */
                    IsviHeaderLen = strlen( IsviHeaderStr );
                    WriteFlagSinc(0,0);
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0xffffffff);

                    IsviCnt++;
                    IsviStatus=3;
                }
                break;

            case 3:
                {
                  rr=ReadFlagSinc();
                  if( 0==rr )
                      IsviStatus=4;

                }
                break;

            case 4:
                // Ожидание получения данных
                Sleep( 100 );
                break;

            case 5:
                {
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0 );
                    IsviStatus=3;
                    IsviCnt++;
                }
                break;

        }

        Sleep( 100 );
    }
    IsviStatus=100;
    return 0;
}

/*
//! Подготовка DDS
void TF_TestStrm::PrepareDDS( void )
{

    if( pDds )
        delete pDds;

    pDds = new TF_TestDDS( fnameDDS );
}
*/

#define TRD_CTRL 1

#define REG_MUX_CTRL  0x0F
#define REG_GEN_CNT1  0x1A
#define REG_GEN_CNT2  0x1B
#define REG_GEN_CTRL  0x1E
#define REG_GEN_SIZE  0x1F
#define TRD_DIO_IN    6
#define TRD_CTRL      1
//#define TRD_DIO_IN
//! Подготовка TEST_CTRL

void TF_TestStrm::PrepareTestCtrl( void )
{
    U32 trd=1;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады TEST_CTRL\n&quot;) );

    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( !isFifoRdy )
        BlockMode |=0x1000;

    U32 block_mode=BlockMode;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 1 );

          //U32 mode0=pBrd-&gt;RegPeekInd( TRD_DIO_IN, 0 );
         // pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 2 );

          Sleep( 1 );

          //pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_MUX_CTRL, 1 );

          U32  val=SizeBlockOfBytes/4096;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_SIZE, val );

          if( block_mode &amp; 0x80 )
          {
            BRDC_printf( _BRDC(&quot;Используется сокращённая тестовая последовательность\r\n&quot;) );
          } else
          {
            BRDC_printf( _BRDC(&quot;Используется полная тестовая последовательность\r\n&quot;) );
          }


          if( Cnt1 || Cnt2 )
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, Cnt1 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, Cnt2 );
            float sp=1907.348632812 * (Cnt1-1)/(Cnt1+Cnt2-2);
            BRDC_printf( _BRDC(&quot;Установлено ограничение скорости формирования потока:  %6.1f МБайт/с \r\nREG_CNT1=%d  REGH_CNT2=%d   \r\n&quot;), sp, Cnt1, Cnt2 );
            if( block_mode&amp;0x1000 )
            {
             BRDC_printf( _BRDC(&quot;Установлен режим без ожидания готовности FIFO\r\n\r\n&quot;) );
            } else
            {
             BRDC_printf( _BRDC(&quot;Установлено ожидание готовности FIFO \r\n\r\n&quot;)        );
            }
          }  else
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, 0 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, 0 );
            BRDC_printf( _BRDC(&quot;Установлено формирование потока на максимальной скорости: 1907 МБайт/с \r\nУстановлено ожидание готовности FIFO \r\n\r\n&quot;)        );
          }


}

//! Запуск TestCtrl
void TF_TestStrm::StartTestCtrl( void )
{

          U32 ctrl=0x20;
          ctrl|=BlockMode;
          if( Cnt1 || Cnt2 )
           ctrl|=0x40;

          if( !isFifoRdy )
              ctrl |=0x1000;
        //  ctrl&amp;= ~0x1000;
         //BRDC_printf( &quot;TEST_CTRL: REG_GEN_CTRL = 0x%.4X \r\n&quot;, ctrl );
                
         pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, ctrl );  // Запуск DIO_IN

         //U32 mode0=pBrd-&gt;RegPeekInd( 6, 0 );  
         //mode0 |=0x30;
         //pBrd-&gt;RegPokeInd( 6, 0, mode0 );     // Запуск DIO_IN


}

//! Подготовка SDRAM
void TF_TestStrm::PrepareSDRAM( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={3, 4, 5, 17, 18, 36, 40, 42, 30, 13};
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    U32     DDR2_trdNo = 5;

    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 

    //----------- Reading SPD data ---------------------------------------------
    //{
    //  U32 Bytes_Num;
    //  U32 val;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, 0);
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //  Bytes_Num=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  Bytes_Num&amp;=0xFF;
    //  for(ii=0;ii&lt;Bytes_Num;ii++)
    //  {
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii);
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //      val=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //      BRDC_printf(&quot;Byte %03d: - 0x%02X\n&quot;, ii, val &amp; 0xFF);
    //  }
    //}


    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    }
    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 mode1=0;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
                    columns=spd_data[1] &amp; 0xFF; // Num of columns
                    columns=(columns-8) &amp; 7;
                    rows=spd_data[0] &amp; 0xFF; // Num of Rows
                    rows=(rows-8) &amp; 7;
                    {
                            U32 bank_width;
        
                            if ((spd_data[3] &amp; 0xFF)==4)
                                    bank_width = 2;
                            else
                                    bank_width = 3;
        
                            bank_width &amp;= 0xFF; // Num of Banks
                            banks=(bank_width==2) ? 0 : 1;
                    }
        
                    ranks=spd_data[2] &amp; 0x3; // Num of Ranks
                    ranks=(ranks==0) ? 0 : 1;

                    mode1=(rows&lt;&lt;2) | (columns&lt;&lt;5) | (ranks&lt;&lt;8) | (banks&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         BRDC_printf(_BRDC(&quot;COLUMNS :\t\t%d;\nROWS    :\t\t%d;\nBANKS   :\t\t%d;\nRANKS   :\t\t%d;\n&quot;),
            spd_data[1] &amp; 0xFF, spd_data[0] &amp; 0xFF, spd_data[3] &amp; 0xFF, (spd_data[2] &amp; 0x3)+1);
        
         BRDC_printf(_BRDC(&quot;MODE1 :\t\t0x%X\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    {
        U32 CAS_latency;
        float Twr;
        U32 Twr_value;
        U32 latency_reg;

        if (spd_data[4] &amp; 0x8)
            CAS_latency = 3;
        else if (spd_data[4] &amp; 0x10)
            CAS_latency = 4;
        else if (spd_data[4] &amp; 0x20)
            CAS_latency = 5;
        else if (spd_data[4] &amp; 0x40)
            CAS_latency = 6;
        else
             BRDC_printf( _BRDC(&quot;ERROR!: Неверное значение СAS\r\n&quot;));

        Twr = ((spd_data[5] &amp; 0xFF) &gt;&gt; 2) + ((spd_data[5] &amp; 0x3) * 0.25);
//      Twr_value = (U32)ceil(Twr * 0.250);
//      latency_reg = (Twr_value&lt;&lt;4) | CAS_latency;
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_LATENCY_REG, latency_reg);    // CONF_REG
         BRDC_printf(_BRDC(&quot;Twr=%f ns\n&quot;), Twr);
    }

    

    //----------------------------------------------------------------------------
    {
        U32 CAS_latency;
        float Trfc;
        U32 Subfield_A;
        U32 Subfield_B;
        U32 Trfc_value;

        Subfield_A=spd_data[6] &amp; 1;
        Subfield_B=(spd_data[6] &gt;&gt; 1) &amp; 7;

        Trfc=256*Subfield_A;
        switch (Subfield_B)
        {
        case 0 :
            Trfc+=0.0;
            break;
        case 1 :
            Trfc+=0.25;
            break;
        case 2 :
            Trfc+=0.33;
            break;
        case 3 :
            Trfc+=0.5;
            break;
        case 4 :
            Trfc+=0.66;
            break;
        case 5 :
            Trfc+=0.75;
            break;

        default:
            ;
        }
        Trfc+=spd_data[7] &amp; 0xFF;

//      Trfc_value = (U32)ceil(Trfc * 0.250);
         BRDC_printf(_BRDC(&quot;Trfc=%f ns\n&quot;), Trfc);
    }

    //----------------------------------------------------------------------------
    {
        U32 Tras=spd_data[8] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Tras=%d ns\n&quot;), Tras);
    }
    //----------------------------------------------------------------------------
    {
        U32 prim_width=spd_data[9] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Primary SDRAM width x%d \n&quot;), prim_width);
    }
    ///----------------------------------------------------------------------------

    //return;
    
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
        

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x0);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x1);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0x100C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0x140C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0x300C);

    //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0x0300);


        /*
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x3);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x0);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x10, 0x3); // CHAN 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x13, 0x81);    // FSRC 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x14, 0x0); // FDVR 
        */

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
    



    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
    {
        U32 status;
        U32 loop=0;
        do
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;
            
            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 300 ); loop++;
        }while( !(status &amp; 0x800));
    }
     BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
    {
        U32 DDR2_mode0;
        DDR2_mode0=pBrd-&gt;RegPeekInd( DDR2_trdNo, TRDIND_MODE0);
        DDR2_mode0|=0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO
        DDR2_mode0&amp;=~0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO


        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 2 );  // Сброс FIFO
        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 0 );  // Сброс FIFO

    //return;

        DDR2_mode0|=0x0030;
        //DDR2_mode0|=0x0010;
        BRDC_printf( _BRDC(&quot;DDR_mode0: %.4X \n&quot;), DDR2_mode0 );

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  

        //pBrd-&gt;RegPokeInd( DDR2_trdNo, 0, 0x2038 );  // Запуск DIO_IN
        //pBrd-&gt;RegPokeInd(ADC_trdNo, TRDIND_MODE1, 0x80);  // Переключение тетрады ADC на тестовую последовательность 
    }


}

//! Подготовка DDR3
void TF_TestStrm::PrepareDDR3( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={ 4, 5, 7, 8, 10, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 26, 27, 28, 29 };
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    //U32       DDR2_trdNo = 5;
    U32     DDR2_trdNo = this-&gt;trdNo;

    //BRDC_printf( _BRDC( &quot;\nТетрада памяти: %d   &quot;), DDR2_trdNo );

    // Проверка идентификатора тетрады 
    {
        U32 trdId = pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x100 );
        if( (0x9B == trdId) || (0x8F==trdId) )
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Ok\n\n&quot;), trdId );
        } else
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Error\n\n&quot;), trdId );
            throw( _BRDC( &quot;Тетрада TRD_DDR3x не обнаружена&quot;));
        }
    }


    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 



    
    ////for( ii=0; ii&lt;16; ii++ )
    //int xx=0;
    //for( ii=4; ;  )
    //{
    //  U32 adr=3;
    //  U32 data;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii );
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2 );

    //  data=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  //printf( &quot;%5d 0x%.2X  \n&quot;, ii, data );
    //  printf( &quot;%5d 0x%.2X  \r&quot;, xx, data ); xx++;
    //  Sleep( 100 );
    //}
    //

    U32 status;
    //for( ; ; )
    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2);
        /*
        for( ; ; )
        {
            status = pBrd-&gt;RegPeekDir( DDR2_trdNo, 0 );
            if( status &amp; 1 )
                break;
            Sleep( 2 );

        }
        */
        
        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
        printf( &quot;%d SPD[%d] = 0x%.2X  %d \n&quot;, ii, spd_addr[ii], spd_data[ii], spd_data[ii] );
    }

    // Проверка наличия SPD или имитатора SPD
    {
        if( (0xFF==spd_data[0]) || (0xFF==spd_data[1]) || (0xFF==spd_data[2]) )
        {
            throw( _BRDC( &quot;Память не установлена") );
        }

    }

        U32 mode1=0;

    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
        U32 size;
        U32 primary_bus;
        U32 sdram_widht;

        switch( (spd_data[0]&gt;&gt;4) &amp; 0x7 )
        {
            case 0: banks = 3; break;
            case 1: banks = 4; break;
            case 2: banks = 5; break;
            case 3: banks = 6; break;
            default: banks=0; break;
        }
        
        switch(spd_data[0] &amp; 0xF )
        {
            case 0: size=256; break;
            case 1: size=512; break;
            case 2: size=1024; break;
            case 3: size=2048; break;
            case 4: size=4096; break;
            case 5: size=8192; break;
            case 6: size=16384; break;
            default: size=0;

        }

        switch( (spd_data[1]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: rows=12; break;
            case 1: rows=13; break;
            case 2: rows=14; break;
            case 3: rows=15; break;
            case 4: rows=16; break;
            default: rows=0; break;
        }
    
        switch( (spd_data[1] &amp; 0x7 ) )
        {
            case 0: columns=9; break;
            case 1: columns=10; break;
            case 2: columns=11; break;
            case 3: columns=12; break;
            default: columns=0; break;
        }
    
    
        switch( (spd_data[2]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: ranks=1; break;
            case 1: ranks=2; break;
            case 2: ranks=3; break;
            case 3: ranks=4; break;
            default: ranks=0; break;
        }
        
        switch( (spd_data[2]) &amp; 0x7 )
        {
            case 0: sdram_widht=4; break;
            case 1: sdram_widht=8; break;
            case 2: sdram_widht=16; break;
            case 3: sdram_widht=32; break;
            default: ranks=0; break;
        }
        switch( (spd_data[3]) &amp; 0x7 )
        {
            case 0: primary_bus=8; break;
            case 1: primary_bus=16; break;
            case 2: primary_bus=32; break;
            case 3: primary_bus=64; break;
            default: primary_bus=0; break;
        }

                    mode1=((rows-8)&lt;&lt;2)&amp;0x1C;
                    mode1|= ((columns-8)&lt;&lt;5) &amp; 0xE0;
                    mode1|= ((ranks-1)&lt;&lt;8) ;
                    mode1|= (1&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         U32 total_size=size/8*primary_bus/sdram_widht*ranks;
         BRDC_printf(_BRDC(&quot;\nCOLUMNS \t\t%d\nROWS    \t\t%d\nBANKS   \t\t%d\nRANKS   \t\t%d\nSDRAM SIZE   \t\t%d \nSDRAM WITH \t\t%d\nPRIMARY BUS \t\t%d\nTOTAL SIZE \t\t%d [MB]\n&quot;),
                columns, rows, banks, ranks, size, sdram_widht, primary_bus, total_size );


        
         BRDC_printf(_BRDC(&quot;\nMODE1 :\t\t0x%X\n\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    



        {
            U32 mode3=0;
            if( SdramSource )
                mode3|=1;
            if( SdramFullSpeed )
                mode3|=0x20;

            if( SdramFifoOutRestart )
                mode3|=0x100;

            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    // управление источником и режимом полной скорости
        }

        
        pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0C, SdramTestSequence  );   // 0x100 - включение тестового режима





    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
     for( int kk=0; ; kk++ )
    {
        U32 status;
        U32 loop=0;
        int flag_init=0;
        for( int jj=0; jj&lt;8; jj++ )
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;

            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 200 ); loop++;

            // Проверка чтения регистра STATUS
            {
                if( 0xFFFF == status )
                {
                    BRDC_printf( _BRDC(&quot;\n\n&quot;)); 
                    throw( _BRDC( &quot;STATUS=0xFFFF - Ошибка чтения регистра STATUS&quot;));
                }
            }

            if( status &amp; 0x800) 
            {
                flag_init=1;
                break;
            }
        }
        
        if( 1==flag_init )
        {
         BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
         break;
        } else
        {
            //throw( _BRDC(&quot;Не удалось инициализировать DDR память&quot;) );
            BRDC_printf( _BRDC(&quot;Restart: %kk                  \r&quot;), kk );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; ~0x20000 );  // CONF_REG
            Sleep( 400 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; 0x20000 );   // CONF_REG
        }
    }
    {




        if( 1==SdramFifoMode )
        { // Режим FIFO 
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

            //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x14 ); // Режим FIFO
            BRDC_printf( _BRDC(&quot;\r\nРежим FIFO\r\n&quot;)  );
        } else
        { // Режим с автоматическим чтением

            // Начало активной зоны
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, SdramAzBase &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, SdramAzBase &gt;&gt; 16 );

            U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
            U32 AzEnd;

            if( -1==SdramAzSize ) 
            {
                AzEnd= SdramAzBase + size - 1;
            } else
            {
                AzEnd= SdramAzBase + SdramAzSize*(1024/4) - 1;
            }

            SdramAzSizeOfKb = (AzEnd+1-SdramAzBase)/(256);
            BRDC_printf( _BRDC(&quot;\r\nРежим с автоматическим чтением\r\n&quot;)  );
            BRDC_printf( _BRDC(&quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot;), SdramAzBase  );
            BRDC_printf( _BRDC(&quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot;), AzEnd  );
            BRDC_printf( _BRDC(&quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot;), SdramAzSizeOfKb/1024, SdramAzSize );
            
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, AzEnd &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, AzEnd &gt;&gt; 16 );

        }
    

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 2 );  // Сброс FIFO

        if( SdramFifoOutRestart )
        {
            U32 mode3=0;
            mode3=pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x0B );    
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 | 0x200 );    // сброс входного FIFO
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    
        }

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 0 );  

    }


}


//! 
#define TRDIND_ID 0x100
#define TRDIND_INSTNUM 0x107
#define TRD_DDR4_ID 0xE7

int TF_TestStrm::PrepareDDR4( void )
{
    BRDCHAR log_out[1024];
    //int ret;

    U32 ii;
    U32 trdId;
    U32 trdInst;

    U32     spd_addr[] = { 2, 3, 4, 5, 12, 13 };
    U32     spd_data[sizeof( spd_addr ) / sizeof( U32 )];
    U32     confreg;

    ////Поиск тетрады TRD_DDR4
    //for (ii = 1; ii&lt;8; ii++)
    //{
    //  trdId = pBrd-&gt;RegPeekInd( ii, TRDIND_ID );
    //  if (trdId == TRD_DDR4_ID)
    //  {
    //      trdInst = pBrd-&gt;RegPeekInd( ii, TRDIND_INSTNUM );
    //      if (trdInst == m_SdramInst)
    //      {
    //          trdDDR4 = ii;
    //          break;
    //      }
    //  }
    //}

    //if (trdDDR4 == 0)
    //{
    //  BRDC_printf( _BRDC( &quot;ERROR : Тетрада DDR4 не нейдена \n&quot; ) );
    //  return -1;
    //}
    //else
    //  BRDC_printf( _BRDC( &quot;Номер тетрада DDR4 : %d\n&quot; ), trdDDR4 );

    U32 trdDDR4 = this-&gt;trdNo;

    // Сброс тетрады 
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 1 );
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 0 );

    //Чтение данных ПЗУ SPD

    for (ii = 0; ii&lt;sizeof( spd_addr ) / sizeof( U32 ); ii++)
    {
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_ADDR, spd_addr[ii] );
        //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_SPD_CTRL, 1);
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_CTRL, 2 );

        spd_data[ii] = pBrd-&gt;RegPeekInd( trdDDR4, TRDIND_SPD_DATA );
    }

    // Byte 2
    // Проверка типа памяти (DDR4 SDRAM - 0xC) 
    spd_data[0] &amp;= 0xFF;
    if (spd_data[0] != 0xC)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Неверный тип памяти (0x%X). Ожидается 0xC\r\n&quot; ), spd_data[0] );
        throw(log_out);
    }

    // Byte 3
    // Проверка типа модуля
    spd_data[1] &amp;= 0x7;
    if (spd_data[1] != 0x3)
    {
        switch (spd_data[1])
        {
        case 0x0:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UNDEFINED\&quot;\r\n&quot; ) );
            break;
        case 0x1:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;RDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x2:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x3: //тип модуля (SO-DIMM - 0x3)
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;SODIMM\&quot;\r\n&quot; ) );
            break;
        case 0x4:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;LRDIMM\&quot;\r\n&quot; ) );
            break;
        default: break;
        }
    }

    // Byte 4
    // Total SDRAM capacity, in megabits
    U32 sdram_capacity;
    switch (spd_data[2] &amp; 0xF)
    {
    case 0:
        sdram_capacity = 256;
        break;
    case 1:
        sdram_capacity = 512;
        break;
    case 2:
        sdram_capacity = 1024;
        break;
    case 3:
        sdram_capacity = 2048;
        break;
    case 4:
        sdram_capacity = 4096;
        break;
    case 5:
        sdram_capacity = 8198;
        break;
    case 6:
        sdram_capacity = 16384;
        break;
    case 7:
        sdram_capacity = 32768;
        break;
    case 8:
        sdram_capacity = 12288; // 12Gb
        break;
    case 9:
        sdram_capacity = 24576; // 24Gb
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти, Мбит):&quot; ), sdram_capacity );

    U32 bank_addr_bits = (spd_data[2] &gt;&gt; 4) &amp; 0x3;
    bank_addr_bits += 2;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса банка):&quot; ), bank_addr_bits );

    U32 bank_group_bits = (spd_data[2] &gt;&gt; 6) &amp; 0x3;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число груп банков):&quot; ), bank_group_bits );


    // Byte 5
    U32 col_addr_bits = spd_data[3] &amp; 0x7;
    col_addr_bits += 9;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса колонки):&quot; ), col_addr_bits );

    U32 row_addr_bits = (spd_data[3] &gt;&gt; 3) &amp; 0x7;
    row_addr_bits += 12;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса строки):&quot; ), row_addr_bits );


    // Byte 12
    // Организация модуля
    U32 sdram_width;
    switch (spd_data[4] &amp; 0x7)
    {
    case 0:
        sdram_width = 4;
        break;
    case 1:
        sdram_width = 8;
        break;
    case 2:
        sdram_width = 16;
        break;
    case 3:
        sdram_width = 32;
        break;
    default:;
    }
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины памяти):&quot; ), sdram_width );

    // Number of Package Panks per DIMM
    U32 ranks = (spd_data[4] &gt;&gt; 3) &amp; 0x7;
    ranks += 1;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число ранков):&quot; ), ranks );

    // Byte 13
    // Module Memory Bus Width
    U32 primary_bus_width;
    switch (spd_data[5] &amp; 0x7)
    {
    case 0:
        primary_bus_width = 8;
        break;
    case 1:
        primary_bus_width = 16;
        break;
    case 2:
        primary_bus_width = 32;
        break;
    case 3:
        primary_bus_width = 64;
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины модуля):&quot; ), primary_bus_width );

    U32 module_capacity = (sdram_capacity / 8)*(primary_bus_width / sdram_width)*ranks;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти модуля МБайт)&quot; ), module_capacity );

    //g_SdramSize = module_capacity * 262144;

    U32 mode1 = 0;
    mode1 |= ((row_addr_bits - 8) &amp; 0x7) &lt;&lt; 2;
    mode1 |= ((col_addr_bits - 8) &amp; 0x7) &lt;&lt; 5;
    mode1 |= (ranks == 1) ? 0 : 0x100;
    mode1 |= 0x2200;

    // Разрешение инициализации памяти
    //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_MODE1, 0);
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE1, mode1 );

    // Ожидание окончания инициализации памяти DDR4
    BRDC_printf( _BRDC( &quot;\n\t%-46s\n&quot; ), _BRDC( &quot;Инициализации модуля DDR4...&quot; ) );
    int attempt;
    int attempt_max = 100;
    U32 status;

    for (attempt = 0; attempt&lt;attempt_max; attempt++)
    {
        status = pBrd-&gt;RegPeekDir( trdDDR4, TRDREG_STATUS );

        if (status &amp; 0x800)
            break;
        else
            Sleep( 100 );
    }

    if (attempt == attempt_max)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Первышен интервал ожидания инициализации модуля DDR4\r\n&quot; ) );
        throw(log_out);
    }

    if (SdramFifoMode == 1)
    {
        // Установка режима FIFO
        U32 mode2 = 0x10; // FIFO_MODE
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );
        BRDC_printf( _BRDC( &quot;\t%-46s\n&quot; ), _BRDC( &quot;Режим FIFO&quot; ) );
    }
    else
    {
        // Режим активной зоны
        U32 mode2 = 0;
        //Установка блокировки сброса входного FIFO
        //mode2 |= (SdramFifoInRstBlock == 1) ? 0x100 : 0;
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );

        U32 azbase_reg_l = SdramAzBase &amp; 0xFFFF;
        U32 azbase_reg_h = (SdramAzBase &gt;&gt; 16) &amp; 0xFFFF;

        U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
        U32 AzEnd;

        if (-1 == SdramAzSize)
        {
            AzEnd = SdramAzBase + size - 1;
        }
        else
        {
            AzEnd = SdramAzBase + SdramAzSize*(1024 / 4) - 1;
        }

        SdramAzSizeOfKb = (AzEnd + 1 - SdramAzBase) / (256);
        BRDC_printf( _BRDC( &quot;\r\nРежим с автоматическим чтением\r\n&quot; ) );
        BRDC_printf( _BRDC( &quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot; ), SdramAzBase );
        BRDC_printf( _BRDC( &quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot; ), AzEnd );
        BRDC_printf( _BRDC( &quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;            <span class="keywordtype">double</span> wr_velocity = 1.0 * <a class="code" href="../../d3/d65/class_t_f___test_strm.html#adb931430561ceee30e21b09f9bbd83bf">SdramAzSizeOfKb</a> / 1024 / wr_time;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a85566787d675d133c8bea95d400077da">SdramWrVelocity</a> = wr_velocity;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a2d9c8263e0dd9a246d0d42edcc19eabd">SdramTimeWr</a>=wr_time;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afc7122902c436427974d3a297973cf80">isCheckSdramWrVelocity</a>=2; <span class="comment">// скорость измерена</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        }</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    }</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#af3ea17fc5f6f3d06bb85249ec54e380a">isFdspMgtCheck</a> &amp;&amp; 0==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a0fa83963d05392ab239391e1d66b23a0">Terminate</a> )</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    {</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        U32 row=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a53c8a33c87ef2a6f87d809d56cbe74b7">m_RowNumberMgt</a>;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a94749774832e6d6fe3528627771f7782">GetTestCurrent</a>( &amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a4d08390722567bc9aa8d0bdeab75828b">mgt</a>, 0x3E2 );</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;        sprintf( tname, <span class="stringliteral">&quot;FDSP_MGT&quot;</span> );</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 0,  tname );</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 1,  <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a4d08390722567bc9aa8d0bdeab75828b">mgt</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#ab7c12b6f9f68aeb8cc755cb7f9e388b2">BlockWr</a> );</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 2,  <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a4d08390722567bc9aa8d0bdeab75828b">mgt</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a70c2172dcad6f4fd04895a8e89f6f09f">BlockRd</a> );</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 3,  <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a4d08390722567bc9aa8d0bdeab75828b">mgt</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#ae84f13254bf7be80f31adca248cb7717">BlockOk</a> );</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 4,  <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a4d08390722567bc9aa8d0bdeab75828b">mgt</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a23c8bf960d20599d1a98b473a90de309">BlockError</a> );</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 5,  <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a4d08390722567bc9aa8d0bdeab75828b">mgt</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a96507757efb8860707eca169af95d7b3">VelocityCurrent</a>, <span class="stringliteral">&quot;%10.1f&quot;</span> );</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 6,  <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a4d08390722567bc9aa8d0bdeab75828b">mgt</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a68e88abfc197af07d06a853174aa07e6">VelocityAvarage</a>, <span class="stringliteral">&quot;%10.1f&quot;</span> );</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 7,  <span class="stringliteral">&quot;&quot;</span> );</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 8,  <span class="stringliteral">&quot;&quot;</span> );</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    }</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5aa935d767b8a77c07c4ae301f740f01">isFdspCheckReg</a> )</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    {</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae0f2014830ceb56aaa69b1ef4802865f">m_pFDSP</a>-&gt;CheckStep();</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        U32 block_ok, block_error, total_error;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae0f2014830ceb56aaa69b1ef4802865f">m_pFDSP</a>-&gt;CheckResult( block_ok, block_error, total_error, NULL );</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        status = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekDir( 8, 0 ) &amp; 0xFFFF;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    </div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        sprintf( tname, <span class="stringliteral">&quot;DSP REG&quot;</span>  );</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a10297fb0edea8498a83fc38184848ec9">m_RowNumberReg</a>, 0,  tname );</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a10297fb0edea8498a83fc38184848ec9">m_RowNumberReg</a>, 1,  <span class="stringliteral">&quot;&quot;</span> );</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a10297fb0edea8498a83fc38184848ec9">m_RowNumberReg</a>, 2,  <span class="stringliteral">&quot;&quot;</span> );</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a10297fb0edea8498a83fc38184848ec9">m_RowNumberReg</a>, 3,  block_ok );</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a10297fb0edea8498a83fc38184848ec9">m_RowNumberReg</a>, 4,  block_error );</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a10297fb0edea8498a83fc38184848ec9">m_RowNumberReg</a>, 5,  <span class="stringliteral">&quot;&quot;</span> );</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a10297fb0edea8498a83fc38184848ec9">m_RowNumberReg</a>, 6,  <span class="stringliteral">&quot;&quot;</span> );</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a10297fb0edea8498a83fc38184848ec9">m_RowNumberReg</a>, 7,  status, <span class="stringliteral">&quot; 0x%.4X&quot;</span> );</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a10297fb0edea8498a83fc38184848ec9">m_RowNumberReg</a>, 8,  <span class="stringliteral">&quot;&quot;</span> );</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    }</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a7f4911e79e8465f2a4dc995e15915602">isFdspShowMgtErr</a> )</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    {</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;        <span class="keywordflow">if</span>( 0==step_cnt )</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;        {</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;            U32 lc_err[8];</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;            U32 rm_err[8];</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae0f2014830ceb56aaa69b1ef4802865f">m_pFDSP</a>-&gt;GetMgtErr( lc_err, rm_err );</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;            sprintf( tname, <span class="stringliteral">&quot;LC ERR&quot;</span>  );</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;            <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a07062ac83059b13f79a7fc55eacd62a4">m_RowLcErr</a>, 0,  tname );</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;            sprintf( tname, <span class="stringliteral">&quot;RM ERR&quot;</span>  );</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;            <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aa90a7a9564b930e7ee6c21d89ccbddca">m_RowRmErr</a>, 0,  tname );</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;            <span class="keywordflow">for</span>( <span class="keywordtype">int</span> ii=0; ii&lt;8; ii++ )</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;            {</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;                <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a07062ac83059b13f79a7fc55eacd62a4">m_RowLcErr</a>, ii+1,  lc_err[ii] );</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;                <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aa90a7a9564b930e7ee6c21d89ccbddca">m_RowRmErr</a>, ii+1,  rm_err[ii] );</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;            }</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;        }</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;        step_cnt++;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;        <span class="keywordflow">if</span>( 10==step_cnt )</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;            step_cnt=0;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    }</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ac9ba2045a2af5f0a47e0fcd614b6f3dd">isFdspSysmon</a> )</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    {</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;        U32 stat;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;        <span class="keywordtype">float</span> temp;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae0f2014830ceb56aaa69b1ef4802865f">m_pFDSP</a>-&gt;GetSysmon( stat, temp );</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;        status = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekDir( 8, 0 ) &amp; 0xFFFF;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    </div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;        sprintf( tname, <span class="stringliteral">&quot;SYSMON&quot;</span>  );</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a9ce2fbab5dc9c35562fcca1930cfe21f">m_RowNumberSysmon</a>, 0,  tname );</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a9ce2fbab5dc9c35562fcca1930cfe21f">m_RowNumberSysmon</a>, 1,  temp, <span class="stringliteral">&quot; %4.1f&quot;</span> );</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a9ce2fbab5dc9c35562fcca1930cfe21f">m_RowNumberSysmon</a>, 2,  stat, <span class="stringliteral">&quot;0x%.2X&quot;</span> );</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a9ce2fbab5dc9c35562fcca1930cfe21f">m_RowNumberSysmon</a>, 3,  <span class="stringliteral">&quot;&quot;</span> );</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a9ce2fbab5dc9c35562fcca1930cfe21f">m_RowNumberSysmon</a>, 4,  <span class="stringliteral">&quot;&quot;</span> );</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a9ce2fbab5dc9c35562fcca1930cfe21f">m_RowNumberSysmon</a>, 5,  <span class="stringliteral">&quot;&quot;</span> );</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a9ce2fbab5dc9c35562fcca1930cfe21f">m_RowNumberSysmon</a>, 6,  <span class="stringliteral">&quot;&quot;</span> );</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a9ce2fbab5dc9c35562fcca1930cfe21f">m_RowNumberSysmon</a>, 7,  status, <span class="stringliteral">&quot; 0x%.4X&quot;</span> );</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a9ce2fbab5dc9c35562fcca1930cfe21f">m_RowNumberSysmon</a>, 8,  <span class="stringliteral">&quot;&quot;</span> );</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    }</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    </div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a4aa48f5c3f23fdf700023057f208598f">isSdram0Test</a> )</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    {</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;        </div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        U32 row=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a4d4658e0df34bc5a3e1db0c9d9540d39">m_RowNumberSdram0</a>;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a94749774832e6d6fe3528627771f7782">GetTestCurrent</a>( &amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a53eeae11a9087ad981467da81a0013e1">sdram0</a>, 0x3C2 );</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;        sprintf( tname, <span class="stringliteral">&quot;SODIMM 0&quot;</span>  );</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 0,  tname );</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 1,  <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a53eeae11a9087ad981467da81a0013e1">sdram0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#ab7c12b6f9f68aeb8cc755cb7f9e388b2">BlockWr</a> );</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 2,  <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a53eeae11a9087ad981467da81a0013e1">sdram0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a70c2172dcad6f4fd04895a8e89f6f09f">BlockRd</a> );</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 3,  <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a53eeae11a9087ad981467da81a0013e1">sdram0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#ae84f13254bf7be80f31adca248cb7717">BlockOk</a> );</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 4,  <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a53eeae11a9087ad981467da81a0013e1">sdram0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a23c8bf960d20599d1a98b473a90de309">BlockError</a> );</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 5,  <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a53eeae11a9087ad981467da81a0013e1">sdram0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a96507757efb8860707eca169af95d7b3">VelocityCurrent</a>, <span class="stringliteral">&quot;%10.1f&quot;</span> );</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 6,  <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a53eeae11a9087ad981467da81a0013e1">sdram0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a68e88abfc197af07d06a853174aa07e6">VelocityAvarage</a>, <span class="stringliteral">&quot;%10.1f&quot;</span> );</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 7,  status, <span class="stringliteral">&quot; 0x%.4X&quot;</span> );</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 8,  <span class="stringliteral">&quot;&quot;</span> );</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    }</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    </div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#abc2fb6ca42dd9d891bb4820a9ba1e2c3">isSdram1Test</a> )</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    {</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;        </div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;        U32 row=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a9dd4e0e9d934237c16024acd957881fc">m_RowNumberSdram1</a>;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a94749774832e6d6fe3528627771f7782">GetTestCurrent</a>( &amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a9f520fa2b93bc6cf773570b6ccfaa18c">sdram1</a>, 0x3D2 );</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;        sprintf( tname, <span class="stringliteral">&quot;SODIMM 1&quot;</span>  );</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 0,  tname );</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 1,  <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a9f520fa2b93bc6cf773570b6ccfaa18c">sdram1</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#ab7c12b6f9f68aeb8cc755cb7f9e388b2">BlockWr</a> );</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 2,  <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a9f520fa2b93bc6cf773570b6ccfaa18c">sdram1</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a70c2172dcad6f4fd04895a8e89f6f09f">BlockRd</a> );</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 3,  <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a9f520fa2b93bc6cf773570b6ccfaa18c">sdram1</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#ae84f13254bf7be80f31adca248cb7717">BlockOk</a> );</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 4,  <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a9f520fa2b93bc6cf773570b6ccfaa18c">sdram1</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a23c8bf960d20599d1a98b473a90de309">BlockError</a> );</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 5,  <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a9f520fa2b93bc6cf773570b6ccfaa18c">sdram1</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a96507757efb8860707eca169af95d7b3">VelocityCurrent</a>, <span class="stringliteral">&quot;%10.1f&quot;</span> );</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 6,  <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a9f520fa2b93bc6cf773570b6ccfaa18c">sdram1</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a68e88abfc197af07d06a853174aa07e6">VelocityAvarage</a>, <span class="stringliteral">&quot;%10.1f&quot;</span> );</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 7,  status, <span class="stringliteral">&quot; 0x%.4X&quot;</span> );</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 8,  <span class="stringliteral">&quot;&quot;</span> );</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    }</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    </div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad68a7f50b86a68c97ed4c5cec5d1dc80">m_isCheckCompletion</a> )</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    {</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;        U32 row=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a507b9d077eda401a6060ef3f3337c866">m_RowCompletion</a>;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;        U32 block4_0x12 = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;BlockRegRead( 4, 0x12 );</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;        U32 block4_0x13 = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;BlockRegRead( 4, 0x13 );</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;        U32 block5_0x12 = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;BlockRegRead( 4, 0x12 );</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;        U32 block5_0x13 = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;BlockRegRead( 4, 0x13 );</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;        sprintf( tname, <span class="stringliteral">&quot;Completion&quot;</span>  );</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 0,  tname );</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 1,  block4_0x12, <span class="stringliteral">&quot;0x%.8X&quot;</span> );</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 2,  block4_0x13, <span class="stringliteral">&quot;0x%.8X&quot;</span> );</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 3,  block5_0x12, <span class="stringliteral">&quot;0x%.8X&quot;</span> );</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 4,  block5_0x13, <span class="stringliteral">&quot;0x%.8X&quot;</span> );</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 5,  <span class="stringliteral">&quot;&quot;</span> );</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 6,  <span class="stringliteral">&quot;&quot;</span> );</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 7,  <span class="stringliteral">&quot;&quot;</span> );</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        <a class="code" href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a>( row, 8,  <span class="stringliteral">&quot;&quot;</span> );</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    }</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    U32 hour, min, sec;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    U32 _min, _sec;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    _sec = (<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a70eed7dd31f9321004828fe3b4f0332d">currentTime</a> - <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a5eb91a75f83c7d3a099715499fc51612">time_start</a>) / 1000;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    sec = _sec%60;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    _min = _sec/60;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    min = _min %60;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    hour = _min / 60;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <span class="keywordtype">double</span> _size = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a70c2172dcad6f4fd04895a8e89f6f09f">BlockRd</a>;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    _size *= <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aa4c0ea5cd29e3dc3a7039ead1fafb29c">SizeBlockOfBytes</a>;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    _size /=1024; <span class="comment">// kB</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    _size /=1024; <span class="comment">// Mb</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    _size /=1024; <span class="comment">// Gb</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    </div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    </div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;}</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a300339c4e7ee48fb8f47a9413a3681c0">  547</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a300339c4e7ee48fb8f47a9413a3681c0">TF_TestStrm::isComplete</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;{</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    <span class="comment">//if( (lc_status==4) &amp;&amp; (IsviStatus==100) )</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1e2b95a7f664e6caf127a4f1a7d5f91e">lc_status</a>==4 )</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    {</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;        printf( <span class="stringliteral">&quot;\n\nisComplete() - exit\n\n&quot;</span> );</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;        <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    }</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;}</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a89132a30ecb8b3674bf150db78ded023">  558</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a89132a30ecb8b3674bf150db78ded023">TF_TestStrm::GetResult</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;{</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <span class="comment">//if(pkg_in.BlockRd!=0 &amp;&amp; pkg_in.BlockError!=0)</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <span class="comment">//  BRDC_printf(&quot;%s\n&quot;, pkg_in.testBuf.report_word_error());</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <span class="comment">//U32 velocity = rd0.VelocityAvarage;</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    <span class="comment">//velocity *= 8;</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    <span class="keywordtype">double</span> velocity = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a68e88abfc197af07d06a853174aa07e6">VelocityAvarage</a>;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    velocity *= 8;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    velocity /= 1024;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    </div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <span class="keywordflow">if</span>( 2==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#afc7122902c436427974d3a297973cf80">isCheckSdramWrVelocity</a> )</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    {</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;        BRDC_printf( _BRDC( <span class="stringliteral">&quot;Время    записи в DDR: %10.3f с n&quot; ), SdramTimeWr );
        BRDC_printf( _BRDC( &quot;Скорость записи в DDR: %10.3f МБайт/с\n\n&quot; ), SdramWrVelocity );
    }



    if(  (rd0.BlockRd!=0 || 0!=isRestart) &amp;&amp; rd0.BlockError!=0)
    {
        BRDC_printf( _BRDC(&quot;\n\nПроверка завершена. \n&quot;) );

        //BRDC_printf( _BRDC(&quot;Скорость передачи: %d Мбит/с  ( %10.1f Мбайт/с ) \n&quot;), velocity, rd0.VelocityAvarage );
        //BRDC_printf( _BRDC(&quot;Скорость передачи: %10.4g Гбит/с  ( %10.1f Мбайт/с ) \n&quot;), velocity, rd0.VelocityAvarage );

        BRDC_printf( _BRDC(&quot;\n\nERROR: Число ошибок: %d\n&quot;), rd0.TotalError );

        switch( isTest )
        {
            case 6: // 128

                    BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
                    //BRDC_printf(_BRDC(&quot;%s\n&quot;), rd0.testBuf.report_word_error());
                    printf( &quot;%s\n&quot;, rd0.testBuf.report_word_error(0) );

                    BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
                    //BRDC_printf(_BRDC(&quot;%s\n&quot;), rd0.testBuf.report_word_error());
                    printf( &quot;%s\n&quot;, rd0.testBuf.report_word_error(1) );

                    break;


            case 7:
            case 8:
            //case 9:
                {
                    BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
                    //BRDC_printf(_BRDC(&quot;%s\n&quot;), rd0.testBuf.report_word_error());
                    printf( &quot;%s\n&quot;, rd0.testBuf.report_word_error(0) );

                    BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
                    //BRDC_printf(_BRDC(&quot;%s\n&quot;), rd0.testBuf.report_word_error());
                    printf( &quot;%s\n&quot;, rd0.testBuf.report_word_error(1) );

                    BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
                    //BRDC_printf(_BRDC(&quot;%s\n&quot;), rd0.testBuf.report_word_error());
                    printf( &quot;%s\n&quot;, rd0.testBuf.report_word_error(2) );

                    BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
                    //BRDC_printf(_BRDC(&quot;%s\n&quot;), rd0.testBuf.report_word_error());
                    printf( &quot;%s\n&quot;, rd0.testBuf.report_word_error(3) );


                };
                break;
            default:
                BRDC_printf( _BRDC(&quot;\nСписок ошибок: \n&quot;) ); // rd0.TotalError 
                //BRDC_printf(_BRDC(&quot;%s\n&quot;), rd0.testBuf.report_word_error());
                printf( &quot;%s\n&quot;, rd0.testBuf.report_word_error() );
                break;


        }


        BRDC_printf( _BRDC(&quot;\n Press any key\n&quot;) );
        getch();
    } else if( (rd0.BlockRd==0) &amp;&amp; (0==isRestart) )
    {
        BRDC_printf( _BRDC(&quot;\n\nERROR:  Данные не приняты \n&quot;) );
        BRDC_printf( _BRDC(&quot;\n\nПроверка завершена с ошибками \n&quot;) );

    }   else
    {
        BRDC_printf( _BRDC(&quot;\n\nПроверка завершена.  Ошибок нет \n&quot;) );

        //BRDC_printf( _BRDC(&quot;Скорость передачи: %d Мбит/с  ( %10.1f Мбайт/с ) \n&quot;), velocity, rd0.VelocityAvarage );
        //BRDC_printf( _BRDC(&quot;Скорость передачи: %10.4g Гбит/с  ( %10.1f Мбайт/с ) \n&quot;), velocity, rd0.VelocityAvarage );
    }


    if( isSdram0Test )
    {
        if( 0==sdram0.BlockError &amp;&amp; sdram0.BlockRd!=0 )
        {
            BRDC_printf( _BRDC(&quot;\n\nSODIMM 0 -   Ошибок нет \n&quot;) );
        } else if( 0==sdram0.BlockRd )
        {
            BRDC_printf( _BRDC(&quot;\n\nERROR:  SODIMM 0 - Данные не приняты \n&quot;) );
            
        } else 
        {
            BRDC_printf( _BRDC(&quot;\n\nERROR:  Ошибка тестирования SODIMM 0 \n&quot;) );
            BRDC_printf( _BRDC(&quot;\n\nSODIMM 0 -   Список ошибок: \n&quot;) );
            GetTestResult( 0x3C2 );
            BRDC_printf( _BRDC(&quot;\n\n&quot;) );
        }

    }

    if( isSdram1Test )
    {
        if( 0==sdram1.BlockError &amp;&amp; sdram1.BlockRd!=0 )
        {
            BRDC_printf( _BRDC(&quot;\n\nSODIMM 1 -   Ошибок нет \n&quot;) );
        } else if( 0==sdram1.BlockRd )
        {
            BRDC_printf( _BRDC(&quot;\n\nERROR:  SODIMM 1 - Данные не приняты \n&quot;) );
            
        } else 
        {
            BRDC_printf( _BRDC(&quot;\n\nERROR:  Ошибка тестирования SODIMM 1 \n&quot;) );
            BRDC_printf( _BRDC(&quot;\n\nSODIMM 1 -   Список ошибок: \n&quot;) );
            GetTestResult( 0x3D2 );
            BRDC_printf( _BRDC(&quot;\n\n&quot;) );
        }

    }

    if( isFdspMgtCheck )
    {
        if( 0==mgt.BlockError &amp;&amp; mgt.BlockRd!=0 )
        {
            BRDC_printf( _BRDC(&quot;\n\nFDSP_MGT -   Ошибок нет \n&quot;) );
        } else if( 0==mgt.BlockRd )
        {
            BRDC_printf( _BRDC(&quot;\n\nERROR: FDSP_MGT -   Данные не приняты \n&quot;) );
        } else 
        {
            BRDC_printf( _BRDC(&quot;\n\nERROR:  Ошибка тестирования FDSP_MGT  \n&quot;) );
            BRDC_printf( _BRDC(&quot;\n\nFDSP_MGT -   Список ошибок: \n&quot;) );
            GetTestResult( 0x3E2 );
            BRDC_printf( _BRDC(&quot;\n\n&quot;) );
        }
    }


    //// Вывод времени приёма блоков
    //BRDC_printf( _BRDC(&quot;\n\nВремя приёма блоков\n&quot;) );
    //U32 prev_time = m_TimeBlockStart;
    //for( int ii=0; ii&lt;m_TimeBlockIndex; ii++ )
    //{

    //  U32 rc_time = m_TimeBlockReceive[ii] - m_TimeBlockStart;
    //  U32 interval= m_TimeBlockReceive[ii] - prev_time;
    //  BRDC_printf( _BRDC( &quot;  %2d  %10d  %10d\n&quot;), ii, rc_time, interval );
    //  prev_time = m_TimeBlockReceive[ii];
    //}
    //

    BRDC_printf( _BRDC(&quot;\n\n&quot;) );
}

UINT  WINAPI    TF_TestStrm::ThreadFunc( LPVOID   lpvThreadParm )
{
    TF_TestStrm *test=(TF_TestStrm*)lpvThreadParm;
    UINT ret;
    if( !test )
        return 0;
    ret=test-&gt;Execute();
    return ret;
}

UINT  WINAPI    TF_TestStrm::ThreadFuncIsvi( LPVOID   lpvThreadParm )
{
    TF_TestStrm *test=(TF_TestStrm*)lpvThreadParm;
    UINT ret;
    if( !test )
        return 0;

    Sleep( 200 );
    ret=test-&gt;ExecuteIsvi();
    return ret;
}

UINT  WINAPI    TF_TestStrm::ThreadFuncCheck0( LPVOID   lpvThreadParm )
{
    TF_TestStrm *test=(TF_TestStrm*)lpvThreadParm;
    UINT ret;
    if( !test )
        return 0;
    ret=test-&gt;ExecuteCheck0();
    return ret;
}

UINT  WINAPI    TF_TestStrm::ThreadFuncCheck1( LPVOID   lpvThreadParm )
{
    TF_TestStrm *test=(TF_TestStrm*)lpvThreadParm;
    UINT ret;
    if( !test )
        return 0;
    ret=test-&gt;ExecuteCheck1();
    return ret;
}

UINT  WINAPI    TF_TestStrm::ThreadFuncCheck2( LPVOID   lpvThreadParm )
{
    TF_TestStrm *test=(TF_TestStrm*)lpvThreadParm;
    UINT ret;
    if( !test )
        return 0;
    ret=test-&gt;ExecuteCheck2();
    return ret;
}

UINT  WINAPI    TF_TestStrm::ThreadFuncCheck3( LPVOID   lpvThreadParm )
{
    TF_TestStrm *test=(TF_TestStrm*)lpvThreadParm;
    UINT ret;
    if( !test )
        return 0;
    ret=test-&gt;ExecuteCheck3();
    return ret;
}


//! Установка параметров по умолчанию
void TF_TestStrm::SetDefault( void )
{
    int ii=0;

    array_cfg[ii++]=STR_CFG(  0, &quot;isShowParam&quot;,         &quot;0&quot;, (U32*)&amp;isShowParam, &quot;1 - отображение параметров&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;CntBuffer&quot;,           &quot;16&quot;, (U32*)&amp;CntBuffer, &quot;число буферов стрима&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;CntBlockInBuffer&quot;,    &quot;512&quot;,  (U32*)&amp;CntBlockInBuffer, &quot;Число блоков в буфере&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SizeBlockOfWords&quot;,    &quot;2048&quot;,  (U32*)&amp;SizeBlockOfWords, &quot;Размер блока в словах&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;isCycle&quot;,             &quot;1&quot;,  (U32*)&amp;isCycle, &quot;1 - Циклический режим работы стрима&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;isRestart&quot;,           &quot;0&quot;,  (U32*)&amp;isRestart, &quot;1 - Перезапуск АЦП" );
    array_cfg[ii++]=STR_CFG(  0, &quot;isSystem&quot;,            &quot;0&quot;,  (U32*)&amp;isSystem, &quot;1 - выделение системной памяти&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;isAgreeMode&quot;,         &quot;0&quot;,  (U32*)&amp;isAgreeMode, &quot;1 - согласованный режим" );

    array_cfg[ii++]=STR_CFG(  0, &quot;trdNo&quot;,   &quot;4&quot;,  (U32*)&amp;trdNo, &quot;Номер тетрады" );
    array_cfg[ii++]=STR_CFG(  0, &quot;strmNo&quot;,  &quot;0&quot;,  (U32*)&amp;strmNo, &quot;Номер стрма" );
    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram&quot;, &quot;0&quot;,  (U32*)&amp;isSdram, &quot;1 - тетрада SDRAM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;SdramSource&quot;, &quot;0&quot;,  (U32*)&amp;SdramSource, &quot;Источник данных для SDRAM: 0 - АЦП, 1 - FDSP&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramTestSequence&quot;,   &quot;0&quot;,  (U32*)&amp;SdramTestSequence, &quot;0x100 - включение 256-ти разрядной тестовой последовательности на входе SDRAM&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramFullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;SdramFullSpeed, &quot;1 - включение работы на полной скорости, требует установки SdramTestSequence=0x100&quot; );



    array_cfg[ii++]=STR_CFG(  0, &quot;SdramFifoMode&quot;,   &quot;0&quot;,  (U32*)&amp;SdramFifoMode, &quot;1 - режим FIFO&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramFifoOutRestart&quot;, &quot;0&quot;,  (U32*)&amp;SdramFifoOutRestart, &quot; 1 - перезапуск только выходного FIFO тетрады TRD_DDR3x&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramAzBase&quot;, &quot;0&quot;,  (U32*)&amp;SdramAzBase, &quot;Начало активной зоны. &quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramAzSize&quot;, &quot;-1&quot;,  (U32*)&amp;SdramAzSize, &quot;Конец активной зоны. Если -1, то конец активной зоны определяется по размеру буфера стрима&quot; );
    
    
    array_cfg[ii++]=STR_CFG(  0, &quot;isDDC&quot;,   &quot;0&quot;,  (U32*)&amp;isDDC, &quot;1 - DDC, 0 - ADC&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;isTest&quot;,  &quot;0&quot;,  (U32*)&amp;isTest, &quot;0 - нет, 1 - проверка псевдослучайной последовательности, 2 - проверка тестовой последовательности&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;isMainTest&quot;,  &quot;0&quot;,  (U32*)&amp;isMainTest, &quot;1 - включение режима тестирования в тетраде MAIN&quot; );

    fnameAdcParam=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdcParam&quot;,    &quot;examadc.ini&quot;,  (U32*)&amp;fnameAdcParam, &quot;имя файла параметров для режима АЦП" );

    fnameDdcParam=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;DdcParam&quot;,    &quot;examddc.ini&quot;,  (U32*)&amp;fnameDdcParam, &quot;имя файла параметров для режима DDC&quot; );

    fnameAdmReg=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdmReg&quot;,      &quot;adcreg.ini&quot;,  (U32*)&amp;fnameAdmReg, &quot;имя файла регистров (выполняется после старта стрима)&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmReg&quot;,    &quot;0&quot;,  (U32*)&amp;isAdmReg, &quot;1 - разрешение записи регистров из файла AdmReg&quot; );

    fnameAdmReg2=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdmReg2&quot;,     &quot;adcreg2.ini&quot;,  (U32*)&amp;fnameAdmReg2, &quot;имя файла регистров (выполняется после старта стрима)&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmReg2&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmReg2, &quot;1 - разрешение записи регистров из файла AdmReg2&quot; );

    fnameIsvi=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;ISVI_FILE&quot;,   &quot;&quot;,  (U32*)&amp;fnameIsvi, &quot;имя файла данных ISVI&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;ISVI_HEADER&quot;, &quot;0&quot;,  (U32*)&amp;IsviHeaderMode, &quot;режим формирования суффикса ISVI, 0 - нет, 1 - DDC, 2 - ADC&quot; );


    array_cfg[ii++]=STR_CFG(  0, &quot;FifoRdy&quot;,     &quot;0&quot;,  (U32*)&amp;isFifoRdy, &quot;1 - генератор тестовой последовательности анализирует флаг готовности FIFO&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;Cnt1&quot;,    &quot;0&quot;,  (U32*)&amp;Cnt1, &quot;Число тактов записи в FIFO, 0 - постоянная запись в FIFO&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;Cnt2&quot;,    &quot;0&quot;,  (U32*)&amp;Cnt2, &quot;Число тактов паузы при записи в FIFO&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;DataType&quot;,    &quot;0&quot;,  (U32*)&amp;DataType, &quot;Тип данных при фиксированном типе блока, 6 - счётчик, 8 - псевдослучайная последовательность&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;DataFix&quot;, &quot;0&quot;,  (U32*)&amp;DataFix, &quot;1 - фиксированный тип блока, 0 - данные в блоке записят от номера блока" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isTestCtrl&quot;,  &quot;0&quot;,  (U32*)&amp;isTestCtrl, &quot;1 - подготовка тетрады TEST_CTRL&quot; );


    array_cfg[ii++]=STR_CFG(  0, &quot;TestSeq&quot;,         &quot;0&quot;,  (U32*)&amp;TestSeq, &quot;Значение регистра TEST_SEQ&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFMC&quot;,           &quot;0&quot;,  &amp;isFMC, &quot;Подготовка субмодуля FMC&quot; );


    DirName=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;DirName&quot;,     &quot;d:\\&quot;,  (U32*)&amp;DirName, &quot;путь файлов&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isWriteFile&quot;,         &quot;0&quot;,  &amp;isWriteFile, &quot;1 - запись в файл&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;DiskBufferMax&quot;,           &quot;0&quot;,  &amp;DiskBufferMax, &quot;общее число буферов записи&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;FileBufferMax&quot;,           &quot;0&quot;,  &amp;FileBufferMax, &quot;число буферов в одном файле" );

    array_cfg[ii++]=STR_CFG(  0, &quot;CHAN_IN&quot;,     &quot;0&quot;,  (U32*)&amp;maskChanIn,  &quot;разрешение каналов для приёма&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;CHAN_OUT&quot;,    &quot;0&quot;,  (U32*)&amp;maskChanOut, &quot;разрешение каналов для передачи&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;GEN&quot;, &quot;150000000&quot;,  (U32*)&amp;genValue, &quot;частота генератора [Гц]&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdsp&quot;,  &quot;0&quot;,  (U32*)&amp;isFdsp, &quot;1 - подготовка ПЛИС ЦОС" );

    m_sFdspPldBase=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;FdspPldBase&quot;,     &quot;&quot;, (U32*)&amp;m_sFdspPldBase, &quot;Имя файла базовой прошивки ПЛИС ЦОС" );


    array_cfg[ii++]=STR_CFG(  0, &quot;FDSP_CHECK_REG&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCheckReg, &quot;1 -прроверка обращения к регистрам ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspShowMgtErr&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspShowMgtErr, &quot; 1 -отображение счётчика ошибок MGT&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0Start&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh0Start, &quot;1 - разрешение передачи через канал 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0Prs&quot;, &quot;0&quot;,  (U32*)&amp;isAdmCh0Prs, &quot;1 - включение тестового режима для канала 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1Prs&quot;, &quot;0&quot;,  (U32*)&amp;isAdmCh1Prs, &quot;1 - включение тестового режима для канала 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh0Prs&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspCh0Prs, &quot;1 - включение тестового режима для канала 0 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1Start&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh1Start, &quot;1 - разрешение передачи через канал 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh1Prs&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspCh1Prs, &quot;1 - включение тестового режима для канала 1 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0FullSpeed&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh0FullSpeed, &quot;1 -включение максимальной скорости для канала 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1FullSpeed&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh1FullSpeed, &quot;1 - включение максимальной скорости для канала 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh0FullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCh0FullSpeed, &quot;1 - включение максимальной скорости для канала 0 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh1FullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCh1FullSpeed, &quot;1 - включение максимальной скорости для канала 1 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtCheck&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtCheck, &quot;1 - проверка потока данных на соответствие PSD256&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtReady&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtReady, &quot;1 - установка постоянной готовности к приёму по MGT&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspSysmon&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspSysmon, &quot;1 - чтение регистров системного монитора на ПЛИС ЦОС" );


    array_cfg[ii++]=STR_CFG(  0, &quot;isSdramEnable&quot;,   &quot;0&quot;,  (U32*)&amp;isSdramEnable, &quot;Инициализация SDRAM: 0 - нет, 1 - SODIMM0, 3 - SODIMM0 и SODIMM1&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram0Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram0Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram0TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram0Adr, &quot;Начальный адрес для проверки памяти&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram1Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram1Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram1TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram1Adr, &quot;Начальный адрес для проверки памяти&quot; );


    m_sAdcIni=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdcIni&quot;,      &quot;&quot;, (U32*)&amp;m_sAdcIni, &quot;Имя файла инициализации АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdcPrepare&quot;,    &quot;0&quot;,  (U32*)&amp;isAdcPrepare, &quot;1 - подготовка субмодуля АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;MaskMode0&quot;,   &quot;0x2018&quot;,  (U32*)&amp;m_MaskMode0, &quot;Маска для программирования регистра MODE0 при запуске" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isRemoteEnable&quot;,  &quot;0&quot;,  (U32*)&amp;m_isRemoteEnable, &quot;1 - разрешение установки соединения с удалённой ПЛИС&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFillAfterCheck&quot;,    &quot;0&quot;,  (U32*)&amp;m_isFillAfterCheck, &quot;1 - заполнение памяти после проверки&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isCheckCompletion&quot;,   &quot;0&quot;,  (U32*)&amp;m_isCheckCompletion, &quot;1 - проверка CompletionTimeout&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSimulink&quot;,  &quot;0&quot;,    (U32*)&amp;m_isSimulink, &quot;1 - подключение к Simulink&quot; );

    

    max_item=ii;

   {
    char str[1024];
    for( int ii=0; ii&lt;max_item; ii++ )
    {
        sprintf( str, &quot;%s  %s&quot;, array_cfg[ii].name, array_cfg[ii].def );
        GetParamFromStr( str );
    }


   }

}

//! Расчёт параметров
void TF_TestStrm::CalculateParams( void )
{
    SizeBlockOfBytes = SizeBlockOfWords * 4;                        // Размер блока в байтах
    SizeBuferOfBytes    = CntBlockInBuffer * SizeBlockOfBytes  ;    // Размер буфера в байтах
    SizeStreamOfBytes   = CntBuffer * SizeBuferOfBytes;             // Общий размер буфера стрима

    ShowParam();
}

//! Отображение параметров
void TF_TestStrm::ShowParam( void )
{

    if( 1==isShowParam )
    {
        TF_WorkParam::ShowParam();

        BRDC_printf( _BRDC(&quot;Общий размер буфера стрима: %d МБ\n\n&quot;), SizeStreamOfBytes/(1024*1024) );
    }

    if( isWriteFile )
    {
        __int64 file_size = SizeBuferOfBytes;
        file_size *=FileBufferMax;

        __int64 disk_size = SizeBuferOfBytes;
        disk_size *=DiskBufferMax;

        __int64 file_cnt = disk_size/file_size;
        __int64 file_cnt_x =disk_size%file_size;

        if( file_cnt_x )
            file_cnt++;

        file_size /=1024*1024;
        disk_size /=1024*1024;

        BRDC_printf( _BRDC( &quot;Размер одного файла:   %10I64d МБ\n&quot;), file_size );
        BRDC_printf( _BRDC( &quot;Общий размер данных:   %10I64d МБ\n&quot;), disk_size );
        BRDC_printf( _BRDC( &quot;Число  файлов:   %I64d \n\n&quot;), file_cnt );
    }
}


U32 TF_TestStrm::Execute( void )
{
    rd0.testBuf.buf_check_start( 32, 64 );

    
    if( isWriteFile )
        BufWriteStart();

    //Sleep( 100 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

    
    //if( 1==isFdspOutCh0 )
    /*
    {
        //pBrd-&gt;RegPokeInd( 8, 11, 0x17 ); // включение тестового режима FI0
        //pBrd-&gt;RegPokeInd( 8, 11, 0x07 );

        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );
    } 
    */
    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();


    U32 trd=4;
    
    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );


    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );

    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    Sleep( 1 );
    */

    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();

    /*
    if( isSdram0Test )
        Sdram0Start();

    if( isSdram0Test )
        Sdram1Start();
    */

    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x02 ); // разрешение анализа готовности FIFO в тетраде TRD_DDR3x
        //  pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        } else
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x01 ); // разрешение анализа готовности FIFO в тетраде TRD_FDSP
        }
    }


    U32 *ptrBuf0=pBrd-&gt;StreamGetBufByNum( rd0.Strm, 0 );

    m_TimeBlockStart=GetTickCount();

    pBrd-&gt;StreamStart( rd0.Strm );

    //{
    //  U32 mode3=pBrd-&gt;RegPeekInd( 5, 0x0B );
    //  //mode3|=0x40;
    //  mode3&amp;=~0x40;
    //  pBrd-&gt;RegPokeInd( 5, 0x0B, mode3 );
    //  BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n MODE3: 0x%.4X \n&quot;), mode3 );
    //}

    //Sleep(1);
    /*
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }
    */
    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        }
    }

    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0Enable();

    if( isAdmCh1Start )
        m_pFDSP-&gt;Ch1Enable();
    


    if( isTestCtrl )
    {
        StartTestCtrl();
    }


    if( isAdmReg2 )
        PrepareAdmReg( fnameAdmReg2, 0 );

    if( isFdsp )
        m_pFDSP-&gt;SetFullSpeedMode( isAdmCh0FullSpeed, isAdmCh1FullSpeed, isFdspCh0FullSpeed, isFdspCh1FullSpeed );

    if( isSdram0Test ) 
        Sdram0Start();

    if( isSdram1Test ) 
        Sdram1Start();

    //pBrd-&gt;RegPokeInd( 9, 0x10, 0x020 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );  

    
    //if( 1==isFdspOutCh0 )
    {
        /*
        pBrd-&gt;RegPokeInd( 8, 11, 0x17 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        */

        //pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        //pBrd-&gt;RegPokeInd( 9, 0x10, 0 );

        //pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС
      //pBrd-&gt;RegPokeInd( 9, 0, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС

        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        //pBrd-&gt;RegPokeInd( 8, 9, 0x100 );  // запуск потока из ПЛИС ЦОС
  } 

    if( isFdspMgtReady )
    {
        pBrd-&gt;RegPokeInd( 8, 0x3E0, 0x10 );
    }

    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 1  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }

    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }

    if( isAdcPrepare )
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( 4, 0, mode0 );
    }


    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 2  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }



    flagFirstBlock=0;
    rd0.time_last=rd0.time_start=GetTickCount();

    sdram0.time_last=sdram0.time_start=rd0.time_start;
    sdram1.time_last=sdram1.time_start=rd0.time_start;
    mgt.time_last=mgt.time_start=rd0.time_start;        

    U32 current_time;
    for( ; ; )
    {
        if( Terminate )
        {
            //printf( &quot;\nTerminate=%d\n&quot;, Terminate );
            break;
        }

        ReceiveData( &amp;rd0 );
        current_time = GetTickCount();
        CalculateVelocity( &amp;sdram0, current_time, 10000, 2 );
        CalculateVelocity( &amp;sdram1, current_time, 10000, 2 );
        CalculateVelocity( &amp;mgt, current_time, 10000, 1 );

        //Sleep( 100 );
    }

    if( isWriteFile )
        BufWriteStop();

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    if( isTestCtrl )
    {
        pBrd-&gt;RegPokeInd( 1, 0x1E, 0 );
        pBrd-&gt;RegPokeInd( 1, 0x1C, 0 );
    }


    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    Sleep( 1400 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );   
    

    lc_status=4;
    Sleep( 100 );
    return 1;
}




void TF_TestStrm::ReceiveData(  ParamExchange *pr )
{
    U32 *ptr;
    U32 *ptrBlock;
    U32 mode=0;
    mode |= pr-&gt;DataType&lt;&lt;8;
    mode |= pr-&gt;DataFix&lt;&lt;7;

    int ret;
    int kk;

    //pr-&gt;BlockRd++;
    //Sleep( 10 );
    //return;

    for( kk=0; kk&lt;16; kk++ )
    {

        if( Terminate )
        {
            break;
        }

        ret=pBrd-&gt;StreamGetBuf( pr-&gt;Strm, &amp;ptr );
        if( ret )
        { // Проверка буфера стрима

            if( m_TimeBlockIndex&lt;32 )
            {
                U32 curr_time = GetTickCount();
                m_TimeBlockReceive[m_TimeBlockIndex]=curr_time;
                m_TimeBlockIndex++;
            }

            m_ptrCurrentBlock = ptr;
            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_start();

            SetEvent( m_EventCheck0Start );
            //SetEvent( m_EventCheck1Start );
            //SetEvent( m_EventCheck2Start );
            //SetEvent( m_EventCheck3Start );

            if( 0==flagFirstBlock )
            {
                currentTime=rd0.time_last=rd0.time_start=GetTickCount();
                flagFirstBlock=1;

                FILE *outFile = fopen( &quot;first_data.bin&quot;, &quot;wb&quot; );
                fwrite(  ptr, 32768, 1, outFile );
                fclose( outFile );
            }

            if( isWriteFile )
            {
                ret=BufWrite( ptr, SizeBuferOfBytes );
                if( ret )
                    Stop();
            }

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                ptrBlock=ptr+ii*SizeBlockOfWords;
                if( isIsvi )
                    IsviStep( ptrBlock );

                if( 1==isTest )
                    pr-&gt;testBuf.buf_check_psd( ptrBlock, SizeBlockOfWords );
                    //int a=0;
                else if( 2==isTest )
                    pr-&gt;testBuf.buf_check( ptrBlock, pr-&gt;BlockRd, SizeBlockOfWords, BlockMode );
                else if( 6==isTest )
                    pr-&gt;testBuf.buf_check_psd128_low( ptrBlock, SizeBlockOfWords );
                else if( 7==isTest )
                {
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 0 );
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                }
                else if( 8==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                }
                else if( 9==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                    int ret;
                    ret=pr-&gt;testBuf.buf_check_cnt256_single( ptrBlock, SizeBlockOfWords );
                    //if( ret )
                    //  this-&gt;Stop();
                }
                pr-&gt;BlockRd++;
            }

             if( (6==isTest) || (7==isTest) || (8==isTest) )
             {
                int flag1=0;
                int flag2=0;
                int flag3=0;

                Sleep(1);

                HANDLE aHandle[4] = { m_EventCheck0Result, m_EventCheck1Result, m_EventCheck2Result, m_EventCheck3Result };

                for( ; ; )
                {
                    //int ret1=WaitForSingleObject( m_EventCheck1Result, 0 );
                    //int ret2=WaitForSingleObject( m_EventCheck2Result, 0 );
                    //int ret3=WaitForSingleObject( m_EventCheck3Result, 0 );
                    ret = WaitForMultipleObjects( 1, aHandle, TRUE, 200 );
                    if( Terminate )
                    {
                        break;
                    }
                    if( (WAIT_OBJECT_0&lt;=ret) &amp;&amp; ((WAIT_OBJECT_0+3)&gt;=ret) )
                    {
                        break;
                    }
                    //Sleep(1);
                }
             }


            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_step();

            if( m_isFillAfterCheck )
            {
                U32 *dst=ptr;
                for( int ii=0; ii&lt;SizeBlockOfWords*CntBlockInBuffer; ii++ )
                {
                    *ptr++=0xBBBBBBBB;
                }
            }


            if( isAgreeMode )
            {
                //getch();
                pBrd-&gt;StreamGetBufDone( pr-&gt;Strm );
            }

            if( (isRestart&gt;=1) &amp;&amp; (pr-&gt;BlockRd==(CntBuffer*CntBlockInBuffer) ) )
            {
                Sleep( 100 );
                if( 0==SdramFifoOutRestart )
                    pr-&gt;testBuf.restart();
                if( 1==isRestart )
                 RestartAdc();
                else if( 2==isRestart )
                    RestartTrd();
                else if( 3==isRestart )
                    RestartTrdAndSdram();
            }

        } else
        {
            //Sleep( 0 );
            pr-&gt;freeCycle++;
            break;
        }
    }
    Sleep( 0 );

    
    currentTime = GetTickCount();
    if( (currentTime - pr-&gt;time_last)&gt;4000 )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*SizeBlockOfBytes/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v;

        v = 1000.0*(pr-&gt;BlockRd)*SizeBlockOfBytes/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
        pr-&gt;freeCycleZ=pr-&gt;freeCycle;
        pr-&gt;freeCycle=0;
    
    }
    //Sleep(1);
    

}



U32 TF_TestStrm::ExecuteCheck0( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck0Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck0Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck1( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck1Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck1Result );
        }

    }

    return 0;
}

U32 TF_TestStrm::ExecuteCheck2( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck2Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck2Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck3( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck3Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck3Result );
        }

    }

    return 0;
}


void TF_TestStrm::PrepareAdm( void )
{
    U32 trd=trdNo;
    U32 ii;
    U32 id, id_mod, ver;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады\n&quot;) );


    id = pBrd-&gt;RegPeekInd( trd, 0x100 );
    id_mod = pBrd-&gt;RegPeekInd( trd, 0x101 );
    ver = pBrd-&gt;RegPeekInd( trd, 0x102 );

    //pBrd-&gt;RegPokeInd( trd, 0, 0x2038 );

    BRDC_printf( _BRDC(&quot;\nТетрада %d  ID: 0x%.2X MOD: %d  VER: %d.%d \n\n&quot;),
        trd, id, id_mod, (ver&gt;&gt;8) &amp; 0xFF, ver&amp;0xFF );

    BRDC_printf( _BRDC(&quot; Сброс тетрады TRD %2d &quot;), trd );
    pBrd-&gt;RegPokeInd( trd, 0, 1 );
    for( int ii=1; ii&lt;32; ii++ )
    {
        pBrd-&gt;RegPokeInd( trd, ii, 0 );
    }
    pBrd-&gt;RegPokeInd( trd, 0, 0 );
    BRDC_printf( _BRDC(&quot; - Ok\n&quot;) );


    {
        U32 reg2F0;
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x4383 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x000 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

    }

    //if( fnameDDS )
    //  PrepareDDS();


    if( isMainTest )
        PrepareMain();


    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( isTestCtrl )
        PrepareTestCtrl();
    

    //if( isFMC )
    //  PrepereFMC();

    if( isAdcPrepare )
        PrepareAdc( m_sAdcIni );

    if( isAdmReg )
        PrepareAdmReg( fnameAdmReg, 1 );

    if( 1==isSdram )
        PrepareDDR3();

    if(2==isSdram )
        PrepareSDRAM();

    if(4 == isSdram)
        PrepareDDR4();

    if( isFdsp )
        PrepareFDSP();

    IsviStatus=0;
    IsviCnt=0;
    isIsvi=0;
    if( fnameIsvi )
    {
        IsviStatus=1;
        isIsvi=1;
    }
    /*
    pBrd-&gt;RegPokeInd( trd, 25, 3 );
    pBrd-&gt;RegPokeInd( trd, 16, 3 );
    pBrd-&gt;RegPokeInd( trd, 0x13, 0);
    pBrd-&gt;RegPokeInd( trd, 28, 0 );
    */
    //pBrd-&gt;RegPokeInd( trd, 0x1B, 0x100 );

//      pBrd-&gt;RegPokeInd( trdSdram, 0, 1 );

    //PrepareSwitch();

}




//! Подготовка MAIN
void TF_TestStrm::PrepareMain( void )
{

    BRDC_printf( _BRDC(&quot;В тетраде MAIN установлен режим формирования псевдослучайной последовательности\n&quot;) );
    pBrd-&gt;RegPokeInd( 0, 12, 1 );  // Регистр TEST_MODE[0]=1 - режим формирования псевдослучайной последовательности
    pBrd-&gt;RegPokeInd( 0, 0, 2 );   // Сброс FIFO - перевод в начальное состояние
 Sleep( 1 );
    pBrd-&gt;RegPokeInd( 0, 0, 0 );
    Sleep( 1 );
}

void TF_TestStrm::IsviStep( U32* ptr )
{
    int ii;
    if( (1==IsviStatus) || (4==IsviStatus ) )
    {
        for( ii=0; ii&lt;SizeBlockOfWords; ii++ ) bufIsvi[ii]=ptr[ii];
        IsviStatus++;
    }
}

void TF_TestStrm::WriteFlagSinc(int flg, int isNewParam)
{
    int fs = -1;
    int val[2];

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    val[0] = flg;
    val[1] = isNewParam;
    write( fs, val, 8 );
    close( fs );
}

int  TF_TestStrm::ReadFlagSinc(void)
{
    int fs = -1;
    int flg;

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    read( fs, &amp;flg, 4 );
    close( fs );

    return flg;
}

void TF_TestStrm::WriteDataFile( U32 *pBuf, U32 sizew )
{
    char fname[256];
    sprintf( fname, &quot;%s.bin&quot;, fnameIsvi );
    int     fl = sopen(fname, O_WRONLY|O_BINARY|O_CREAT|O_TRUNC, SH_DENYNO, S_IWRITE|S_IREAD);
    U32     ii;

    if( fl==-1 )
    {
        return;
    }

    
    write( fl, pBuf, sizew*4 );

    write( fl, IsviHeaderStr, IsviHeaderLen );

    close( fl );
}


U32 TF_TestStrm::ExecuteIsvi( void )
{
    for( ; ; )
    {
        if( Terminate )
        {
            break;
        }


        int ii;
        int rr;
        switch( IsviStatus )
        {
            case 2: // Подготовка суффикса
                {
                    IsviHeaderStr[0]=0;
                    /*
                    switch( IsviHeaderMode )
                    {
                        case 1:  SetFileHeaderDdc( SizeBlockOfWords, IsviHeaderStr ); break;
                        case 2:  SetFileHeaderAdc( SizeBlockOfWords, IsviHeaderStr ); break;
                    }
                    */
                    IsviHeaderLen = strlen( IsviHeaderStr );
                    WriteFlagSinc(0,0);
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0xffffffff);

                    IsviCnt++;
                    IsviStatus=3;
                }
                break;

            case 3:
                {
                  rr=ReadFlagSinc();
                  if( 0==rr )
                      IsviStatus=4;

                }
                break;

            case 4:
                // Ожидание получения данных
                Sleep( 100 );
                break;

            case 5:
                {
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0 );
                    IsviStatus=3;
                    IsviCnt++;
                }
                break;

        }

        Sleep( 100 );
    }
    IsviStatus=100;
    return 0;
}

/*
//! Подготовка DDS
void TF_TestStrm::PrepareDDS( void )
{

    if( pDds )
        delete pDds;

    pDds = new TF_TestDDS( fnameDDS );
}
*/

#define TRD_CTRL 1

#define REG_MUX_CTRL  0x0F
#define REG_GEN_CNT1  0x1A
#define REG_GEN_CNT2  0x1B
#define REG_GEN_CTRL  0x1E
#define REG_GEN_SIZE  0x1F
#define TRD_DIO_IN    6
#define TRD_CTRL      1
//#define TRD_DIO_IN
//! Подготовка TEST_CTRL

void TF_TestStrm::PrepareTestCtrl( void )
{
    U32 trd=1;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады TEST_CTRL\n&quot;) );

    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( !isFifoRdy )
        BlockMode |=0x1000;

    U32 block_mode=BlockMode;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 1 );

          //U32 mode0=pBrd-&gt;RegPeekInd( TRD_DIO_IN, 0 );
         // pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 2 );

          Sleep( 1 );

          //pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_MUX_CTRL, 1 );

          U32  val=SizeBlockOfBytes/4096;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_SIZE, val );

          if( block_mode &amp; 0x80 )
          {
            BRDC_printf( _BRDC(&quot;Используется сокращённая тестовая последовательность\r\n&quot;) );
          } else
          {
            BRDC_printf( _BRDC(&quot;Используется полная тестовая последовательность\r\n&quot;) );
          }


          if( Cnt1 || Cnt2 )
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, Cnt1 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, Cnt2 );
            float sp=1907.348632812 * (Cnt1-1)/(Cnt1+Cnt2-2);
            BRDC_printf( _BRDC(&quot;Установлено ограничение скорости формирования потока:  %6.1f МБайт/с \r\nREG_CNT1=%d  REGH_CNT2=%d   \r\n&quot;), sp, Cnt1, Cnt2 );
            if( block_mode&amp;0x1000 )
            {
             BRDC_printf( _BRDC(&quot;Установлен режим без ожидания готовности FIFO\r\n\r\n&quot;) );
            } else
            {
             BRDC_printf( _BRDC(&quot;Установлено ожидание готовности FIFO \r\n\r\n&quot;)        );
            }
          }  else
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, 0 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, 0 );
            BRDC_printf( _BRDC(&quot;Установлено формирование потока на максимальной скорости: 1907 МБайт/с \r\nУстановлено ожидание готовности FIFO \r\n\r\n&quot;)        );
          }


}

//! Запуск TestCtrl
void TF_TestStrm::StartTestCtrl( void )
{

          U32 ctrl=0x20;
          ctrl|=BlockMode;
          if( Cnt1 || Cnt2 )
           ctrl|=0x40;

          if( !isFifoRdy )
              ctrl |=0x1000;
        //  ctrl&amp;= ~0x1000;
         //BRDC_printf( &quot;TEST_CTRL: REG_GEN_CTRL = 0x%.4X \r\n&quot;, ctrl );
                
         pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, ctrl );  // Запуск DIO_IN

         //U32 mode0=pBrd-&gt;RegPeekInd( 6, 0 );  
         //mode0 |=0x30;
         //pBrd-&gt;RegPokeInd( 6, 0, mode0 );     // Запуск DIO_IN


}

//! Подготовка SDRAM
void TF_TestStrm::PrepareSDRAM( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={3, 4, 5, 17, 18, 36, 40, 42, 30, 13};
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    U32     DDR2_trdNo = 5;

    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 

    //----------- Reading SPD data ---------------------------------------------
    //{
    //  U32 Bytes_Num;
    //  U32 val;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, 0);
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //  Bytes_Num=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  Bytes_Num&amp;=0xFF;
    //  for(ii=0;ii&lt;Bytes_Num;ii++)
    //  {
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii);
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //      val=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //      BRDC_printf(&quot;Byte %03d: - 0x%02X\n&quot;, ii, val &amp; 0xFF);
    //  }
    //}


    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    }
    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 mode1=0;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
                    columns=spd_data[1] &amp; 0xFF; // Num of columns
                    columns=(columns-8) &amp; 7;
                    rows=spd_data[0] &amp; 0xFF; // Num of Rows
                    rows=(rows-8) &amp; 7;
                    {
                            U32 bank_width;
        
                            if ((spd_data[3] &amp; 0xFF)==4)
                                    bank_width = 2;
                            else
                                    bank_width = 3;
        
                            bank_width &amp;= 0xFF; // Num of Banks
                            banks=(bank_width==2) ? 0 : 1;
                    }
        
                    ranks=spd_data[2] &amp; 0x3; // Num of Ranks
                    ranks=(ranks==0) ? 0 : 1;

                    mode1=(rows&lt;&lt;2) | (columns&lt;&lt;5) | (ranks&lt;&lt;8) | (banks&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         BRDC_printf(_BRDC(&quot;COLUMNS :\t\t%d;\nROWS    :\t\t%d;\nBANKS   :\t\t%d;\nRANKS   :\t\t%d;\n&quot;),
            spd_data[1] &amp; 0xFF, spd_data[0] &amp; 0xFF, spd_data[3] &amp; 0xFF, (spd_data[2] &amp; 0x3)+1);
        
         BRDC_printf(_BRDC(&quot;MODE1 :\t\t0x%X\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    {
        U32 CAS_latency;
        float Twr;
        U32 Twr_value;
        U32 latency_reg;

        if (spd_data[4] &amp; 0x8)
            CAS_latency = 3;
        else if (spd_data[4] &amp; 0x10)
            CAS_latency = 4;
        else if (spd_data[4] &amp; 0x20)
            CAS_latency = 5;
        else if (spd_data[4] &amp; 0x40)
            CAS_latency = 6;
        else
             BRDC_printf( _BRDC(&quot;ERROR!: Неверное значение СAS\r\n&quot;));

        Twr = ((spd_data[5] &amp; 0xFF) &gt;&gt; 2) + ((spd_data[5] &amp; 0x3) * 0.25);
//      Twr_value = (U32)ceil(Twr * 0.250);
//      latency_reg = (Twr_value&lt;&lt;4) | CAS_latency;
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_LATENCY_REG, latency_reg);    // CONF_REG
         BRDC_printf(_BRDC(&quot;Twr=%f ns\n&quot;), Twr);
    }

    

    //----------------------------------------------------------------------------
    {
        U32 CAS_latency;
        float Trfc;
        U32 Subfield_A;
        U32 Subfield_B;
        U32 Trfc_value;

        Subfield_A=spd_data[6] &amp; 1;
        Subfield_B=(spd_data[6] &gt;&gt; 1) &amp; 7;

        Trfc=256*Subfield_A;
        switch (Subfield_B)
        {
        case 0 :
            Trfc+=0.0;
            break;
        case 1 :
            Trfc+=0.25;
            break;
        case 2 :
            Trfc+=0.33;
            break;
        case 3 :
            Trfc+=0.5;
            break;
        case 4 :
            Trfc+=0.66;
            break;
        case 5 :
            Trfc+=0.75;
            break;

        default:
            ;
        }
        Trfc+=spd_data[7] &amp; 0xFF;

//      Trfc_value = (U32)ceil(Trfc * 0.250);
         BRDC_printf(_BRDC(&quot;Trfc=%f ns\n&quot;), Trfc);
    }

    //----------------------------------------------------------------------------
    {
        U32 Tras=spd_data[8] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Tras=%d ns\n&quot;), Tras);
    }
    //----------------------------------------------------------------------------
    {
        U32 prim_width=spd_data[9] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Primary SDRAM width x%d \n&quot;), prim_width);
    }
    ///----------------------------------------------------------------------------

    //return;
    
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
        

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x0);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x1);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0x100C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0x140C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0x300C);

    //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0x0300);


        /*
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x3);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x0);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x10, 0x3); // CHAN 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x13, 0x81);    // FSRC 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x14, 0x0); // FDVR 
        */

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
    



    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
    {
        U32 status;
        U32 loop=0;
        do
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;
            
            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 300 ); loop++;
        }while( !(status &amp; 0x800));
    }
     BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
    {
        U32 DDR2_mode0;
        DDR2_mode0=pBrd-&gt;RegPeekInd( DDR2_trdNo, TRDIND_MODE0);
        DDR2_mode0|=0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO
        DDR2_mode0&amp;=~0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO


        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 2 );  // Сброс FIFO
        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 0 );  // Сброс FIFO

    //return;

        DDR2_mode0|=0x0030;
        //DDR2_mode0|=0x0010;
        BRDC_printf( _BRDC(&quot;DDR_mode0: %.4X \n&quot;), DDR2_mode0 );

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  

        //pBrd-&gt;RegPokeInd( DDR2_trdNo, 0, 0x2038 );  // Запуск DIO_IN
        //pBrd-&gt;RegPokeInd(ADC_trdNo, TRDIND_MODE1, 0x80);  // Переключение тетрады ADC на тестовую последовательность 
    }


}

//! Подготовка DDR3
void TF_TestStrm::PrepareDDR3( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={ 4, 5, 7, 8, 10, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 26, 27, 28, 29 };
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    //U32       DDR2_trdNo = 5;
    U32     DDR2_trdNo = this-&gt;trdNo;

    //BRDC_printf( _BRDC( &quot;\nТетрада памяти: %d   &quot;), DDR2_trdNo );

    // Проверка идентификатора тетрады 
    {
        U32 trdId = pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x100 );
        if( (0x9B == trdId) || (0x8F==trdId) )
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Ok\n\n&quot;), trdId );
        } else
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Error\n\n&quot;), trdId );
            throw( _BRDC( &quot;Тетрада TRD_DDR3x не обнаружена&quot;));
        }
    }


    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 



    
    ////for( ii=0; ii&lt;16; ii++ )
    //int xx=0;
    //for( ii=4; ;  )
    //{
    //  U32 adr=3;
    //  U32 data;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii );
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2 );

    //  data=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  //printf( &quot;%5d 0x%.2X  \n&quot;, ii, data );
    //  printf( &quot;%5d 0x%.2X  \r&quot;, xx, data ); xx++;
    //  Sleep( 100 );
    //}
    //

    U32 status;
    //for( ; ; )
    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2);
        /*
        for( ; ; )
        {
            status = pBrd-&gt;RegPeekDir( DDR2_trdNo, 0 );
            if( status &amp; 1 )
                break;
            Sleep( 2 );

        }
        */
        
        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
        printf( &quot;%d SPD[%d] = 0x%.2X  %d \n&quot;, ii, spd_addr[ii], spd_data[ii], spd_data[ii] );
    }

    // Проверка наличия SPD или имитатора SPD
    {
        if( (0xFF==spd_data[0]) || (0xFF==spd_data[1]) || (0xFF==spd_data[2]) )
        {
            throw( _BRDC( &quot;Память не установлена") );
        }

    }

        U32 mode1=0;

    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
        U32 size;
        U32 primary_bus;
        U32 sdram_widht;

        switch( (spd_data[0]&gt;&gt;4) &amp; 0x7 )
        {
            case 0: banks = 3; break;
            case 1: banks = 4; break;
            case 2: banks = 5; break;
            case 3: banks = 6; break;
            default: banks=0; break;
        }
        
        switch(spd_data[0] &amp; 0xF )
        {
            case 0: size=256; break;
            case 1: size=512; break;
            case 2: size=1024; break;
            case 3: size=2048; break;
            case 4: size=4096; break;
            case 5: size=8192; break;
            case 6: size=16384; break;
            default: size=0;

        }

        switch( (spd_data[1]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: rows=12; break;
            case 1: rows=13; break;
            case 2: rows=14; break;
            case 3: rows=15; break;
            case 4: rows=16; break;
            default: rows=0; break;
        }
    
        switch( (spd_data[1] &amp; 0x7 ) )
        {
            case 0: columns=9; break;
            case 1: columns=10; break;
            case 2: columns=11; break;
            case 3: columns=12; break;
            default: columns=0; break;
        }
    
    
        switch( (spd_data[2]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: ranks=1; break;
            case 1: ranks=2; break;
            case 2: ranks=3; break;
            case 3: ranks=4; break;
            default: ranks=0; break;
        }
        
        switch( (spd_data[2]) &amp; 0x7 )
        {
            case 0: sdram_widht=4; break;
            case 1: sdram_widht=8; break;
            case 2: sdram_widht=16; break;
            case 3: sdram_widht=32; break;
            default: ranks=0; break;
        }
        switch( (spd_data[3]) &amp; 0x7 )
        {
            case 0: primary_bus=8; break;
            case 1: primary_bus=16; break;
            case 2: primary_bus=32; break;
            case 3: primary_bus=64; break;
            default: primary_bus=0; break;
        }

                    mode1=((rows-8)&lt;&lt;2)&amp;0x1C;
                    mode1|= ((columns-8)&lt;&lt;5) &amp; 0xE0;
                    mode1|= ((ranks-1)&lt;&lt;8) ;
                    mode1|= (1&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         U32 total_size=size/8*primary_bus/sdram_widht*ranks;
         BRDC_printf(_BRDC(&quot;\nCOLUMNS \t\t%d\nROWS    \t\t%d\nBANKS   \t\t%d\nRANKS   \t\t%d\nSDRAM SIZE   \t\t%d \nSDRAM WITH \t\t%d\nPRIMARY BUS \t\t%d\nTOTAL SIZE \t\t%d [MB]\n&quot;),
                columns, rows, banks, ranks, size, sdram_widht, primary_bus, total_size );


        
         BRDC_printf(_BRDC(&quot;\nMODE1 :\t\t0x%X\n\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    



        {
            U32 mode3=0;
            if( SdramSource )
                mode3|=1;
            if( SdramFullSpeed )
                mode3|=0x20;

            if( SdramFifoOutRestart )
                mode3|=0x100;

            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    // управление источником и режимом полной скорости
        }

        
        pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0C, SdramTestSequence  );   // 0x100 - включение тестового режима





    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
     for( int kk=0; ; kk++ )
    {
        U32 status;
        U32 loop=0;
        int flag_init=0;
        for( int jj=0; jj&lt;8; jj++ )
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;

            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 200 ); loop++;

            // Проверка чтения регистра STATUS
            {
                if( 0xFFFF == status )
                {
                    BRDC_printf( _BRDC(&quot;\n\n&quot;)); 
                    throw( _BRDC( &quot;STATUS=0xFFFF - Ошибка чтения регистра STATUS&quot;));
                }
            }

            if( status &amp; 0x800) 
            {
                flag_init=1;
                break;
            }
        }
        
        if( 1==flag_init )
        {
         BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
         break;
        } else
        {
            //throw( _BRDC(&quot;Не удалось инициализировать DDR память&quot;) );
            BRDC_printf( _BRDC(&quot;Restart: %kk                  \r&quot;), kk );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; ~0x20000 );  // CONF_REG
            Sleep( 400 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; 0x20000 );   // CONF_REG
        }
    }
    {




        if( 1==SdramFifoMode )
        { // Режим FIFO 
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

            //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x14 ); // Режим FIFO
            BRDC_printf( _BRDC(&quot;\r\nРежим FIFO\r\n&quot;)  );
        } else
        { // Режим с автоматическим чтением

            // Начало активной зоны
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, SdramAzBase &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, SdramAzBase &gt;&gt; 16 );

            U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
            U32 AzEnd;

            if( -1==SdramAzSize ) 
            {
                AzEnd= SdramAzBase + size - 1;
            } else
            {
                AzEnd= SdramAzBase + SdramAzSize*(1024/4) - 1;
            }

            SdramAzSizeOfKb = (AzEnd+1-SdramAzBase)/(256);
            BRDC_printf( _BRDC(&quot;\r\nРежим с автоматическим чтением\r\n&quot;)  );
            BRDC_printf( _BRDC(&quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot;), SdramAzBase  );
            BRDC_printf( _BRDC(&quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot;), AzEnd  );
            BRDC_printf( _BRDC(&quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot;), SdramAzSizeOfKb/1024, SdramAzSize );
            
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, AzEnd &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, AzEnd &gt;&gt; 16 );

        }
    

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 2 );  // Сброс FIFO

        if( SdramFifoOutRestart )
        {
            U32 mode3=0;
            mode3=pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x0B );    
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 | 0x200 );    // сброс входного FIFO
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    
        }

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 0 );  

    }


}


//! 
#define TRDIND_ID 0x100
#define TRDIND_INSTNUM 0x107
#define TRD_DDR4_ID 0xE7

int TF_TestStrm::PrepareDDR4( void )
{
    BRDCHAR log_out[1024];
    //int ret;

    U32 ii;
    U32 trdId;
    U32 trdInst;

    U32     spd_addr[] = { 2, 3, 4, 5, 12, 13 };
    U32     spd_data[sizeof( spd_addr ) / sizeof( U32 )];
    U32     confreg;

    ////Поиск тетрады TRD_DDR4
    //for (ii = 1; ii&lt;8; ii++)
    //{
    //  trdId = pBrd-&gt;RegPeekInd( ii, TRDIND_ID );
    //  if (trdId == TRD_DDR4_ID)
    //  {
    //      trdInst = pBrd-&gt;RegPeekInd( ii, TRDIND_INSTNUM );
    //      if (trdInst == m_SdramInst)
    //      {
    //          trdDDR4 = ii;
    //          break;
    //      }
    //  }
    //}

    //if (trdDDR4 == 0)
    //{
    //  BRDC_printf( _BRDC( &quot;ERROR : Тетрада DDR4 не нейдена \n&quot; ) );
    //  return -1;
    //}
    //else
    //  BRDC_printf( _BRDC( &quot;Номер тетрада DDR4 : %d\n&quot; ), trdDDR4 );

    U32 trdDDR4 = this-&gt;trdNo;

    // Сброс тетрады 
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 1 );
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 0 );

    //Чтение данных ПЗУ SPD

    for (ii = 0; ii&lt;sizeof( spd_addr ) / sizeof( U32 ); ii++)
    {
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_ADDR, spd_addr[ii] );
        //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_SPD_CTRL, 1);
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_CTRL, 2 );

        spd_data[ii] = pBrd-&gt;RegPeekInd( trdDDR4, TRDIND_SPD_DATA );
    }

    // Byte 2
    // Проверка типа памяти (DDR4 SDRAM - 0xC) 
    spd_data[0] &amp;= 0xFF;
    if (spd_data[0] != 0xC)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Неверный тип памяти (0x%X). Ожидается 0xC\r\n&quot; ), spd_data[0] );
        throw(log_out);
    }

    // Byte 3
    // Проверка типа модуля
    spd_data[1] &amp;= 0x7;
    if (spd_data[1] != 0x3)
    {
        switch (spd_data[1])
        {
        case 0x0:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UNDEFINED\&quot;\r\n&quot; ) );
            break;
        case 0x1:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;RDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x2:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x3: //тип модуля (SO-DIMM - 0x3)
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;SODIMM\&quot;\r\n&quot; ) );
            break;
        case 0x4:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;LRDIMM\&quot;\r\n&quot; ) );
            break;
        default: break;
        }
    }

    // Byte 4
    // Total SDRAM capacity, in megabits
    U32 sdram_capacity;
    switch (spd_data[2] &amp; 0xF)
    {
    case 0:
        sdram_capacity = 256;
        break;
    case 1:
        sdram_capacity = 512;
        break;
    case 2:
        sdram_capacity = 1024;
        break;
    case 3:
        sdram_capacity = 2048;
        break;
    case 4:
        sdram_capacity = 4096;
        break;
    case 5:
        sdram_capacity = 8198;
        break;
    case 6:
        sdram_capacity = 16384;
        break;
    case 7:
        sdram_capacity = 32768;
        break;
    case 8:
        sdram_capacity = 12288; // 12Gb
        break;
    case 9:
        sdram_capacity = 24576; // 24Gb
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти, Мбит):&quot; ), sdram_capacity );

    U32 bank_addr_bits = (spd_data[2] &gt;&gt; 4) &amp; 0x3;
    bank_addr_bits += 2;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса банка):&quot; ), bank_addr_bits );

    U32 bank_group_bits = (spd_data[2] &gt;&gt; 6) &amp; 0x3;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число груп банков):&quot; ), bank_group_bits );


    // Byte 5
    U32 col_addr_bits = spd_data[3] &amp; 0x7;
    col_addr_bits += 9;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса колонки):&quot; ), col_addr_bits );

    U32 row_addr_bits = (spd_data[3] &gt;&gt; 3) &amp; 0x7;
    row_addr_bits += 12;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса строки):&quot; ), row_addr_bits );


    // Byte 12
    // Организация модуля
    U32 sdram_width;
    switch (spd_data[4] &amp; 0x7)
    {
    case 0:
        sdram_width = 4;
        break;
    case 1:
        sdram_width = 8;
        break;
    case 2:
        sdram_width = 16;
        break;
    case 3:
        sdram_width = 32;
        break;
    default:;
    }
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины памяти):&quot; ), sdram_width );

    // Number of Package Panks per DIMM
    U32 ranks = (spd_data[4] &gt;&gt; 3) &amp; 0x7;
    ranks += 1;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число ранков):&quot; ), ranks );

    // Byte 13
    // Module Memory Bus Width
    U32 primary_bus_width;
    switch (spd_data[5] &amp; 0x7)
    {
    case 0:
        primary_bus_width = 8;
        break;
    case 1:
        primary_bus_width = 16;
        break;
    case 2:
        primary_bus_width = 32;
        break;
    case 3:
        primary_bus_width = 64;
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины модуля):&quot; ), primary_bus_width );

    U32 module_capacity = (sdram_capacity / 8)*(primary_bus_width / sdram_width)*ranks;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти модуля МБайт)&quot; ), module_capacity );

    //g_SdramSize = module_capacity * 262144;

    U32 mode1 = 0;
    mode1 |= ((row_addr_bits - 8) &amp; 0x7) &lt;&lt; 2;
    mode1 |= ((col_addr_bits - 8) &amp; 0x7) &lt;&lt; 5;
    mode1 |= (ranks == 1) ? 0 : 0x100;
    mode1 |= 0x2200;

    // Разрешение инициализации памяти
    //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_MODE1, 0);
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE1, mode1 );

    // Ожидание окончания инициализации памяти DDR4
    BRDC_printf( _BRDC( &quot;\n\t%-46s\n&quot; ), _BRDC( &quot;Инициализации модуля DDR4...&quot; ) );
    int attempt;
    int attempt_max = 100;
    U32 status;

    for (attempt = 0; attempt&lt;attempt_max; attempt++)
    {
        status = pBrd-&gt;RegPeekDir( trdDDR4, TRDREG_STATUS );

        if (status &amp; 0x800)
            break;
        else
            Sleep( 100 );
    }

    if (attempt == attempt_max)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Первышен интервал ожидания инициализации модуля DDR4\r\n&quot; ) );
        throw(log_out);
    }

    if (SdramFifoMode == 1)
    {
        // Установка режима FIFO
        U32 mode2 = 0x10; // FIFO_MODE
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );
        BRDC_printf( _BRDC( &quot;\t%-46s\n&quot; ), _BRDC( &quot;Режим FIFO&quot; ) );
    }
    else
    {
        // Режим активной зоны
        U32 mode2 = 0;
        //Установка блокировки сброса входного FIFO
        //mode2 |= (SdramFifoInRstBlock == 1) ? 0x100 : 0;
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );

        U32 azbase_reg_l = SdramAzBase &amp; 0xFFFF;
        U32 azbase_reg_h = (SdramAzBase &gt;&gt; 16) &amp; 0xFFFF;

        U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
        U32 AzEnd;

        if (-1 == SdramAzSize)
        {
            AzEnd = SdramAzBase + size - 1;
        }
        else
        {
            AzEnd = SdramAzBase + SdramAzSize*(1024 / 4) - 1;
        }

        SdramAzSizeOfKb = (AzEnd + 1 - SdramAzBase) / (256);
        BRDC_printf( _BRDC( &quot;\r\nРежим с автоматическим чтением\r\n&quot; ) );
        BRDC_printf( _BRDC( &quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot; ), SdramAzBase );
        BRDC_printf( _BRDC( &quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot; ), AzEnd );
        BRDC_printf( _BRDC( &quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
\n&quot;</span> ), <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a2d9c8263e0dd9a246d0d42edcc19eabd">SdramTimeWr</a> );</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;        BRDC_printf( _BRDC( <span class="stringliteral">&quot;Скорость записи в DDR: %10.3f МБайт/с n\n&quot; ), SdramWrVelocity );
    }



    if(  (rd0.BlockRd!=0 || 0!=isRestart) &amp;&amp; rd0.BlockError!=0)
    {
        BRDC_printf( _BRDC(&quot;\n\nПроверка завершена. \n&quot;) );

        //BRDC_printf( _BRDC(&quot;Скорость передачи: %d Мбит/с  ( %10.1f Мбайт/с ) \n&quot;), velocity, rd0.VelocityAvarage );
        //BRDC_printf( _BRDC(&quot;Скорость передачи: %10.4g Гбит/с  ( %10.1f Мбайт/с ) \n&quot;), velocity, rd0.VelocityAvarage );

        BRDC_printf( _BRDC(&quot;\n\nERROR: Число ошибок: %d\n&quot;), rd0.TotalError );

        switch( isTest )
        {
            case 6: // 128

                    BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
                    //BRDC_printf(_BRDC(&quot;%s\n&quot;), rd0.testBuf.report_word_error());
                    printf( &quot;%s\n&quot;, rd0.testBuf.report_word_error(0) );

                    BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
                    //BRDC_printf(_BRDC(&quot;%s\n&quot;), rd0.testBuf.report_word_error());
                    printf( &quot;%s\n&quot;, rd0.testBuf.report_word_error(1) );

                    break;


            case 7:
            case 8:
            //case 9:
                {
                    BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
                    //BRDC_printf(_BRDC(&quot;%s\n&quot;), rd0.testBuf.report_word_error());
                    printf( &quot;%s\n&quot;, rd0.testBuf.report_word_error(0) );

                    BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
                    //BRDC_printf(_BRDC(&quot;%s\n&quot;), rd0.testBuf.report_word_error());
                    printf( &quot;%s\n&quot;, rd0.testBuf.report_word_error(1) );

                    BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
                    //BRDC_printf(_BRDC(&quot;%s\n&quot;), rd0.testBuf.report_word_error());
                    printf( &quot;%s\n&quot;, rd0.testBuf.report_word_error(2) );

                    BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
                    //BRDC_printf(_BRDC(&quot;%s\n&quot;), rd0.testBuf.report_word_error());
                    printf( &quot;%s\n&quot;, rd0.testBuf.report_word_error(3) );


                };
                break;
            default:
                BRDC_printf( _BRDC(&quot;\nСписок ошибок: \n&quot;) ); // rd0.TotalError 
                //BRDC_printf(_BRDC(&quot;%s\n&quot;), rd0.testBuf.report_word_error());
                printf( &quot;%s\n&quot;, rd0.testBuf.report_word_error() );
                break;


        }


        BRDC_printf( _BRDC(&quot;\n Press any key\n&quot;) );
        getch();
    } else if( (rd0.BlockRd==0) &amp;&amp; (0==isRestart) )
    {
        BRDC_printf( _BRDC(&quot;\n\nERROR:  Данные не приняты \n&quot;) );
        BRDC_printf( _BRDC(&quot;\n\nПроверка завершена с ошибками \n&quot;) );

    }   else
    {
        BRDC_printf( _BRDC(&quot;\n\nПроверка завершена.  Ошибок нет \n&quot;) );

        //BRDC_printf( _BRDC(&quot;Скорость передачи: %d Мбит/с  ( %10.1f Мбайт/с ) \n&quot;), velocity, rd0.VelocityAvarage );
        //BRDC_printf( _BRDC(&quot;Скорость передачи: %10.4g Гбит/с  ( %10.1f Мбайт/с ) \n&quot;), velocity, rd0.VelocityAvarage );
    }


    if( isSdram0Test )
    {
        if( 0==sdram0.BlockError &amp;&amp; sdram0.BlockRd!=0 )
        {
            BRDC_printf( _BRDC(&quot;\n\nSODIMM 0 -   Ошибок нет \n&quot;) );
        } else if( 0==sdram0.BlockRd )
        {
            BRDC_printf( _BRDC(&quot;\n\nERROR:  SODIMM 0 - Данные не приняты \n&quot;) );
            
        } else 
        {
            BRDC_printf( _BRDC(&quot;\n\nERROR:  Ошибка тестирования SODIMM 0 \n&quot;) );
            BRDC_printf( _BRDC(&quot;\n\nSODIMM 0 -   Список ошибок: \n&quot;) );
            GetTestResult( 0x3C2 );
            BRDC_printf( _BRDC(&quot;\n\n&quot;) );
        }

    }

    if( isSdram1Test )
    {
        if( 0==sdram1.BlockError &amp;&amp; sdram1.BlockRd!=0 )
        {
            BRDC_printf( _BRDC(&quot;\n\nSODIMM 1 -   Ошибок нет \n&quot;) );
        } else if( 0==sdram1.BlockRd )
        {
            BRDC_printf( _BRDC(&quot;\n\nERROR:  SODIMM 1 - Данные не приняты \n&quot;) );
            
        } else 
        {
            BRDC_printf( _BRDC(&quot;\n\nERROR:  Ошибка тестирования SODIMM 1 \n&quot;) );
            BRDC_printf( _BRDC(&quot;\n\nSODIMM 1 -   Список ошибок: \n&quot;) );
            GetTestResult( 0x3D2 );
            BRDC_printf( _BRDC(&quot;\n\n&quot;) );
        }

    }

    if( isFdspMgtCheck )
    {
        if( 0==mgt.BlockError &amp;&amp; mgt.BlockRd!=0 )
        {
            BRDC_printf( _BRDC(&quot;\n\nFDSP_MGT -   Ошибок нет \n&quot;) );
        } else if( 0==mgt.BlockRd )
        {
            BRDC_printf( _BRDC(&quot;\n\nERROR: FDSP_MGT -   Данные не приняты \n&quot;) );
        } else 
        {
            BRDC_printf( _BRDC(&quot;\n\nERROR:  Ошибка тестирования FDSP_MGT  \n&quot;) );
            BRDC_printf( _BRDC(&quot;\n\nFDSP_MGT -   Список ошибок: \n&quot;) );
            GetTestResult( 0x3E2 );
            BRDC_printf( _BRDC(&quot;\n\n&quot;) );
        }
    }


    //// Вывод времени приёма блоков
    //BRDC_printf( _BRDC(&quot;\n\nВремя приёма блоков\n&quot;) );
    //U32 prev_time = m_TimeBlockStart;
    //for( int ii=0; ii&lt;m_TimeBlockIndex; ii++ )
    //{

    //  U32 rc_time = m_TimeBlockReceive[ii] - m_TimeBlockStart;
    //  U32 interval= m_TimeBlockReceive[ii] - prev_time;
    //  BRDC_printf( _BRDC( &quot;  %2d  %10d  %10d\n&quot;), ii, rc_time, interval );
    //  prev_time = m_TimeBlockReceive[ii];
    //}
    //

    BRDC_printf( _BRDC(&quot;\n\n&quot;) );
}

UINT  WINAPI    TF_TestStrm::ThreadFunc( LPVOID   lpvThreadParm )
{
    TF_TestStrm *test=(TF_TestStrm*)lpvThreadParm;
    UINT ret;
    if( !test )
        return 0;
    ret=test-&gt;Execute();
    return ret;
}

UINT  WINAPI    TF_TestStrm::ThreadFuncIsvi( LPVOID   lpvThreadParm )
{
    TF_TestStrm *test=(TF_TestStrm*)lpvThreadParm;
    UINT ret;
    if( !test )
        return 0;

    Sleep( 200 );
    ret=test-&gt;ExecuteIsvi();
    return ret;
}

UINT  WINAPI    TF_TestStrm::ThreadFuncCheck0( LPVOID   lpvThreadParm )
{
    TF_TestStrm *test=(TF_TestStrm*)lpvThreadParm;
    UINT ret;
    if( !test )
        return 0;
    ret=test-&gt;ExecuteCheck0();
    return ret;
}

UINT  WINAPI    TF_TestStrm::ThreadFuncCheck1( LPVOID   lpvThreadParm )
{
    TF_TestStrm *test=(TF_TestStrm*)lpvThreadParm;
    UINT ret;
    if( !test )
        return 0;
    ret=test-&gt;ExecuteCheck1();
    return ret;
}

UINT  WINAPI    TF_TestStrm::ThreadFuncCheck2( LPVOID   lpvThreadParm )
{
    TF_TestStrm *test=(TF_TestStrm*)lpvThreadParm;
    UINT ret;
    if( !test )
        return 0;
    ret=test-&gt;ExecuteCheck2();
    return ret;
}

UINT  WINAPI    TF_TestStrm::ThreadFuncCheck3( LPVOID   lpvThreadParm )
{
    TF_TestStrm *test=(TF_TestStrm*)lpvThreadParm;
    UINT ret;
    if( !test )
        return 0;
    ret=test-&gt;ExecuteCheck3();
    return ret;
}


//! Установка параметров по умолчанию
void TF_TestStrm::SetDefault( void )
{
    int ii=0;

    array_cfg[ii++]=STR_CFG(  0, &quot;isShowParam&quot;,         &quot;0&quot;, (U32*)&amp;isShowParam, &quot;1 - отображение параметров&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;CntBuffer&quot;,           &quot;16&quot;, (U32*)&amp;CntBuffer, &quot;число буферов стрима&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;CntBlockInBuffer&quot;,    &quot;512&quot;,  (U32*)&amp;CntBlockInBuffer, &quot;Число блоков в буфере&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SizeBlockOfWords&quot;,    &quot;2048&quot;,  (U32*)&amp;SizeBlockOfWords, &quot;Размер блока в словах&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;isCycle&quot;,             &quot;1&quot;,  (U32*)&amp;isCycle, &quot;1 - Циклический режим работы стрима&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;isRestart&quot;,           &quot;0&quot;,  (U32*)&amp;isRestart, &quot;1 - Перезапуск АЦП" );
    array_cfg[ii++]=STR_CFG(  0, &quot;isSystem&quot;,            &quot;0&quot;,  (U32*)&amp;isSystem, &quot;1 - выделение системной памяти&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;isAgreeMode&quot;,         &quot;0&quot;,  (U32*)&amp;isAgreeMode, &quot;1 - согласованный режим" );

    array_cfg[ii++]=STR_CFG(  0, &quot;trdNo&quot;,   &quot;4&quot;,  (U32*)&amp;trdNo, &quot;Номер тетрады" );
    array_cfg[ii++]=STR_CFG(  0, &quot;strmNo&quot;,  &quot;0&quot;,  (U32*)&amp;strmNo, &quot;Номер стрма" );
    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram&quot;, &quot;0&quot;,  (U32*)&amp;isSdram, &quot;1 - тетрада SDRAM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;SdramSource&quot;, &quot;0&quot;,  (U32*)&amp;SdramSource, &quot;Источник данных для SDRAM: 0 - АЦП, 1 - FDSP&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramTestSequence&quot;,   &quot;0&quot;,  (U32*)&amp;SdramTestSequence, &quot;0x100 - включение 256-ти разрядной тестовой последовательности на входе SDRAM&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramFullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;SdramFullSpeed, &quot;1 - включение работы на полной скорости, требует установки SdramTestSequence=0x100&quot; );



    array_cfg[ii++]=STR_CFG(  0, &quot;SdramFifoMode&quot;,   &quot;0&quot;,  (U32*)&amp;SdramFifoMode, &quot;1 - режим FIFO&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramFifoOutRestart&quot;, &quot;0&quot;,  (U32*)&amp;SdramFifoOutRestart, &quot; 1 - перезапуск только выходного FIFO тетрады TRD_DDR3x&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramAzBase&quot;, &quot;0&quot;,  (U32*)&amp;SdramAzBase, &quot;Начало активной зоны. &quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramAzSize&quot;, &quot;-1&quot;,  (U32*)&amp;SdramAzSize, &quot;Конец активной зоны. Если -1, то конец активной зоны определяется по размеру буфера стрима&quot; );
    
    
    array_cfg[ii++]=STR_CFG(  0, &quot;isDDC&quot;,   &quot;0&quot;,  (U32*)&amp;isDDC, &quot;1 - DDC, 0 - ADC&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;isTest&quot;,  &quot;0&quot;,  (U32*)&amp;isTest, &quot;0 - нет, 1 - проверка псевдослучайной последовательности, 2 - проверка тестовой последовательности&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;isMainTest&quot;,  &quot;0&quot;,  (U32*)&amp;isMainTest, &quot;1 - включение режима тестирования в тетраде MAIN&quot; );

    fnameAdcParam=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdcParam&quot;,    &quot;examadc.ini&quot;,  (U32*)&amp;fnameAdcParam, &quot;имя файла параметров для режима АЦП" );

    fnameDdcParam=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;DdcParam&quot;,    &quot;examddc.ini&quot;,  (U32*)&amp;fnameDdcParam, &quot;имя файла параметров для режима DDC&quot; );

    fnameAdmReg=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdmReg&quot;,      &quot;adcreg.ini&quot;,  (U32*)&amp;fnameAdmReg, &quot;имя файла регистров (выполняется после старта стрима)&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmReg&quot;,    &quot;0&quot;,  (U32*)&amp;isAdmReg, &quot;1 - разрешение записи регистров из файла AdmReg&quot; );

    fnameAdmReg2=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdmReg2&quot;,     &quot;adcreg2.ini&quot;,  (U32*)&amp;fnameAdmReg2, &quot;имя файла регистров (выполняется после старта стрима)&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmReg2&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmReg2, &quot;1 - разрешение записи регистров из файла AdmReg2&quot; );

    fnameIsvi=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;ISVI_FILE&quot;,   &quot;&quot;,  (U32*)&amp;fnameIsvi, &quot;имя файла данных ISVI&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;ISVI_HEADER&quot;, &quot;0&quot;,  (U32*)&amp;IsviHeaderMode, &quot;режим формирования суффикса ISVI, 0 - нет, 1 - DDC, 2 - ADC&quot; );


    array_cfg[ii++]=STR_CFG(  0, &quot;FifoRdy&quot;,     &quot;0&quot;,  (U32*)&amp;isFifoRdy, &quot;1 - генератор тестовой последовательности анализирует флаг готовности FIFO&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;Cnt1&quot;,    &quot;0&quot;,  (U32*)&amp;Cnt1, &quot;Число тактов записи в FIFO, 0 - постоянная запись в FIFO&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;Cnt2&quot;,    &quot;0&quot;,  (U32*)&amp;Cnt2, &quot;Число тактов паузы при записи в FIFO&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;DataType&quot;,    &quot;0&quot;,  (U32*)&amp;DataType, &quot;Тип данных при фиксированном типе блока, 6 - счётчик, 8 - псевдослучайная последовательность&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;DataFix&quot;, &quot;0&quot;,  (U32*)&amp;DataFix, &quot;1 - фиксированный тип блока, 0 - данные в блоке записят от номера блока" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isTestCtrl&quot;,  &quot;0&quot;,  (U32*)&amp;isTestCtrl, &quot;1 - подготовка тетрады TEST_CTRL&quot; );


    array_cfg[ii++]=STR_CFG(  0, &quot;TestSeq&quot;,         &quot;0&quot;,  (U32*)&amp;TestSeq, &quot;Значение регистра TEST_SEQ&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFMC&quot;,           &quot;0&quot;,  &amp;isFMC, &quot;Подготовка субмодуля FMC&quot; );


    DirName=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;DirName&quot;,     &quot;d:\\&quot;,  (U32*)&amp;DirName, &quot;путь файлов&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isWriteFile&quot;,         &quot;0&quot;,  &amp;isWriteFile, &quot;1 - запись в файл&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;DiskBufferMax&quot;,           &quot;0&quot;,  &amp;DiskBufferMax, &quot;общее число буферов записи&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;FileBufferMax&quot;,           &quot;0&quot;,  &amp;FileBufferMax, &quot;число буферов в одном файле" );

    array_cfg[ii++]=STR_CFG(  0, &quot;CHAN_IN&quot;,     &quot;0&quot;,  (U32*)&amp;maskChanIn,  &quot;разрешение каналов для приёма&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;CHAN_OUT&quot;,    &quot;0&quot;,  (U32*)&amp;maskChanOut, &quot;разрешение каналов для передачи&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;GEN&quot;, &quot;150000000&quot;,  (U32*)&amp;genValue, &quot;частота генератора [Гц]&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdsp&quot;,  &quot;0&quot;,  (U32*)&amp;isFdsp, &quot;1 - подготовка ПЛИС ЦОС" );

    m_sFdspPldBase=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;FdspPldBase&quot;,     &quot;&quot;, (U32*)&amp;m_sFdspPldBase, &quot;Имя файла базовой прошивки ПЛИС ЦОС" );


    array_cfg[ii++]=STR_CFG(  0, &quot;FDSP_CHECK_REG&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCheckReg, &quot;1 -прроверка обращения к регистрам ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspShowMgtErr&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspShowMgtErr, &quot; 1 -отображение счётчика ошибок MGT&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0Start&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh0Start, &quot;1 - разрешение передачи через канал 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0Prs&quot;, &quot;0&quot;,  (U32*)&amp;isAdmCh0Prs, &quot;1 - включение тестового режима для канала 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1Prs&quot;, &quot;0&quot;,  (U32*)&amp;isAdmCh1Prs, &quot;1 - включение тестового режима для канала 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh0Prs&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspCh0Prs, &quot;1 - включение тестового режима для канала 0 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1Start&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh1Start, &quot;1 - разрешение передачи через канал 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh1Prs&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspCh1Prs, &quot;1 - включение тестового режима для канала 1 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0FullSpeed&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh0FullSpeed, &quot;1 -включение максимальной скорости для канала 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1FullSpeed&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh1FullSpeed, &quot;1 - включение максимальной скорости для канала 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh0FullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCh0FullSpeed, &quot;1 - включение максимальной скорости для канала 0 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh1FullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCh1FullSpeed, &quot;1 - включение максимальной скорости для канала 1 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtCheck&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtCheck, &quot;1 - проверка потока данных на соответствие PSD256&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtReady&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtReady, &quot;1 - установка постоянной готовности к приёму по MGT&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspSysmon&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspSysmon, &quot;1 - чтение регистров системного монитора на ПЛИС ЦОС" );


    array_cfg[ii++]=STR_CFG(  0, &quot;isSdramEnable&quot;,   &quot;0&quot;,  (U32*)&amp;isSdramEnable, &quot;Инициализация SDRAM: 0 - нет, 1 - SODIMM0, 3 - SODIMM0 и SODIMM1&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram0Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram0Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram0TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram0Adr, &quot;Начальный адрес для проверки памяти&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram1Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram1Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram1TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram1Adr, &quot;Начальный адрес для проверки памяти&quot; );


    m_sAdcIni=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdcIni&quot;,      &quot;&quot;, (U32*)&amp;m_sAdcIni, &quot;Имя файла инициализации АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdcPrepare&quot;,    &quot;0&quot;,  (U32*)&amp;isAdcPrepare, &quot;1 - подготовка субмодуля АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;MaskMode0&quot;,   &quot;0x2018&quot;,  (U32*)&amp;m_MaskMode0, &quot;Маска для программирования регистра MODE0 при запуске" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isRemoteEnable&quot;,  &quot;0&quot;,  (U32*)&amp;m_isRemoteEnable, &quot;1 - разрешение установки соединения с удалённой ПЛИС&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFillAfterCheck&quot;,    &quot;0&quot;,  (U32*)&amp;m_isFillAfterCheck, &quot;1 - заполнение памяти после проверки&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isCheckCompletion&quot;,   &quot;0&quot;,  (U32*)&amp;m_isCheckCompletion, &quot;1 - проверка CompletionTimeout&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSimulink&quot;,  &quot;0&quot;,    (U32*)&amp;m_isSimulink, &quot;1 - подключение к Simulink&quot; );

    

    max_item=ii;

   {
    char str[1024];
    for( int ii=0; ii&lt;max_item; ii++ )
    {
        sprintf( str, &quot;%s  %s&quot;, array_cfg[ii].name, array_cfg[ii].def );
        GetParamFromStr( str );
    }


   }

}

//! Расчёт параметров
void TF_TestStrm::CalculateParams( void )
{
    SizeBlockOfBytes = SizeBlockOfWords * 4;                        // Размер блока в байтах
    SizeBuferOfBytes    = CntBlockInBuffer * SizeBlockOfBytes  ;    // Размер буфера в байтах
    SizeStreamOfBytes   = CntBuffer * SizeBuferOfBytes;             // Общий размер буфера стрима

    ShowParam();
}

//! Отображение параметров
void TF_TestStrm::ShowParam( void )
{

    if( 1==isShowParam )
    {
        TF_WorkParam::ShowParam();

        BRDC_printf( _BRDC(&quot;Общий размер буфера стрима: %d МБ\n\n&quot;), SizeStreamOfBytes/(1024*1024) );
    }

    if( isWriteFile )
    {
        __int64 file_size = SizeBuferOfBytes;
        file_size *=FileBufferMax;

        __int64 disk_size = SizeBuferOfBytes;
        disk_size *=DiskBufferMax;

        __int64 file_cnt = disk_size/file_size;
        __int64 file_cnt_x =disk_size%file_size;

        if( file_cnt_x )
            file_cnt++;

        file_size /=1024*1024;
        disk_size /=1024*1024;

        BRDC_printf( _BRDC( &quot;Размер одного файла:   %10I64d МБ\n&quot;), file_size );
        BRDC_printf( _BRDC( &quot;Общий размер данных:   %10I64d МБ\n&quot;), disk_size );
        BRDC_printf( _BRDC( &quot;Число  файлов:   %I64d \n\n&quot;), file_cnt );
    }
}


U32 TF_TestStrm::Execute( void )
{
    rd0.testBuf.buf_check_start( 32, 64 );

    
    if( isWriteFile )
        BufWriteStart();

    //Sleep( 100 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

    
    //if( 1==isFdspOutCh0 )
    /*
    {
        //pBrd-&gt;RegPokeInd( 8, 11, 0x17 ); // включение тестового режима FI0
        //pBrd-&gt;RegPokeInd( 8, 11, 0x07 );

        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );
    } 
    */
    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();


    U32 trd=4;
    
    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );


    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );

    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    Sleep( 1 );
    */

    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();

    /*
    if( isSdram0Test )
        Sdram0Start();

    if( isSdram0Test )
        Sdram1Start();
    */

    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x02 ); // разрешение анализа готовности FIFO в тетраде TRD_DDR3x
        //  pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        } else
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x01 ); // разрешение анализа готовности FIFO в тетраде TRD_FDSP
        }
    }


    U32 *ptrBuf0=pBrd-&gt;StreamGetBufByNum( rd0.Strm, 0 );

    m_TimeBlockStart=GetTickCount();

    pBrd-&gt;StreamStart( rd0.Strm );

    //{
    //  U32 mode3=pBrd-&gt;RegPeekInd( 5, 0x0B );
    //  //mode3|=0x40;
    //  mode3&amp;=~0x40;
    //  pBrd-&gt;RegPokeInd( 5, 0x0B, mode3 );
    //  BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n MODE3: 0x%.4X \n&quot;), mode3 );
    //}

    //Sleep(1);
    /*
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }
    */
    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        }
    }

    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0Enable();

    if( isAdmCh1Start )
        m_pFDSP-&gt;Ch1Enable();
    


    if( isTestCtrl )
    {
        StartTestCtrl();
    }


    if( isAdmReg2 )
        PrepareAdmReg( fnameAdmReg2, 0 );

    if( isFdsp )
        m_pFDSP-&gt;SetFullSpeedMode( isAdmCh0FullSpeed, isAdmCh1FullSpeed, isFdspCh0FullSpeed, isFdspCh1FullSpeed );

    if( isSdram0Test ) 
        Sdram0Start();

    if( isSdram1Test ) 
        Sdram1Start();

    //pBrd-&gt;RegPokeInd( 9, 0x10, 0x020 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );  

    
    //if( 1==isFdspOutCh0 )
    {
        /*
        pBrd-&gt;RegPokeInd( 8, 11, 0x17 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        */

        //pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        //pBrd-&gt;RegPokeInd( 9, 0x10, 0 );

        //pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС
      //pBrd-&gt;RegPokeInd( 9, 0, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС

        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        //pBrd-&gt;RegPokeInd( 8, 9, 0x100 );  // запуск потока из ПЛИС ЦОС
  } 

    if( isFdspMgtReady )
    {
        pBrd-&gt;RegPokeInd( 8, 0x3E0, 0x10 );
    }

    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 1  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }

    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }

    if( isAdcPrepare )
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( 4, 0, mode0 );
    }


    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 2  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }



    flagFirstBlock=0;
    rd0.time_last=rd0.time_start=GetTickCount();

    sdram0.time_last=sdram0.time_start=rd0.time_start;
    sdram1.time_last=sdram1.time_start=rd0.time_start;
    mgt.time_last=mgt.time_start=rd0.time_start;        

    U32 current_time;
    for( ; ; )
    {
        if( Terminate )
        {
            //printf( &quot;\nTerminate=%d\n&quot;, Terminate );
            break;
        }

        ReceiveData( &amp;rd0 );
        current_time = GetTickCount();
        CalculateVelocity( &amp;sdram0, current_time, 10000, 2 );
        CalculateVelocity( &amp;sdram1, current_time, 10000, 2 );
        CalculateVelocity( &amp;mgt, current_time, 10000, 1 );

        //Sleep( 100 );
    }

    if( isWriteFile )
        BufWriteStop();

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    if( isTestCtrl )
    {
        pBrd-&gt;RegPokeInd( 1, 0x1E, 0 );
        pBrd-&gt;RegPokeInd( 1, 0x1C, 0 );
    }


    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    Sleep( 1400 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );   
    

    lc_status=4;
    Sleep( 100 );
    return 1;
}




void TF_TestStrm::ReceiveData(  ParamExchange *pr )
{
    U32 *ptr;
    U32 *ptrBlock;
    U32 mode=0;
    mode |= pr-&gt;DataType&lt;&lt;8;
    mode |= pr-&gt;DataFix&lt;&lt;7;

    int ret;
    int kk;

    //pr-&gt;BlockRd++;
    //Sleep( 10 );
    //return;

    for( kk=0; kk&lt;16; kk++ )
    {

        if( Terminate )
        {
            break;
        }

        ret=pBrd-&gt;StreamGetBuf( pr-&gt;Strm, &amp;ptr );
        if( ret )
        { // Проверка буфера стрима

            if( m_TimeBlockIndex&lt;32 )
            {
                U32 curr_time = GetTickCount();
                m_TimeBlockReceive[m_TimeBlockIndex]=curr_time;
                m_TimeBlockIndex++;
            }

            m_ptrCurrentBlock = ptr;
            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_start();

            SetEvent( m_EventCheck0Start );
            //SetEvent( m_EventCheck1Start );
            //SetEvent( m_EventCheck2Start );
            //SetEvent( m_EventCheck3Start );

            if( 0==flagFirstBlock )
            {
                currentTime=rd0.time_last=rd0.time_start=GetTickCount();
                flagFirstBlock=1;

                FILE *outFile = fopen( &quot;first_data.bin&quot;, &quot;wb&quot; );
                fwrite(  ptr, 32768, 1, outFile );
                fclose( outFile );
            }

            if( isWriteFile )
            {
                ret=BufWrite( ptr, SizeBuferOfBytes );
                if( ret )
                    Stop();
            }

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                ptrBlock=ptr+ii*SizeBlockOfWords;
                if( isIsvi )
                    IsviStep( ptrBlock );

                if( 1==isTest )
                    pr-&gt;testBuf.buf_check_psd( ptrBlock, SizeBlockOfWords );
                    //int a=0;
                else if( 2==isTest )
                    pr-&gt;testBuf.buf_check( ptrBlock, pr-&gt;BlockRd, SizeBlockOfWords, BlockMode );
                else if( 6==isTest )
                    pr-&gt;testBuf.buf_check_psd128_low( ptrBlock, SizeBlockOfWords );
                else if( 7==isTest )
                {
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 0 );
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                }
                else if( 8==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                }
                else if( 9==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                    int ret;
                    ret=pr-&gt;testBuf.buf_check_cnt256_single( ptrBlock, SizeBlockOfWords );
                    //if( ret )
                    //  this-&gt;Stop();
                }
                pr-&gt;BlockRd++;
            }

             if( (6==isTest) || (7==isTest) || (8==isTest) )
             {
                int flag1=0;
                int flag2=0;
                int flag3=0;

                Sleep(1);

                HANDLE aHandle[4] = { m_EventCheck0Result, m_EventCheck1Result, m_EventCheck2Result, m_EventCheck3Result };

                for( ; ; )
                {
                    //int ret1=WaitForSingleObject( m_EventCheck1Result, 0 );
                    //int ret2=WaitForSingleObject( m_EventCheck2Result, 0 );
                    //int ret3=WaitForSingleObject( m_EventCheck3Result, 0 );
                    ret = WaitForMultipleObjects( 1, aHandle, TRUE, 200 );
                    if( Terminate )
                    {
                        break;
                    }
                    if( (WAIT_OBJECT_0&lt;=ret) &amp;&amp; ((WAIT_OBJECT_0+3)&gt;=ret) )
                    {
                        break;
                    }
                    //Sleep(1);
                }
             }


            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_step();

            if( m_isFillAfterCheck )
            {
                U32 *dst=ptr;
                for( int ii=0; ii&lt;SizeBlockOfWords*CntBlockInBuffer; ii++ )
                {
                    *ptr++=0xBBBBBBBB;
                }
            }


            if( isAgreeMode )
            {
                //getch();
                pBrd-&gt;StreamGetBufDone( pr-&gt;Strm );
            }

            if( (isRestart&gt;=1) &amp;&amp; (pr-&gt;BlockRd==(CntBuffer*CntBlockInBuffer) ) )
            {
                Sleep( 100 );
                if( 0==SdramFifoOutRestart )
                    pr-&gt;testBuf.restart();
                if( 1==isRestart )
                 RestartAdc();
                else if( 2==isRestart )
                    RestartTrd();
                else if( 3==isRestart )
                    RestartTrdAndSdram();
            }

        } else
        {
            //Sleep( 0 );
            pr-&gt;freeCycle++;
            break;
        }
    }
    Sleep( 0 );

    
    currentTime = GetTickCount();
    if( (currentTime - pr-&gt;time_last)&gt;4000 )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*SizeBlockOfBytes/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v;

        v = 1000.0*(pr-&gt;BlockRd)*SizeBlockOfBytes/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
        pr-&gt;freeCycleZ=pr-&gt;freeCycle;
        pr-&gt;freeCycle=0;
    
    }
    //Sleep(1);
    

}



U32 TF_TestStrm::ExecuteCheck0( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck0Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck0Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck1( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck1Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck1Result );
        }

    }

    return 0;
}

U32 TF_TestStrm::ExecuteCheck2( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck2Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck2Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck3( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck3Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck3Result );
        }

    }

    return 0;
}


void TF_TestStrm::PrepareAdm( void )
{
    U32 trd=trdNo;
    U32 ii;
    U32 id, id_mod, ver;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады\n&quot;) );


    id = pBrd-&gt;RegPeekInd( trd, 0x100 );
    id_mod = pBrd-&gt;RegPeekInd( trd, 0x101 );
    ver = pBrd-&gt;RegPeekInd( trd, 0x102 );

    //pBrd-&gt;RegPokeInd( trd, 0, 0x2038 );

    BRDC_printf( _BRDC(&quot;\nТетрада %d  ID: 0x%.2X MOD: %d  VER: %d.%d \n\n&quot;),
        trd, id, id_mod, (ver&gt;&gt;8) &amp; 0xFF, ver&amp;0xFF );

    BRDC_printf( _BRDC(&quot; Сброс тетрады TRD %2d &quot;), trd );
    pBrd-&gt;RegPokeInd( trd, 0, 1 );
    for( int ii=1; ii&lt;32; ii++ )
    {
        pBrd-&gt;RegPokeInd( trd, ii, 0 );
    }
    pBrd-&gt;RegPokeInd( trd, 0, 0 );
    BRDC_printf( _BRDC(&quot; - Ok\n&quot;) );


    {
        U32 reg2F0;
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x4383 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x000 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

    }

    //if( fnameDDS )
    //  PrepareDDS();


    if( isMainTest )
        PrepareMain();


    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( isTestCtrl )
        PrepareTestCtrl();
    

    //if( isFMC )
    //  PrepereFMC();

    if( isAdcPrepare )
        PrepareAdc( m_sAdcIni );

    if( isAdmReg )
        PrepareAdmReg( fnameAdmReg, 1 );

    if( 1==isSdram )
        PrepareDDR3();

    if(2==isSdram )
        PrepareSDRAM();

    if(4 == isSdram)
        PrepareDDR4();

    if( isFdsp )
        PrepareFDSP();

    IsviStatus=0;
    IsviCnt=0;
    isIsvi=0;
    if( fnameIsvi )
    {
        IsviStatus=1;
        isIsvi=1;
    }
    /*
    pBrd-&gt;RegPokeInd( trd, 25, 3 );
    pBrd-&gt;RegPokeInd( trd, 16, 3 );
    pBrd-&gt;RegPokeInd( trd, 0x13, 0);
    pBrd-&gt;RegPokeInd( trd, 28, 0 );
    */
    //pBrd-&gt;RegPokeInd( trd, 0x1B, 0x100 );

//      pBrd-&gt;RegPokeInd( trdSdram, 0, 1 );

    //PrepareSwitch();

}




//! Подготовка MAIN
void TF_TestStrm::PrepareMain( void )
{

    BRDC_printf( _BRDC(&quot;В тетраде MAIN установлен режим формирования псевдослучайной последовательности\n&quot;) );
    pBrd-&gt;RegPokeInd( 0, 12, 1 );  // Регистр TEST_MODE[0]=1 - режим формирования псевдослучайной последовательности
    pBrd-&gt;RegPokeInd( 0, 0, 2 );   // Сброс FIFO - перевод в начальное состояние
 Sleep( 1 );
    pBrd-&gt;RegPokeInd( 0, 0, 0 );
    Sleep( 1 );
}

void TF_TestStrm::IsviStep( U32* ptr )
{
    int ii;
    if( (1==IsviStatus) || (4==IsviStatus ) )
    {
        for( ii=0; ii&lt;SizeBlockOfWords; ii++ ) bufIsvi[ii]=ptr[ii];
        IsviStatus++;
    }
}

void TF_TestStrm::WriteFlagSinc(int flg, int isNewParam)
{
    int fs = -1;
    int val[2];

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    val[0] = flg;
    val[1] = isNewParam;
    write( fs, val, 8 );
    close( fs );
}

int  TF_TestStrm::ReadFlagSinc(void)
{
    int fs = -1;
    int flg;

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    read( fs, &amp;flg, 4 );
    close( fs );

    return flg;
}

void TF_TestStrm::WriteDataFile( U32 *pBuf, U32 sizew )
{
    char fname[256];
    sprintf( fname, &quot;%s.bin&quot;, fnameIsvi );
    int     fl = sopen(fname, O_WRONLY|O_BINARY|O_CREAT|O_TRUNC, SH_DENYNO, S_IWRITE|S_IREAD);
    U32     ii;

    if( fl==-1 )
    {
        return;
    }

    
    write( fl, pBuf, sizew*4 );

    write( fl, IsviHeaderStr, IsviHeaderLen );

    close( fl );
}


U32 TF_TestStrm::ExecuteIsvi( void )
{
    for( ; ; )
    {
        if( Terminate )
        {
            break;
        }


        int ii;
        int rr;
        switch( IsviStatus )
        {
            case 2: // Подготовка суффикса
                {
                    IsviHeaderStr[0]=0;
                    /*
                    switch( IsviHeaderMode )
                    {
                        case 1:  SetFileHeaderDdc( SizeBlockOfWords, IsviHeaderStr ); break;
                        case 2:  SetFileHeaderAdc( SizeBlockOfWords, IsviHeaderStr ); break;
                    }
                    */
                    IsviHeaderLen = strlen( IsviHeaderStr );
                    WriteFlagSinc(0,0);
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0xffffffff);

                    IsviCnt++;
                    IsviStatus=3;
                }
                break;

            case 3:
                {
                  rr=ReadFlagSinc();
                  if( 0==rr )
                      IsviStatus=4;

                }
                break;

            case 4:
                // Ожидание получения данных
                Sleep( 100 );
                break;

            case 5:
                {
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0 );
                    IsviStatus=3;
                    IsviCnt++;
                }
                break;

        }

        Sleep( 100 );
    }
    IsviStatus=100;
    return 0;
}

/*
//! Подготовка DDS
void TF_TestStrm::PrepareDDS( void )
{

    if( pDds )
        delete pDds;

    pDds = new TF_TestDDS( fnameDDS );
}
*/

#define TRD_CTRL 1

#define REG_MUX_CTRL  0x0F
#define REG_GEN_CNT1  0x1A
#define REG_GEN_CNT2  0x1B
#define REG_GEN_CTRL  0x1E
#define REG_GEN_SIZE  0x1F
#define TRD_DIO_IN    6
#define TRD_CTRL      1
//#define TRD_DIO_IN
//! Подготовка TEST_CTRL

void TF_TestStrm::PrepareTestCtrl( void )
{
    U32 trd=1;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады TEST_CTRL\n&quot;) );

    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( !isFifoRdy )
        BlockMode |=0x1000;

    U32 block_mode=BlockMode;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 1 );

          //U32 mode0=pBrd-&gt;RegPeekInd( TRD_DIO_IN, 0 );
         // pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 2 );

          Sleep( 1 );

          //pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_MUX_CTRL, 1 );

          U32  val=SizeBlockOfBytes/4096;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_SIZE, val );

          if( block_mode &amp; 0x80 )
          {
            BRDC_printf( _BRDC(&quot;Используется сокращённая тестовая последовательность\r\n&quot;) );
          } else
          {
            BRDC_printf( _BRDC(&quot;Используется полная тестовая последовательность\r\n&quot;) );
          }


          if( Cnt1 || Cnt2 )
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, Cnt1 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, Cnt2 );
            float sp=1907.348632812 * (Cnt1-1)/(Cnt1+Cnt2-2);
            BRDC_printf( _BRDC(&quot;Установлено ограничение скорости формирования потока:  %6.1f МБайт/с \r\nREG_CNT1=%d  REGH_CNT2=%d   \r\n&quot;), sp, Cnt1, Cnt2 );
            if( block_mode&amp;0x1000 )
            {
             BRDC_printf( _BRDC(&quot;Установлен режим без ожидания готовности FIFO\r\n\r\n&quot;) );
            } else
            {
             BRDC_printf( _BRDC(&quot;Установлено ожидание готовности FIFO \r\n\r\n&quot;)        );
            }
          }  else
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, 0 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, 0 );
            BRDC_printf( _BRDC(&quot;Установлено формирование потока на максимальной скорости: 1907 МБайт/с \r\nУстановлено ожидание готовности FIFO \r\n\r\n&quot;)        );
          }


}

//! Запуск TestCtrl
void TF_TestStrm::StartTestCtrl( void )
{

          U32 ctrl=0x20;
          ctrl|=BlockMode;
          if( Cnt1 || Cnt2 )
           ctrl|=0x40;

          if( !isFifoRdy )
              ctrl |=0x1000;
        //  ctrl&amp;= ~0x1000;
         //BRDC_printf( &quot;TEST_CTRL: REG_GEN_CTRL = 0x%.4X \r\n&quot;, ctrl );
                
         pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, ctrl );  // Запуск DIO_IN

         //U32 mode0=pBrd-&gt;RegPeekInd( 6, 0 );  
         //mode0 |=0x30;
         //pBrd-&gt;RegPokeInd( 6, 0, mode0 );     // Запуск DIO_IN


}

//! Подготовка SDRAM
void TF_TestStrm::PrepareSDRAM( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={3, 4, 5, 17, 18, 36, 40, 42, 30, 13};
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    U32     DDR2_trdNo = 5;

    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 

    //----------- Reading SPD data ---------------------------------------------
    //{
    //  U32 Bytes_Num;
    //  U32 val;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, 0);
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //  Bytes_Num=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  Bytes_Num&amp;=0xFF;
    //  for(ii=0;ii&lt;Bytes_Num;ii++)
    //  {
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii);
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //      val=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //      BRDC_printf(&quot;Byte %03d: - 0x%02X\n&quot;, ii, val &amp; 0xFF);
    //  }
    //}


    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    }
    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 mode1=0;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
                    columns=spd_data[1] &amp; 0xFF; // Num of columns
                    columns=(columns-8) &amp; 7;
                    rows=spd_data[0] &amp; 0xFF; // Num of Rows
                    rows=(rows-8) &amp; 7;
                    {
                            U32 bank_width;
        
                            if ((spd_data[3] &amp; 0xFF)==4)
                                    bank_width = 2;
                            else
                                    bank_width = 3;
        
                            bank_width &amp;= 0xFF; // Num of Banks
                            banks=(bank_width==2) ? 0 : 1;
                    }
        
                    ranks=spd_data[2] &amp; 0x3; // Num of Ranks
                    ranks=(ranks==0) ? 0 : 1;

                    mode1=(rows&lt;&lt;2) | (columns&lt;&lt;5) | (ranks&lt;&lt;8) | (banks&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         BRDC_printf(_BRDC(&quot;COLUMNS :\t\t%d;\nROWS    :\t\t%d;\nBANKS   :\t\t%d;\nRANKS   :\t\t%d;\n&quot;),
            spd_data[1] &amp; 0xFF, spd_data[0] &amp; 0xFF, spd_data[3] &amp; 0xFF, (spd_data[2] &amp; 0x3)+1);
        
         BRDC_printf(_BRDC(&quot;MODE1 :\t\t0x%X\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    {
        U32 CAS_latency;
        float Twr;
        U32 Twr_value;
        U32 latency_reg;

        if (spd_data[4] &amp; 0x8)
            CAS_latency = 3;
        else if (spd_data[4] &amp; 0x10)
            CAS_latency = 4;
        else if (spd_data[4] &amp; 0x20)
            CAS_latency = 5;
        else if (spd_data[4] &amp; 0x40)
            CAS_latency = 6;
        else
             BRDC_printf( _BRDC(&quot;ERROR!: Неверное значение СAS\r\n&quot;));

        Twr = ((spd_data[5] &amp; 0xFF) &gt;&gt; 2) + ((spd_data[5] &amp; 0x3) * 0.25);
//      Twr_value = (U32)ceil(Twr * 0.250);
//      latency_reg = (Twr_value&lt;&lt;4) | CAS_latency;
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_LATENCY_REG, latency_reg);    // CONF_REG
         BRDC_printf(_BRDC(&quot;Twr=%f ns\n&quot;), Twr);
    }

    

    //----------------------------------------------------------------------------
    {
        U32 CAS_latency;
        float Trfc;
        U32 Subfield_A;
        U32 Subfield_B;
        U32 Trfc_value;

        Subfield_A=spd_data[6] &amp; 1;
        Subfield_B=(spd_data[6] &gt;&gt; 1) &amp; 7;

        Trfc=256*Subfield_A;
        switch (Subfield_B)
        {
        case 0 :
            Trfc+=0.0;
            break;
        case 1 :
            Trfc+=0.25;
            break;
        case 2 :
            Trfc+=0.33;
            break;
        case 3 :
            Trfc+=0.5;
            break;
        case 4 :
            Trfc+=0.66;
            break;
        case 5 :
            Trfc+=0.75;
            break;

        default:
            ;
        }
        Trfc+=spd_data[7] &amp; 0xFF;

//      Trfc_value = (U32)ceil(Trfc * 0.250);
         BRDC_printf(_BRDC(&quot;Trfc=%f ns\n&quot;), Trfc);
    }

    //----------------------------------------------------------------------------
    {
        U32 Tras=spd_data[8] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Tras=%d ns\n&quot;), Tras);
    }
    //----------------------------------------------------------------------------
    {
        U32 prim_width=spd_data[9] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Primary SDRAM width x%d \n&quot;), prim_width);
    }
    ///----------------------------------------------------------------------------

    //return;
    
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
        

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x0);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x1);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0x100C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0x140C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0x300C);

    //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0x0300);


        /*
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x3);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x0);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x10, 0x3); // CHAN 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x13, 0x81);    // FSRC 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x14, 0x0); // FDVR 
        */

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
    



    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
    {
        U32 status;
        U32 loop=0;
        do
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;
            
            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 300 ); loop++;
        }while( !(status &amp; 0x800));
    }
     BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
    {
        U32 DDR2_mode0;
        DDR2_mode0=pBrd-&gt;RegPeekInd( DDR2_trdNo, TRDIND_MODE0);
        DDR2_mode0|=0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO
        DDR2_mode0&amp;=~0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO


        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 2 );  // Сброс FIFO
        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 0 );  // Сброс FIFO

    //return;

        DDR2_mode0|=0x0030;
        //DDR2_mode0|=0x0010;
        BRDC_printf( _BRDC(&quot;DDR_mode0: %.4X \n&quot;), DDR2_mode0 );

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  

        //pBrd-&gt;RegPokeInd( DDR2_trdNo, 0, 0x2038 );  // Запуск DIO_IN
        //pBrd-&gt;RegPokeInd(ADC_trdNo, TRDIND_MODE1, 0x80);  // Переключение тетрады ADC на тестовую последовательность 
    }


}

//! Подготовка DDR3
void TF_TestStrm::PrepareDDR3( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={ 4, 5, 7, 8, 10, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 26, 27, 28, 29 };
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    //U32       DDR2_trdNo = 5;
    U32     DDR2_trdNo = this-&gt;trdNo;

    //BRDC_printf( _BRDC( &quot;\nТетрада памяти: %d   &quot;), DDR2_trdNo );

    // Проверка идентификатора тетрады 
    {
        U32 trdId = pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x100 );
        if( (0x9B == trdId) || (0x8F==trdId) )
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Ok\n\n&quot;), trdId );
        } else
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Error\n\n&quot;), trdId );
            throw( _BRDC( &quot;Тетрада TRD_DDR3x не обнаружена&quot;));
        }
    }


    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 



    
    ////for( ii=0; ii&lt;16; ii++ )
    //int xx=0;
    //for( ii=4; ;  )
    //{
    //  U32 adr=3;
    //  U32 data;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii );
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2 );

    //  data=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  //printf( &quot;%5d 0x%.2X  \n&quot;, ii, data );
    //  printf( &quot;%5d 0x%.2X  \r&quot;, xx, data ); xx++;
    //  Sleep( 100 );
    //}
    //

    U32 status;
    //for( ; ; )
    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2);
        /*
        for( ; ; )
        {
            status = pBrd-&gt;RegPeekDir( DDR2_trdNo, 0 );
            if( status &amp; 1 )
                break;
            Sleep( 2 );

        }
        */
        
        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
        printf( &quot;%d SPD[%d] = 0x%.2X  %d \n&quot;, ii, spd_addr[ii], spd_data[ii], spd_data[ii] );
    }

    // Проверка наличия SPD или имитатора SPD
    {
        if( (0xFF==spd_data[0]) || (0xFF==spd_data[1]) || (0xFF==spd_data[2]) )
        {
            throw( _BRDC( &quot;Память не установлена") );
        }

    }

        U32 mode1=0;

    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
        U32 size;
        U32 primary_bus;
        U32 sdram_widht;

        switch( (spd_data[0]&gt;&gt;4) &amp; 0x7 )
        {
            case 0: banks = 3; break;
            case 1: banks = 4; break;
            case 2: banks = 5; break;
            case 3: banks = 6; break;
            default: banks=0; break;
        }
        
        switch(spd_data[0] &amp; 0xF )
        {
            case 0: size=256; break;
            case 1: size=512; break;
            case 2: size=1024; break;
            case 3: size=2048; break;
            case 4: size=4096; break;
            case 5: size=8192; break;
            case 6: size=16384; break;
            default: size=0;

        }

        switch( (spd_data[1]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: rows=12; break;
            case 1: rows=13; break;
            case 2: rows=14; break;
            case 3: rows=15; break;
            case 4: rows=16; break;
            default: rows=0; break;
        }
    
        switch( (spd_data[1] &amp; 0x7 ) )
        {
            case 0: columns=9; break;
            case 1: columns=10; break;
            case 2: columns=11; break;
            case 3: columns=12; break;
            default: columns=0; break;
        }
    
    
        switch( (spd_data[2]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: ranks=1; break;
            case 1: ranks=2; break;
            case 2: ranks=3; break;
            case 3: ranks=4; break;
            default: ranks=0; break;
        }
        
        switch( (spd_data[2]) &amp; 0x7 )
        {
            case 0: sdram_widht=4; break;
            case 1: sdram_widht=8; break;
            case 2: sdram_widht=16; break;
            case 3: sdram_widht=32; break;
            default: ranks=0; break;
        }
        switch( (spd_data[3]) &amp; 0x7 )
        {
            case 0: primary_bus=8; break;
            case 1: primary_bus=16; break;
            case 2: primary_bus=32; break;
            case 3: primary_bus=64; break;
            default: primary_bus=0; break;
        }

                    mode1=((rows-8)&lt;&lt;2)&amp;0x1C;
                    mode1|= ((columns-8)&lt;&lt;5) &amp; 0xE0;
                    mode1|= ((ranks-1)&lt;&lt;8) ;
                    mode1|= (1&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         U32 total_size=size/8*primary_bus/sdram_widht*ranks;
         BRDC_printf(_BRDC(&quot;\nCOLUMNS \t\t%d\nROWS    \t\t%d\nBANKS   \t\t%d\nRANKS   \t\t%d\nSDRAM SIZE   \t\t%d \nSDRAM WITH \t\t%d\nPRIMARY BUS \t\t%d\nTOTAL SIZE \t\t%d [MB]\n&quot;),
                columns, rows, banks, ranks, size, sdram_widht, primary_bus, total_size );


        
         BRDC_printf(_BRDC(&quot;\nMODE1 :\t\t0x%X\n\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    



        {
            U32 mode3=0;
            if( SdramSource )
                mode3|=1;
            if( SdramFullSpeed )
                mode3|=0x20;

            if( SdramFifoOutRestart )
                mode3|=0x100;

            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    // управление источником и режимом полной скорости
        }

        
        pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0C, SdramTestSequence  );   // 0x100 - включение тестового режима





    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
     for( int kk=0; ; kk++ )
    {
        U32 status;
        U32 loop=0;
        int flag_init=0;
        for( int jj=0; jj&lt;8; jj++ )
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;

            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 200 ); loop++;

            // Проверка чтения регистра STATUS
            {
                if( 0xFFFF == status )
                {
                    BRDC_printf( _BRDC(&quot;\n\n&quot;)); 
                    throw( _BRDC( &quot;STATUS=0xFFFF - Ошибка чтения регистра STATUS&quot;));
                }
            }

            if( status &amp; 0x800) 
            {
                flag_init=1;
                break;
            }
        }
        
        if( 1==flag_init )
        {
         BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
         break;
        } else
        {
            //throw( _BRDC(&quot;Не удалось инициализировать DDR память&quot;) );
            BRDC_printf( _BRDC(&quot;Restart: %kk                  \r&quot;), kk );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; ~0x20000 );  // CONF_REG
            Sleep( 400 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; 0x20000 );   // CONF_REG
        }
    }
    {




        if( 1==SdramFifoMode )
        { // Режим FIFO 
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

            //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x14 ); // Режим FIFO
            BRDC_printf( _BRDC(&quot;\r\nРежим FIFO\r\n&quot;)  );
        } else
        { // Режим с автоматическим чтением

            // Начало активной зоны
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, SdramAzBase &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, SdramAzBase &gt;&gt; 16 );

            U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
            U32 AzEnd;

            if( -1==SdramAzSize ) 
            {
                AzEnd= SdramAzBase + size - 1;
            } else
            {
                AzEnd= SdramAzBase + SdramAzSize*(1024/4) - 1;
            }

            SdramAzSizeOfKb = (AzEnd+1-SdramAzBase)/(256);
            BRDC_printf( _BRDC(&quot;\r\nРежим с автоматическим чтением\r\n&quot;)  );
            BRDC_printf( _BRDC(&quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot;), SdramAzBase  );
            BRDC_printf( _BRDC(&quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot;), AzEnd  );
            BRDC_printf( _BRDC(&quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot;), SdramAzSizeOfKb/1024, SdramAzSize );
            
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, AzEnd &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, AzEnd &gt;&gt; 16 );

        }
    

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 2 );  // Сброс FIFO

        if( SdramFifoOutRestart )
        {
            U32 mode3=0;
            mode3=pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x0B );    
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 | 0x200 );    // сброс входного FIFO
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    
        }

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 0 );  

    }


}


//! 
#define TRDIND_ID 0x100
#define TRDIND_INSTNUM 0x107
#define TRD_DDR4_ID 0xE7

int TF_TestStrm::PrepareDDR4( void )
{
    BRDCHAR log_out[1024];
    //int ret;

    U32 ii;
    U32 trdId;
    U32 trdInst;

    U32     spd_addr[] = { 2, 3, 4, 5, 12, 13 };
    U32     spd_data[sizeof( spd_addr ) / sizeof( U32 )];
    U32     confreg;

    ////Поиск тетрады TRD_DDR4
    //for (ii = 1; ii&lt;8; ii++)
    //{
    //  trdId = pBrd-&gt;RegPeekInd( ii, TRDIND_ID );
    //  if (trdId == TRD_DDR4_ID)
    //  {
    //      trdInst = pBrd-&gt;RegPeekInd( ii, TRDIND_INSTNUM );
    //      if (trdInst == m_SdramInst)
    //      {
    //          trdDDR4 = ii;
    //          break;
    //      }
    //  }
    //}

    //if (trdDDR4 == 0)
    //{
    //  BRDC_printf( _BRDC( &quot;ERROR : Тетрада DDR4 не нейдена \n&quot; ) );
    //  return -1;
    //}
    //else
    //  BRDC_printf( _BRDC( &quot;Номер тетрада DDR4 : %d\n&quot; ), trdDDR4 );

    U32 trdDDR4 = this-&gt;trdNo;

    // Сброс тетрады 
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 1 );
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 0 );

    //Чтение данных ПЗУ SPD

    for (ii = 0; ii&lt;sizeof( spd_addr ) / sizeof( U32 ); ii++)
    {
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_ADDR, spd_addr[ii] );
        //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_SPD_CTRL, 1);
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_CTRL, 2 );

        spd_data[ii] = pBrd-&gt;RegPeekInd( trdDDR4, TRDIND_SPD_DATA );
    }

    // Byte 2
    // Проверка типа памяти (DDR4 SDRAM - 0xC) 
    spd_data[0] &amp;= 0xFF;
    if (spd_data[0] != 0xC)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Неверный тип памяти (0x%X). Ожидается 0xC\r\n&quot; ), spd_data[0] );
        throw(log_out);
    }

    // Byte 3
    // Проверка типа модуля
    spd_data[1] &amp;= 0x7;
    if (spd_data[1] != 0x3)
    {
        switch (spd_data[1])
        {
        case 0x0:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UNDEFINED\&quot;\r\n&quot; ) );
            break;
        case 0x1:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;RDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x2:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x3: //тип модуля (SO-DIMM - 0x3)
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;SODIMM\&quot;\r\n&quot; ) );
            break;
        case 0x4:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;LRDIMM\&quot;\r\n&quot; ) );
            break;
        default: break;
        }
    }

    // Byte 4
    // Total SDRAM capacity, in megabits
    U32 sdram_capacity;
    switch (spd_data[2] &amp; 0xF)
    {
    case 0:
        sdram_capacity = 256;
        break;
    case 1:
        sdram_capacity = 512;
        break;
    case 2:
        sdram_capacity = 1024;
        break;
    case 3:
        sdram_capacity = 2048;
        break;
    case 4:
        sdram_capacity = 4096;
        break;
    case 5:
        sdram_capacity = 8198;
        break;
    case 6:
        sdram_capacity = 16384;
        break;
    case 7:
        sdram_capacity = 32768;
        break;
    case 8:
        sdram_capacity = 12288; // 12Gb
        break;
    case 9:
        sdram_capacity = 24576; // 24Gb
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти, Мбит):&quot; ), sdram_capacity );

    U32 bank_addr_bits = (spd_data[2] &gt;&gt; 4) &amp; 0x3;
    bank_addr_bits += 2;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса банка):&quot; ), bank_addr_bits );

    U32 bank_group_bits = (spd_data[2] &gt;&gt; 6) &amp; 0x3;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число груп банков):&quot; ), bank_group_bits );


    // Byte 5
    U32 col_addr_bits = spd_data[3] &amp; 0x7;
    col_addr_bits += 9;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса колонки):&quot; ), col_addr_bits );

    U32 row_addr_bits = (spd_data[3] &gt;&gt; 3) &amp; 0x7;
    row_addr_bits += 12;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса строки):&quot; ), row_addr_bits );


    // Byte 12
    // Организация модуля
    U32 sdram_width;
    switch (spd_data[4] &amp; 0x7)
    {
    case 0:
        sdram_width = 4;
        break;
    case 1:
        sdram_width = 8;
        break;
    case 2:
        sdram_width = 16;
        break;
    case 3:
        sdram_width = 32;
        break;
    default:;
    }
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины памяти):&quot; ), sdram_width );

    // Number of Package Panks per DIMM
    U32 ranks = (spd_data[4] &gt;&gt; 3) &amp; 0x7;
    ranks += 1;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число ранков):&quot; ), ranks );

    // Byte 13
    // Module Memory Bus Width
    U32 primary_bus_width;
    switch (spd_data[5] &amp; 0x7)
    {
    case 0:
        primary_bus_width = 8;
        break;
    case 1:
        primary_bus_width = 16;
        break;
    case 2:
        primary_bus_width = 32;
        break;
    case 3:
        primary_bus_width = 64;
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины модуля):&quot; ), primary_bus_width );

    U32 module_capacity = (sdram_capacity / 8)*(primary_bus_width / sdram_width)*ranks;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти модуля МБайт)&quot; ), module_capacity );

    //g_SdramSize = module_capacity * 262144;

    U32 mode1 = 0;
    mode1 |= ((row_addr_bits - 8) &amp; 0x7) &lt;&lt; 2;
    mode1 |= ((col_addr_bits - 8) &amp; 0x7) &lt;&lt; 5;
    mode1 |= (ranks == 1) ? 0 : 0x100;
    mode1 |= 0x2200;

    // Разрешение инициализации памяти
    //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_MODE1, 0);
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE1, mode1 );

    // Ожидание окончания инициализации памяти DDR4
    BRDC_printf( _BRDC( &quot;\n\t%-46s\n&quot; ), _BRDC( &quot;Инициализации модуля DDR4...&quot; ) );
    int attempt;
    int attempt_max = 100;
    U32 status;

    for (attempt = 0; attempt&lt;attempt_max; attempt++)
    {
        status = pBrd-&gt;RegPeekDir( trdDDR4, TRDREG_STATUS );

        if (status &amp; 0x800)
            break;
        else
            Sleep( 100 );
    }

    if (attempt == attempt_max)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Первышен интервал ожидания инициализации модуля DDR4\r\n&quot; ) );
        throw(log_out);
    }

    if (SdramFifoMode == 1)
    {
        // Установка режима FIFO
        U32 mode2 = 0x10; // FIFO_MODE
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );
        BRDC_printf( _BRDC( &quot;\t%-46s\n&quot; ), _BRDC( &quot;Режим FIFO&quot; ) );
    }
    else
    {
        // Режим активной зоны
        U32 mode2 = 0;
        //Установка блокировки сброса входного FIFO
        //mode2 |= (SdramFifoInRstBlock == 1) ? 0x100 : 0;
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );

        U32 azbase_reg_l = SdramAzBase &amp; 0xFFFF;
        U32 azbase_reg_h = (SdramAzBase &gt;&gt; 16) &amp; 0xFFFF;

        U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
        U32 AzEnd;

        if (-1 == SdramAzSize)
        {
            AzEnd = SdramAzBase + size - 1;
        }
        else
        {
            AzEnd = SdramAzBase + SdramAzSize*(1024 / 4) - 1;
        }

        SdramAzSizeOfKb = (AzEnd + 1 - SdramAzBase) / (256);
        BRDC_printf( _BRDC( &quot;\r\nРежим с автоматическим чтением\r\n&quot; ) );
        BRDC_printf( _BRDC( &quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot; ), SdramAzBase );
        BRDC_printf( _BRDC( &quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot; ), AzEnd );
        BRDC_printf( _BRDC( &quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
\n\n&quot;</span> ), <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a85566787d675d133c8bea95d400077da">SdramWrVelocity</a> );</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    }</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    <span class="keywordflow">if</span>(  (<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a70c2172dcad6f4fd04895a8e89f6f09f">BlockRd</a>!=0 || 0!=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad1fe0e1cd3ab902fd4995e5145fadf59">isRestart</a>) &amp;&amp; <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a23c8bf960d20599d1a98b473a90de309">BlockError</a>!=0)</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    {</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;        BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n\nПроверка завершена. \n&quot;</span>) );</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;        <span class="comment">//BRDC_printf( _BRDC(&quot;Скорость передачи: %d Мбит/с  ( %10.1f Мбайт/с ) \n&quot;), velocity, rd0.VelocityAvarage );</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;        <span class="comment">//BRDC_printf( _BRDC(&quot;Скорость передачи: %10.4g Гбит/с  ( %10.1f Мбайт/с ) \n&quot;), velocity, rd0.VelocityAvarage );</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;        BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n\nERROR: Число ошибок: %d\n&quot;</span>), <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a1defd28d7222d8153ce6f9589f793779">TotalError</a> );</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;        <span class="keywordflow">switch</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">isTest</a> )</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;        {</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;            <span class="keywordflow">case</span> 6: <span class="comment">// 128</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;                    BRDC_printf( _BRDC(<span class="stringliteral">&quot;\nСписок ошибок 0: \n&quot;</span>) );</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;                    <span class="comment">//BRDC_printf(_BRDC(&quot;%s\n&quot;), rd0.testBuf.report_word_error());</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;                    printf( <span class="stringliteral">&quot;%s\n&quot;</span>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a09903ea0588d6b471e51a372bf914f86">testBuf</a>.report_word_error(0) );</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;                    BRDC_printf( _BRDC(<span class="stringliteral">&quot;\nСписок ошибок 1: \n&quot;</span>) );</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;                    <span class="comment">//BRDC_printf(_BRDC(&quot;%s\n&quot;), rd0.testBuf.report_word_error());</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;                    printf( <span class="stringliteral">&quot;%s\n&quot;</span>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a09903ea0588d6b471e51a372bf914f86">testBuf</a>.report_word_error(1) );</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;            <span class="keywordflow">case</span> 7:</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;            <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;            <span class="comment">//case 9:</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;                {</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;                    BRDC_printf( _BRDC(<span class="stringliteral">&quot;\nСписок ошибок 0: \n&quot;</span>) );</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;                    <span class="comment">//BRDC_printf(_BRDC(&quot;%s\n&quot;), rd0.testBuf.report_word_error());</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;                    printf( <span class="stringliteral">&quot;%s\n&quot;</span>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a09903ea0588d6b471e51a372bf914f86">testBuf</a>.report_word_error(0) );</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;                    BRDC_printf( _BRDC(<span class="stringliteral">&quot;\nСписок ошибок 1: \n&quot;</span>) );</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;                    <span class="comment">//BRDC_printf(_BRDC(&quot;%s\n&quot;), rd0.testBuf.report_word_error());</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;                    printf( <span class="stringliteral">&quot;%s\n&quot;</span>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a09903ea0588d6b471e51a372bf914f86">testBuf</a>.report_word_error(1) );</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;                    BRDC_printf( _BRDC(<span class="stringliteral">&quot;\nСписок ошибок 2: \n&quot;</span>) );</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;                    <span class="comment">//BRDC_printf(_BRDC(&quot;%s\n&quot;), rd0.testBuf.report_word_error());</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;                    printf( <span class="stringliteral">&quot;%s\n&quot;</span>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a09903ea0588d6b471e51a372bf914f86">testBuf</a>.report_word_error(2) );</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;                    BRDC_printf( _BRDC(<span class="stringliteral">&quot;\nСписок ошибок 3: \n&quot;</span>) );</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;                    <span class="comment">//BRDC_printf(_BRDC(&quot;%s\n&quot;), rd0.testBuf.report_word_error());</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;                    printf( <span class="stringliteral">&quot;%s\n&quot;</span>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a09903ea0588d6b471e51a372bf914f86">testBuf</a>.report_word_error(3) );</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;                };</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;            <span class="keywordflow">default</span>:</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;                BRDC_printf( _BRDC(<span class="stringliteral">&quot;\nСписок ошибок: \n&quot;</span>) ); <span class="comment">// rd0.TotalError </span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;                <span class="comment">//BRDC_printf(_BRDC(&quot;%s\n&quot;), rd0.testBuf.report_word_error());</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;                printf( <span class="stringliteral">&quot;%s\n&quot;</span>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a09903ea0588d6b471e51a372bf914f86">testBuf</a>.report_word_error() );</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;        }</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;        BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n Press any key\n&quot;</span>) );</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;        getch();</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span>( (<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a70c2172dcad6f4fd04895a8e89f6f09f">BlockRd</a>==0) &amp;&amp; (0==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad1fe0e1cd3ab902fd4995e5145fadf59">isRestart</a>) )</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    {</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;        BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n\nERROR:  Данные не приняты \n&quot;</span>) );</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;        BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n\nПроверка завершена с ошибками \n&quot;</span>) );</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    }   <span class="keywordflow">else</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    {</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;        BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n\nПроверка завершена.  Ошибок нет \n&quot;</span>) );</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;        <span class="comment">//BRDC_printf( _BRDC(&quot;Скорость передачи: %d Мбит/с  ( %10.1f Мбайт/с ) \n&quot;), velocity, rd0.VelocityAvarage );</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;        <span class="comment">//BRDC_printf( _BRDC(&quot;Скорость передачи: %10.4g Гбит/с  ( %10.1f Мбайт/с ) \n&quot;), velocity, rd0.VelocityAvarage );</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    }</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a4aa48f5c3f23fdf700023057f208598f">isSdram0Test</a> )</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    {</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;        <span class="keywordflow">if</span>( 0==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a53eeae11a9087ad981467da81a0013e1">sdram0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a23c8bf960d20599d1a98b473a90de309">BlockError</a> &amp;&amp; <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a53eeae11a9087ad981467da81a0013e1">sdram0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a70c2172dcad6f4fd04895a8e89f6f09f">BlockRd</a>!=0 )</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;        {</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;            BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n\nSODIMM 0 -   Ошибок нет \n&quot;</span>) );</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span>( 0==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a53eeae11a9087ad981467da81a0013e1">sdram0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a70c2172dcad6f4fd04895a8e89f6f09f">BlockRd</a> )</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;        {</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;            BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n\nERROR:  SODIMM 0 - Данные не приняты \n&quot;</span>) );</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;            </div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;        } <span class="keywordflow">else</span> </div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;        {</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;            BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n\nERROR:  Ошибка тестирования SODIMM 0 \n&quot;</span>) );</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;            BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n\nSODIMM 0 -   Список ошибок: \n&quot;</span>) );</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab0500512e497ee0b20ba4ca985cbc288">GetTestResult</a>( 0x3C2 );</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;            BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n\n&quot;</span>) );</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;        }</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    }</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#abc2fb6ca42dd9d891bb4820a9ba1e2c3">isSdram1Test</a> )</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    {</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;        <span class="keywordflow">if</span>( 0==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a9f520fa2b93bc6cf773570b6ccfaa18c">sdram1</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a23c8bf960d20599d1a98b473a90de309">BlockError</a> &amp;&amp; <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a9f520fa2b93bc6cf773570b6ccfaa18c">sdram1</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a70c2172dcad6f4fd04895a8e89f6f09f">BlockRd</a>!=0 )</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;        {</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;            BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n\nSODIMM 1 -   Ошибок нет \n&quot;</span>) );</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span>( 0==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a9f520fa2b93bc6cf773570b6ccfaa18c">sdram1</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a70c2172dcad6f4fd04895a8e89f6f09f">BlockRd</a> )</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;        {</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;            BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n\nERROR:  SODIMM 1 - Данные не приняты \n&quot;</span>) );</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;            </div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;        } <span class="keywordflow">else</span> </div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;        {</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;            BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n\nERROR:  Ошибка тестирования SODIMM 1 \n&quot;</span>) );</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;            BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n\nSODIMM 1 -   Список ошибок: \n&quot;</span>) );</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab0500512e497ee0b20ba4ca985cbc288">GetTestResult</a>( 0x3D2 );</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;            BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n\n&quot;</span>) );</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;        }</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    }</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#af3ea17fc5f6f3d06bb85249ec54e380a">isFdspMgtCheck</a> )</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    {</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;        <span class="keywordflow">if</span>( 0==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a4d08390722567bc9aa8d0bdeab75828b">mgt</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a23c8bf960d20599d1a98b473a90de309">BlockError</a> &amp;&amp; <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a4d08390722567bc9aa8d0bdeab75828b">mgt</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a70c2172dcad6f4fd04895a8e89f6f09f">BlockRd</a>!=0 )</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;        {</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;            BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n\nFDSP_MGT -   Ошибок нет \n&quot;</span>) );</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span>( 0==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a4d08390722567bc9aa8d0bdeab75828b">mgt</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a70c2172dcad6f4fd04895a8e89f6f09f">BlockRd</a> )</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;        {</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;            BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n\nERROR: FDSP_MGT -   Данные не приняты \n&quot;</span>) );</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;        } <span class="keywordflow">else</span> </div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;        {</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;            BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n\nERROR:  Ошибка тестирования FDSP_MGT  \n&quot;</span>) );</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;            BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n\nFDSP_MGT -   Список ошибок: \n&quot;</span>) );</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab0500512e497ee0b20ba4ca985cbc288">GetTestResult</a>( 0x3E2 );</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;            BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n\n&quot;</span>) );</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;        }</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    }</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">    //// Вывод времени приёма блоков</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment"></span>    <span class="comment">//BRDC_printf( _BRDC(&quot;\n\nВремя приёма блоков\n&quot;) );</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <span class="comment">//U32 prev_time = m_TimeBlockStart;</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    <span class="comment">//for( int ii=0; ii&lt;m_TimeBlockIndex; ii++ )</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    <span class="comment">//{</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    <span class="comment">//  U32 rc_time = m_TimeBlockReceive[ii] - m_TimeBlockStart;</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    <span class="comment">//  U32 interval= m_TimeBlockReceive[ii] - prev_time;</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    <span class="comment">//  BRDC_printf( _BRDC( &quot;  %2d  %10d  %10d\n&quot;), ii, rc_time, interval );</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    <span class="comment">//  prev_time = m_TimeBlockReceive[ii];</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    <span class="comment">//}</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n\n&quot;</span>) );</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;}</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;</div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a7b49d85195ae24da0e506acd3da44724">  724</a></span>&#160;UINT  WINAPI    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a7b49d85195ae24da0e506acd3da44724">TF_TestStrm::ThreadFunc</a>( LPVOID   lpvThreadParm )</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;{</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html">TF_TestStrm</a> *test=(<a class="code" href="../../d3/d65/class_t_f___test_strm.html">TF_TestStrm</a>*)lpvThreadParm;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    UINT ret;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    <span class="keywordflow">if</span>( !test )</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    ret=test-&gt;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab7f184373a67111161aa334df7e81ffd">Execute</a>();</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    <span class="keywordflow">return</span> ret;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;}</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a44becba26aac50a6f37e84e68f04c042">  734</a></span>&#160;UINT  WINAPI    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a44becba26aac50a6f37e84e68f04c042">TF_TestStrm::ThreadFuncIsvi</a>( LPVOID   lpvThreadParm )</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;{</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html">TF_TestStrm</a> *test=(<a class="code" href="../../d3/d65/class_t_f___test_strm.html">TF_TestStrm</a>*)lpvThreadParm;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    UINT ret;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    <span class="keywordflow">if</span>( !test )</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;    Sleep( 200 );</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;    ret=test-&gt;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aeb2ef354bc7836e3e67d855f65498797">ExecuteIsvi</a>();</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    <span class="keywordflow">return</span> ret;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;}</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;</div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a2d39be6572481057315358350e068b96">  746</a></span>&#160;UINT  WINAPI    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a2d39be6572481057315358350e068b96">TF_TestStrm::ThreadFuncCheck0</a>( LPVOID   lpvThreadParm )</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;{</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html">TF_TestStrm</a> *test=(<a class="code" href="../../d3/d65/class_t_f___test_strm.html">TF_TestStrm</a>*)lpvThreadParm;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    UINT ret;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;    <span class="keywordflow">if</span>( !test )</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    ret=test-&gt;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a77c49002a3e3f8f5f3790da682aa4b57">ExecuteCheck0</a>();</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    <span class="keywordflow">return</span> ret;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;}</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a98438d32f231165db82be2462849e4cd">  756</a></span>&#160;UINT  WINAPI    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a98438d32f231165db82be2462849e4cd">TF_TestStrm::ThreadFuncCheck1</a>( LPVOID   lpvThreadParm )</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;{</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html">TF_TestStrm</a> *test=(<a class="code" href="../../d3/d65/class_t_f___test_strm.html">TF_TestStrm</a>*)lpvThreadParm;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    UINT ret;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    <span class="keywordflow">if</span>( !test )</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;    ret=test-&gt;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab70dea9e446be4c8bdfe3afa9414fcad">ExecuteCheck1</a>();</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;    <span class="keywordflow">return</span> ret;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;}</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#ae60c8459584685bf60666e28f7edbb8e">  766</a></span>&#160;UINT  WINAPI    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae60c8459584685bf60666e28f7edbb8e">TF_TestStrm::ThreadFuncCheck2</a>( LPVOID   lpvThreadParm )</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;{</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html">TF_TestStrm</a> *test=(<a class="code" href="../../d3/d65/class_t_f___test_strm.html">TF_TestStrm</a>*)lpvThreadParm;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;    UINT ret;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;    <span class="keywordflow">if</span>( !test )</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;    ret=test-&gt;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a82f13cf7ef21c36b8665cddf750d3276">ExecuteCheck2</a>();</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    <span class="keywordflow">return</span> ret;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;}</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;</div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#ae31ff790ff1678fcf7daed626b7362b0">  776</a></span>&#160;UINT  WINAPI    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae31ff790ff1678fcf7daed626b7362b0">TF_TestStrm::ThreadFuncCheck3</a>( LPVOID   lpvThreadParm )</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;{</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html">TF_TestStrm</a> *test=(<a class="code" href="../../d3/d65/class_t_f___test_strm.html">TF_TestStrm</a>*)lpvThreadParm;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    UINT ret;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    <span class="keywordflow">if</span>( !test )</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;    ret=test-&gt;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#acc6bd6160c18b8cf2a2b88db27880d73">ExecuteCheck3</a>();</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;    <span class="keywordflow">return</span> ret;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;}</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">//! Установка параметров по умолчанию</span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a54479e418e556710ddd6314ad4e71d12">  788</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a54479e418e556710ddd6314ad4e71d12">TF_TestStrm::SetDefault</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;{</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    <span class="keywordtype">int</span> ii=0;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isShowParam&quot;</span>,         <span class="stringliteral">&quot;0&quot;</span>, (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aec8cd7ee6e5cfe79a99f90fe2e905c90">isShowParam</a>, <span class="stringliteral">&quot;1 - отображение параметров&quot;</span> );</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;CntBuffer&quot;</span>,           <span class="stringliteral">&quot;16&quot;</span>, (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a38843104c4edaf50b8f286cb2ea9c860">CntBuffer</a>, <span class="stringliteral">&quot;число буферов стрима&quot;</span> );</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;CntBlockInBuffer&quot;</span>,    <span class="stringliteral">&quot;512&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#adaf759c8b40c5b4684952ff6a908a150">CntBlockInBuffer</a>, <span class="stringliteral">&quot;Число блоков в буфере&quot;</span> );</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;SizeBlockOfWords&quot;</span>,    <span class="stringliteral">&quot;2048&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a11b6d63543d5d59c3d2d38a5a8f10110">SizeBlockOfWords</a>, <span class="stringliteral">&quot;Размер блока в словах&quot;</span> );</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isCycle&quot;</span>,             <span class="stringliteral">&quot;1&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab6698afcf926c2548f0ffd974976cd59">isCycle</a>, <span class="stringliteral">&quot;1 - Циклический режим работы стрима&quot;</span> );</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isRestart&quot;</span>,           <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad1fe0e1cd3ab902fd4995e5145fadf59">isRestart</a>, <span class="stringliteral">&quot;1 - Перезапуск АЦП  );
    array_cfg[ii++]=STR_CFG(  0, &quot;isSystem&quot;,            &quot;0&quot;,  (U32*)&amp;isSystem, &quot;1 - выделение системной памяти&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;isAgreeMode&quot;,         &quot;0&quot;,  (U32*)&amp;isAgreeMode, &quot;1 - согласованный режим" );

    array_cfg[ii++]=STR_CFG(  0, &quot;trdNo&quot;,   &quot;4&quot;,  (U32*)&amp;trdNo, &quot;Номер тетрады" );
    array_cfg[ii++]=STR_CFG(  0, &quot;strmNo&quot;,  &quot;0&quot;,  (U32*)&amp;strmNo, &quot;Номер стрма" );
    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram&quot;, &quot;0&quot;,  (U32*)&amp;isSdram, &quot;1 - тетрада SDRAM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;SdramSource&quot;, &quot;0&quot;,  (U32*)&amp;SdramSource, &quot;Источник данных для SDRAM: 0 - АЦП, 1 - FDSP&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramTestSequence&quot;,   &quot;0&quot;,  (U32*)&amp;SdramTestSequence, &quot;0x100 - включение 256-ти разрядной тестовой последовательности на входе SDRAM&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramFullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;SdramFullSpeed, &quot;1 - включение работы на полной скорости, требует установки SdramTestSequence=0x100&quot; );



    array_cfg[ii++]=STR_CFG(  0, &quot;SdramFifoMode&quot;,   &quot;0&quot;,  (U32*)&amp;SdramFifoMode, &quot;1 - режим FIFO&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramFifoOutRestart&quot;, &quot;0&quot;,  (U32*)&amp;SdramFifoOutRestart, &quot; 1 - перезапуск только выходного FIFO тетрады TRD_DDR3x&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramAzBase&quot;, &quot;0&quot;,  (U32*)&amp;SdramAzBase, &quot;Начало активной зоны. &quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramAzSize&quot;, &quot;-1&quot;,  (U32*)&amp;SdramAzSize, &quot;Конец активной зоны. Если -1, то конец активной зоны определяется по размеру буфера стрима&quot; );
    
    
    array_cfg[ii++]=STR_CFG(  0, &quot;isDDC&quot;,   &quot;0&quot;,  (U32*)&amp;isDDC, &quot;1 - DDC, 0 - ADC&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;isTest&quot;,  &quot;0&quot;,  (U32*)&amp;isTest, &quot;0 - нет, 1 - проверка псевдослучайной последовательности, 2 - проверка тестовой последовательности&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;isMainTest&quot;,  &quot;0&quot;,  (U32*)&amp;isMainTest, &quot;1 - включение режима тестирования в тетраде MAIN&quot; );

    fnameAdcParam=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdcParam&quot;,    &quot;examadc.ini&quot;,  (U32*)&amp;fnameAdcParam, &quot;имя файла параметров для режима АЦП" );

    fnameDdcParam=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;DdcParam&quot;,    &quot;examddc.ini&quot;,  (U32*)&amp;fnameDdcParam, &quot;имя файла параметров для режима DDC&quot; );

    fnameAdmReg=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdmReg&quot;,      &quot;adcreg.ini&quot;,  (U32*)&amp;fnameAdmReg, &quot;имя файла регистров (выполняется после старта стрима)&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmReg&quot;,    &quot;0&quot;,  (U32*)&amp;isAdmReg, &quot;1 - разрешение записи регистров из файла AdmReg&quot; );

    fnameAdmReg2=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdmReg2&quot;,     &quot;adcreg2.ini&quot;,  (U32*)&amp;fnameAdmReg2, &quot;имя файла регистров (выполняется после старта стрима)&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmReg2&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmReg2, &quot;1 - разрешение записи регистров из файла AdmReg2&quot; );

    fnameIsvi=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;ISVI_FILE&quot;,   &quot;&quot;,  (U32*)&amp;fnameIsvi, &quot;имя файла данных ISVI&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;ISVI_HEADER&quot;, &quot;0&quot;,  (U32*)&amp;IsviHeaderMode, &quot;режим формирования суффикса ISVI, 0 - нет, 1 - DDC, 2 - ADC&quot; );


    array_cfg[ii++]=STR_CFG(  0, &quot;FifoRdy&quot;,     &quot;0&quot;,  (U32*)&amp;isFifoRdy, &quot;1 - генератор тестовой последовательности анализирует флаг готовности FIFO&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;Cnt1&quot;,    &quot;0&quot;,  (U32*)&amp;Cnt1, &quot;Число тактов записи в FIFO, 0 - постоянная запись в FIFO&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;Cnt2&quot;,    &quot;0&quot;,  (U32*)&amp;Cnt2, &quot;Число тактов паузы при записи в FIFO&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;DataType&quot;,    &quot;0&quot;,  (U32*)&amp;DataType, &quot;Тип данных при фиксированном типе блока, 6 - счётчик, 8 - псевдослучайная последовательность&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;DataFix&quot;, &quot;0&quot;,  (U32*)&amp;DataFix, &quot;1 - фиксированный тип блока, 0 - данные в блоке записят от номера блока" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isTestCtrl&quot;,  &quot;0&quot;,  (U32*)&amp;isTestCtrl, &quot;1 - подготовка тетрады TEST_CTRL&quot; );


    array_cfg[ii++]=STR_CFG(  0, &quot;TestSeq&quot;,         &quot;0&quot;,  (U32*)&amp;TestSeq, &quot;Значение регистра TEST_SEQ&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFMC&quot;,           &quot;0&quot;,  &amp;isFMC, &quot;Подготовка субмодуля FMC&quot; );


    DirName=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;DirName&quot;,     &quot;d:\\&quot;,  (U32*)&amp;DirName, &quot;путь файлов&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isWriteFile&quot;,         &quot;0&quot;,  &amp;isWriteFile, &quot;1 - запись в файл&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;DiskBufferMax&quot;,           &quot;0&quot;,  &amp;DiskBufferMax, &quot;общее число буферов записи&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;FileBufferMax&quot;,           &quot;0&quot;,  &amp;FileBufferMax, &quot;число буферов в одном файле" );

    array_cfg[ii++]=STR_CFG(  0, &quot;CHAN_IN&quot;,     &quot;0&quot;,  (U32*)&amp;maskChanIn,  &quot;разрешение каналов для приёма&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;CHAN_OUT&quot;,    &quot;0&quot;,  (U32*)&amp;maskChanOut, &quot;разрешение каналов для передачи&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;GEN&quot;, &quot;150000000&quot;,  (U32*)&amp;genValue, &quot;частота генератора [Гц]&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdsp&quot;,  &quot;0&quot;,  (U32*)&amp;isFdsp, &quot;1 - подготовка ПЛИС ЦОС" );

    m_sFdspPldBase=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;FdspPldBase&quot;,     &quot;&quot;, (U32*)&amp;m_sFdspPldBase, &quot;Имя файла базовой прошивки ПЛИС ЦОС" );


    array_cfg[ii++]=STR_CFG(  0, &quot;FDSP_CHECK_REG&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCheckReg, &quot;1 -прроверка обращения к регистрам ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspShowMgtErr&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspShowMgtErr, &quot; 1 -отображение счётчика ошибок MGT&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0Start&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh0Start, &quot;1 - разрешение передачи через канал 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0Prs&quot;, &quot;0&quot;,  (U32*)&amp;isAdmCh0Prs, &quot;1 - включение тестового режима для канала 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1Prs&quot;, &quot;0&quot;,  (U32*)&amp;isAdmCh1Prs, &quot;1 - включение тестового режима для канала 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh0Prs&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspCh0Prs, &quot;1 - включение тестового режима для канала 0 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1Start&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh1Start, &quot;1 - разрешение передачи через канал 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh1Prs&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspCh1Prs, &quot;1 - включение тестового режима для канала 1 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0FullSpeed&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh0FullSpeed, &quot;1 -включение максимальной скорости для канала 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1FullSpeed&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh1FullSpeed, &quot;1 - включение максимальной скорости для канала 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh0FullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCh0FullSpeed, &quot;1 - включение максимальной скорости для канала 0 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh1FullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCh1FullSpeed, &quot;1 - включение максимальной скорости для канала 1 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtCheck&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtCheck, &quot;1 - проверка потока данных на соответствие PSD256&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtReady&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtReady, &quot;1 - установка постоянной готовности к приёму по MGT&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspSysmon&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspSysmon, &quot;1 - чтение регистров системного монитора на ПЛИС ЦОС" );


    array_cfg[ii++]=STR_CFG(  0, &quot;isSdramEnable&quot;,   &quot;0&quot;,  (U32*)&amp;isSdramEnable, &quot;Инициализация SDRAM: 0 - нет, 1 - SODIMM0, 3 - SODIMM0 и SODIMM1&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram0Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram0Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram0TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram0Adr, &quot;Начальный адрес для проверки памяти&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram1Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram1Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram1TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram1Adr, &quot;Начальный адрес для проверки памяти&quot; );


    m_sAdcIni=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdcIni&quot;,      &quot;&quot;, (U32*)&amp;m_sAdcIni, &quot;Имя файла инициализации АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdcPrepare&quot;,    &quot;0&quot;,  (U32*)&amp;isAdcPrepare, &quot;1 - подготовка субмодуля АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;MaskMode0&quot;,   &quot;0x2018&quot;,  (U32*)&amp;m_MaskMode0, &quot;Маска для программирования регистра MODE0 при запуске" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isRemoteEnable&quot;,  &quot;0&quot;,  (U32*)&amp;m_isRemoteEnable, &quot;1 - разрешение установки соединения с удалённой ПЛИС&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFillAfterCheck&quot;,    &quot;0&quot;,  (U32*)&amp;m_isFillAfterCheck, &quot;1 - заполнение памяти после проверки&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isCheckCompletion&quot;,   &quot;0&quot;,  (U32*)&amp;m_isCheckCompletion, &quot;1 - проверка CompletionTimeout&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSimulink&quot;,  &quot;0&quot;,    (U32*)&amp;m_isSimulink, &quot;1 - подключение к Simulink&quot; );

    

    max_item=ii;

   {
    char str[1024];
    for( int ii=0; ii&lt;max_item; ii++ )
    {
        sprintf( str, &quot;%s  %s&quot;, array_cfg[ii].name, array_cfg[ii].def );
        GetParamFromStr( str );
    }


   }

}

//! Расчёт параметров
void TF_TestStrm::CalculateParams( void )
{
    SizeBlockOfBytes = SizeBlockOfWords * 4;                        // Размер блока в байтах
    SizeBuferOfBytes    = CntBlockInBuffer * SizeBlockOfBytes  ;    // Размер буфера в байтах
    SizeStreamOfBytes   = CntBuffer * SizeBuferOfBytes;             // Общий размер буфера стрима

    ShowParam();
}

//! Отображение параметров
void TF_TestStrm::ShowParam( void )
{

    if( 1==isShowParam )
    {
        TF_WorkParam::ShowParam();

        BRDC_printf( _BRDC(&quot;Общий размер буфера стрима: %d МБ\n\n&quot;), SizeStreamOfBytes/(1024*1024) );
    }

    if( isWriteFile )
    {
        __int64 file_size = SizeBuferOfBytes;
        file_size *=FileBufferMax;

        __int64 disk_size = SizeBuferOfBytes;
        disk_size *=DiskBufferMax;

        __int64 file_cnt = disk_size/file_size;
        __int64 file_cnt_x =disk_size%file_size;

        if( file_cnt_x )
            file_cnt++;

        file_size /=1024*1024;
        disk_size /=1024*1024;

        BRDC_printf( _BRDC( &quot;Размер одного файла:   %10I64d МБ\n&quot;), file_size );
        BRDC_printf( _BRDC( &quot;Общий размер данных:   %10I64d МБ\n&quot;), disk_size );
        BRDC_printf( _BRDC( &quot;Число  файлов:   %I64d \n\n&quot;), file_cnt );
    }
}


U32 TF_TestStrm::Execute( void )
{
    rd0.testBuf.buf_check_start( 32, 64 );

    
    if( isWriteFile )
        BufWriteStart();

    //Sleep( 100 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

    
    //if( 1==isFdspOutCh0 )
    /*
    {
        //pBrd-&gt;RegPokeInd( 8, 11, 0x17 ); // включение тестового режима FI0
        //pBrd-&gt;RegPokeInd( 8, 11, 0x07 );

        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );
    } 
    */
    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();


    U32 trd=4;
    
    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );


    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );

    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    Sleep( 1 );
    */

    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();

    /*
    if( isSdram0Test )
        Sdram0Start();

    if( isSdram0Test )
        Sdram1Start();
    */

    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x02 ); // разрешение анализа готовности FIFO в тетраде TRD_DDR3x
        //  pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        } else
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x01 ); // разрешение анализа готовности FIFO в тетраде TRD_FDSP
        }
    }


    U32 *ptrBuf0=pBrd-&gt;StreamGetBufByNum( rd0.Strm, 0 );

    m_TimeBlockStart=GetTickCount();

    pBrd-&gt;StreamStart( rd0.Strm );

    //{
    //  U32 mode3=pBrd-&gt;RegPeekInd( 5, 0x0B );
    //  //mode3|=0x40;
    //  mode3&amp;=~0x40;
    //  pBrd-&gt;RegPokeInd( 5, 0x0B, mode3 );
    //  BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n MODE3: 0x%.4X \n&quot;), mode3 );
    //}

    //Sleep(1);
    /*
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }
    */
    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        }
    }

    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0Enable();

    if( isAdmCh1Start )
        m_pFDSP-&gt;Ch1Enable();
    


    if( isTestCtrl )
    {
        StartTestCtrl();
    }


    if( isAdmReg2 )
        PrepareAdmReg( fnameAdmReg2, 0 );

    if( isFdsp )
        m_pFDSP-&gt;SetFullSpeedMode( isAdmCh0FullSpeed, isAdmCh1FullSpeed, isFdspCh0FullSpeed, isFdspCh1FullSpeed );

    if( isSdram0Test ) 
        Sdram0Start();

    if( isSdram1Test ) 
        Sdram1Start();

    //pBrd-&gt;RegPokeInd( 9, 0x10, 0x020 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );  

    
    //if( 1==isFdspOutCh0 )
    {
        /*
        pBrd-&gt;RegPokeInd( 8, 11, 0x17 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        */

        //pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        //pBrd-&gt;RegPokeInd( 9, 0x10, 0 );

        //pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС
      //pBrd-&gt;RegPokeInd( 9, 0, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС

        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        //pBrd-&gt;RegPokeInd( 8, 9, 0x100 );  // запуск потока из ПЛИС ЦОС
  } 

    if( isFdspMgtReady )
    {
        pBrd-&gt;RegPokeInd( 8, 0x3E0, 0x10 );
    }

    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 1  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }

    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }

    if( isAdcPrepare )
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( 4, 0, mode0 );
    }


    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 2  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }



    flagFirstBlock=0;
    rd0.time_last=rd0.time_start=GetTickCount();

    sdram0.time_last=sdram0.time_start=rd0.time_start;
    sdram1.time_last=sdram1.time_start=rd0.time_start;
    mgt.time_last=mgt.time_start=rd0.time_start;        

    U32 current_time;
    for( ; ; )
    {
        if( Terminate )
        {
            //printf( &quot;\nTerminate=%d\n&quot;, Terminate );
            break;
        }

        ReceiveData( &amp;rd0 );
        current_time = GetTickCount();
        CalculateVelocity( &amp;sdram0, current_time, 10000, 2 );
        CalculateVelocity( &amp;sdram1, current_time, 10000, 2 );
        CalculateVelocity( &amp;mgt, current_time, 10000, 1 );

        //Sleep( 100 );
    }

    if( isWriteFile )
        BufWriteStop();

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    if( isTestCtrl )
    {
        pBrd-&gt;RegPokeInd( 1, 0x1E, 0 );
        pBrd-&gt;RegPokeInd( 1, 0x1C, 0 );
    }


    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    Sleep( 1400 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );   
    

    lc_status=4;
    Sleep( 100 );
    return 1;
}




void TF_TestStrm::ReceiveData(  ParamExchange *pr )
{
    U32 *ptr;
    U32 *ptrBlock;
    U32 mode=0;
    mode |= pr-&gt;DataType&lt;&lt;8;
    mode |= pr-&gt;DataFix&lt;&lt;7;

    int ret;
    int kk;

    //pr-&gt;BlockRd++;
    //Sleep( 10 );
    //return;

    for( kk=0; kk&lt;16; kk++ )
    {

        if( Terminate )
        {
            break;
        }

        ret=pBrd-&gt;StreamGetBuf( pr-&gt;Strm, &amp;ptr );
        if( ret )
        { // Проверка буфера стрима

            if( m_TimeBlockIndex&lt;32 )
            {
                U32 curr_time = GetTickCount();
                m_TimeBlockReceive[m_TimeBlockIndex]=curr_time;
                m_TimeBlockIndex++;
            }

            m_ptrCurrentBlock = ptr;
            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_start();

            SetEvent( m_EventCheck0Start );
            //SetEvent( m_EventCheck1Start );
            //SetEvent( m_EventCheck2Start );
            //SetEvent( m_EventCheck3Start );

            if( 0==flagFirstBlock )
            {
                currentTime=rd0.time_last=rd0.time_start=GetTickCount();
                flagFirstBlock=1;

                FILE *outFile = fopen( &quot;first_data.bin&quot;, &quot;wb&quot; );
                fwrite(  ptr, 32768, 1, outFile );
                fclose( outFile );
            }

            if( isWriteFile )
            {
                ret=BufWrite( ptr, SizeBuferOfBytes );
                if( ret )
                    Stop();
            }

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                ptrBlock=ptr+ii*SizeBlockOfWords;
                if( isIsvi )
                    IsviStep( ptrBlock );

                if( 1==isTest )
                    pr-&gt;testBuf.buf_check_psd( ptrBlock, SizeBlockOfWords );
                    //int a=0;
                else if( 2==isTest )
                    pr-&gt;testBuf.buf_check( ptrBlock, pr-&gt;BlockRd, SizeBlockOfWords, BlockMode );
                else if( 6==isTest )
                    pr-&gt;testBuf.buf_check_psd128_low( ptrBlock, SizeBlockOfWords );
                else if( 7==isTest )
                {
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 0 );
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                }
                else if( 8==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                }
                else if( 9==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                    int ret;
                    ret=pr-&gt;testBuf.buf_check_cnt256_single( ptrBlock, SizeBlockOfWords );
                    //if( ret )
                    //  this-&gt;Stop();
                }
                pr-&gt;BlockRd++;
            }

             if( (6==isTest) || (7==isTest) || (8==isTest) )
             {
                int flag1=0;
                int flag2=0;
                int flag3=0;

                Sleep(1);

                HANDLE aHandle[4] = { m_EventCheck0Result, m_EventCheck1Result, m_EventCheck2Result, m_EventCheck3Result };

                for( ; ; )
                {
                    //int ret1=WaitForSingleObject( m_EventCheck1Result, 0 );
                    //int ret2=WaitForSingleObject( m_EventCheck2Result, 0 );
                    //int ret3=WaitForSingleObject( m_EventCheck3Result, 0 );
                    ret = WaitForMultipleObjects( 1, aHandle, TRUE, 200 );
                    if( Terminate )
                    {
                        break;
                    }
                    if( (WAIT_OBJECT_0&lt;=ret) &amp;&amp; ((WAIT_OBJECT_0+3)&gt;=ret) )
                    {
                        break;
                    }
                    //Sleep(1);
                }
             }


            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_step();

            if( m_isFillAfterCheck )
            {
                U32 *dst=ptr;
                for( int ii=0; ii&lt;SizeBlockOfWords*CntBlockInBuffer; ii++ )
                {
                    *ptr++=0xBBBBBBBB;
                }
            }


            if( isAgreeMode )
            {
                //getch();
                pBrd-&gt;StreamGetBufDone( pr-&gt;Strm );
            }

            if( (isRestart&gt;=1) &amp;&amp; (pr-&gt;BlockRd==(CntBuffer*CntBlockInBuffer) ) )
            {
                Sleep( 100 );
                if( 0==SdramFifoOutRestart )
                    pr-&gt;testBuf.restart();
                if( 1==isRestart )
                 RestartAdc();
                else if( 2==isRestart )
                    RestartTrd();
                else if( 3==isRestart )
                    RestartTrdAndSdram();
            }

        } else
        {
            //Sleep( 0 );
            pr-&gt;freeCycle++;
            break;
        }
    }
    Sleep( 0 );

    
    currentTime = GetTickCount();
    if( (currentTime - pr-&gt;time_last)&gt;4000 )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*SizeBlockOfBytes/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v;

        v = 1000.0*(pr-&gt;BlockRd)*SizeBlockOfBytes/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
        pr-&gt;freeCycleZ=pr-&gt;freeCycle;
        pr-&gt;freeCycle=0;
    
    }
    //Sleep(1);
    

}



U32 TF_TestStrm::ExecuteCheck0( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck0Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck0Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck1( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck1Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck1Result );
        }

    }

    return 0;
}

U32 TF_TestStrm::ExecuteCheck2( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck2Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck2Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck3( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck3Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck3Result );
        }

    }

    return 0;
}


void TF_TestStrm::PrepareAdm( void )
{
    U32 trd=trdNo;
    U32 ii;
    U32 id, id_mod, ver;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады\n&quot;) );


    id = pBrd-&gt;RegPeekInd( trd, 0x100 );
    id_mod = pBrd-&gt;RegPeekInd( trd, 0x101 );
    ver = pBrd-&gt;RegPeekInd( trd, 0x102 );

    //pBrd-&gt;RegPokeInd( trd, 0, 0x2038 );

    BRDC_printf( _BRDC(&quot;\nТетрада %d  ID: 0x%.2X MOD: %d  VER: %d.%d \n\n&quot;),
        trd, id, id_mod, (ver&gt;&gt;8) &amp; 0xFF, ver&amp;0xFF );

    BRDC_printf( _BRDC(&quot; Сброс тетрады TRD %2d &quot;), trd );
    pBrd-&gt;RegPokeInd( trd, 0, 1 );
    for( int ii=1; ii&lt;32; ii++ )
    {
        pBrd-&gt;RegPokeInd( trd, ii, 0 );
    }
    pBrd-&gt;RegPokeInd( trd, 0, 0 );
    BRDC_printf( _BRDC(&quot; - Ok\n&quot;) );


    {
        U32 reg2F0;
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x4383 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x000 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

    }

    //if( fnameDDS )
    //  PrepareDDS();


    if( isMainTest )
        PrepareMain();


    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( isTestCtrl )
        PrepareTestCtrl();
    

    //if( isFMC )
    //  PrepereFMC();

    if( isAdcPrepare )
        PrepareAdc( m_sAdcIni );

    if( isAdmReg )
        PrepareAdmReg( fnameAdmReg, 1 );

    if( 1==isSdram )
        PrepareDDR3();

    if(2==isSdram )
        PrepareSDRAM();

    if(4 == isSdram)
        PrepareDDR4();

    if( isFdsp )
        PrepareFDSP();

    IsviStatus=0;
    IsviCnt=0;
    isIsvi=0;
    if( fnameIsvi )
    {
        IsviStatus=1;
        isIsvi=1;
    }
    /*
    pBrd-&gt;RegPokeInd( trd, 25, 3 );
    pBrd-&gt;RegPokeInd( trd, 16, 3 );
    pBrd-&gt;RegPokeInd( trd, 0x13, 0);
    pBrd-&gt;RegPokeInd( trd, 28, 0 );
    */
    //pBrd-&gt;RegPokeInd( trd, 0x1B, 0x100 );

//      pBrd-&gt;RegPokeInd( trdSdram, 0, 1 );

    //PrepareSwitch();

}




//! Подготовка MAIN
void TF_TestStrm::PrepareMain( void )
{

    BRDC_printf( _BRDC(&quot;В тетраде MAIN установлен режим формирования псевдослучайной последовательности\n&quot;) );
    pBrd-&gt;RegPokeInd( 0, 12, 1 );  // Регистр TEST_MODE[0]=1 - режим формирования псевдослучайной последовательности
    pBrd-&gt;RegPokeInd( 0, 0, 2 );   // Сброс FIFO - перевод в начальное состояние
 Sleep( 1 );
    pBrd-&gt;RegPokeInd( 0, 0, 0 );
    Sleep( 1 );
}

void TF_TestStrm::IsviStep( U32* ptr )
{
    int ii;
    if( (1==IsviStatus) || (4==IsviStatus ) )
    {
        for( ii=0; ii&lt;SizeBlockOfWords; ii++ ) bufIsvi[ii]=ptr[ii];
        IsviStatus++;
    }
}

void TF_TestStrm::WriteFlagSinc(int flg, int isNewParam)
{
    int fs = -1;
    int val[2];

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    val[0] = flg;
    val[1] = isNewParam;
    write( fs, val, 8 );
    close( fs );
}

int  TF_TestStrm::ReadFlagSinc(void)
{
    int fs = -1;
    int flg;

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    read( fs, &amp;flg, 4 );
    close( fs );

    return flg;
}

void TF_TestStrm::WriteDataFile( U32 *pBuf, U32 sizew )
{
    char fname[256];
    sprintf( fname, &quot;%s.bin&quot;, fnameIsvi );
    int     fl = sopen(fname, O_WRONLY|O_BINARY|O_CREAT|O_TRUNC, SH_DENYNO, S_IWRITE|S_IREAD);
    U32     ii;

    if( fl==-1 )
    {
        return;
    }

    
    write( fl, pBuf, sizew*4 );

    write( fl, IsviHeaderStr, IsviHeaderLen );

    close( fl );
}


U32 TF_TestStrm::ExecuteIsvi( void )
{
    for( ; ; )
    {
        if( Terminate )
        {
            break;
        }


        int ii;
        int rr;
        switch( IsviStatus )
        {
            case 2: // Подготовка суффикса
                {
                    IsviHeaderStr[0]=0;
                    /*
                    switch( IsviHeaderMode )
                    {
                        case 1:  SetFileHeaderDdc( SizeBlockOfWords, IsviHeaderStr ); break;
                        case 2:  SetFileHeaderAdc( SizeBlockOfWords, IsviHeaderStr ); break;
                    }
                    */
                    IsviHeaderLen = strlen( IsviHeaderStr );
                    WriteFlagSinc(0,0);
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0xffffffff);

                    IsviCnt++;
                    IsviStatus=3;
                }
                break;

            case 3:
                {
                  rr=ReadFlagSinc();
                  if( 0==rr )
                      IsviStatus=4;

                }
                break;

            case 4:
                // Ожидание получения данных
                Sleep( 100 );
                break;

            case 5:
                {
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0 );
                    IsviStatus=3;
                    IsviCnt++;
                }
                break;

        }

        Sleep( 100 );
    }
    IsviStatus=100;
    return 0;
}

/*
//! Подготовка DDS
void TF_TestStrm::PrepareDDS( void )
{

    if( pDds )
        delete pDds;

    pDds = new TF_TestDDS( fnameDDS );
}
*/

#define TRD_CTRL 1

#define REG_MUX_CTRL  0x0F
#define REG_GEN_CNT1  0x1A
#define REG_GEN_CNT2  0x1B
#define REG_GEN_CTRL  0x1E
#define REG_GEN_SIZE  0x1F
#define TRD_DIO_IN    6
#define TRD_CTRL      1
//#define TRD_DIO_IN
//! Подготовка TEST_CTRL

void TF_TestStrm::PrepareTestCtrl( void )
{
    U32 trd=1;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады TEST_CTRL\n&quot;) );

    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( !isFifoRdy )
        BlockMode |=0x1000;

    U32 block_mode=BlockMode;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 1 );

          //U32 mode0=pBrd-&gt;RegPeekInd( TRD_DIO_IN, 0 );
         // pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 2 );

          Sleep( 1 );

          //pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_MUX_CTRL, 1 );

          U32  val=SizeBlockOfBytes/4096;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_SIZE, val );

          if( block_mode &amp; 0x80 )
          {
            BRDC_printf( _BRDC(&quot;Используется сокращённая тестовая последовательность\r\n&quot;) );
          } else
          {
            BRDC_printf( _BRDC(&quot;Используется полная тестовая последовательность\r\n&quot;) );
          }


          if( Cnt1 || Cnt2 )
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, Cnt1 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, Cnt2 );
            float sp=1907.348632812 * (Cnt1-1)/(Cnt1+Cnt2-2);
            BRDC_printf( _BRDC(&quot;Установлено ограничение скорости формирования потока:  %6.1f МБайт/с \r\nREG_CNT1=%d  REGH_CNT2=%d   \r\n&quot;), sp, Cnt1, Cnt2 );
            if( block_mode&amp;0x1000 )
            {
             BRDC_printf( _BRDC(&quot;Установлен режим без ожидания готовности FIFO\r\n\r\n&quot;) );
            } else
            {
             BRDC_printf( _BRDC(&quot;Установлено ожидание готовности FIFO \r\n\r\n&quot;)        );
            }
          }  else
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, 0 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, 0 );
            BRDC_printf( _BRDC(&quot;Установлено формирование потока на максимальной скорости: 1907 МБайт/с \r\nУстановлено ожидание готовности FIFO \r\n\r\n&quot;)        );
          }


}

//! Запуск TestCtrl
void TF_TestStrm::StartTestCtrl( void )
{

          U32 ctrl=0x20;
          ctrl|=BlockMode;
          if( Cnt1 || Cnt2 )
           ctrl|=0x40;

          if( !isFifoRdy )
              ctrl |=0x1000;
        //  ctrl&amp;= ~0x1000;
         //BRDC_printf( &quot;TEST_CTRL: REG_GEN_CTRL = 0x%.4X \r\n&quot;, ctrl );
                
         pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, ctrl );  // Запуск DIO_IN

         //U32 mode0=pBrd-&gt;RegPeekInd( 6, 0 );  
         //mode0 |=0x30;
         //pBrd-&gt;RegPokeInd( 6, 0, mode0 );     // Запуск DIO_IN


}

//! Подготовка SDRAM
void TF_TestStrm::PrepareSDRAM( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={3, 4, 5, 17, 18, 36, 40, 42, 30, 13};
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    U32     DDR2_trdNo = 5;

    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 

    //----------- Reading SPD data ---------------------------------------------
    //{
    //  U32 Bytes_Num;
    //  U32 val;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, 0);
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //  Bytes_Num=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  Bytes_Num&amp;=0xFF;
    //  for(ii=0;ii&lt;Bytes_Num;ii++)
    //  {
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii);
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //      val=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //      BRDC_printf(&quot;Byte %03d: - 0x%02X\n&quot;, ii, val &amp; 0xFF);
    //  }
    //}


    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    }
    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 mode1=0;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
                    columns=spd_data[1] &amp; 0xFF; // Num of columns
                    columns=(columns-8) &amp; 7;
                    rows=spd_data[0] &amp; 0xFF; // Num of Rows
                    rows=(rows-8) &amp; 7;
                    {
                            U32 bank_width;
        
                            if ((spd_data[3] &amp; 0xFF)==4)
                                    bank_width = 2;
                            else
                                    bank_width = 3;
        
                            bank_width &amp;= 0xFF; // Num of Banks
                            banks=(bank_width==2) ? 0 : 1;
                    }
        
                    ranks=spd_data[2] &amp; 0x3; // Num of Ranks
                    ranks=(ranks==0) ? 0 : 1;

                    mode1=(rows&lt;&lt;2) | (columns&lt;&lt;5) | (ranks&lt;&lt;8) | (banks&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         BRDC_printf(_BRDC(&quot;COLUMNS :\t\t%d;\nROWS    :\t\t%d;\nBANKS   :\t\t%d;\nRANKS   :\t\t%d;\n&quot;),
            spd_data[1] &amp; 0xFF, spd_data[0] &amp; 0xFF, spd_data[3] &amp; 0xFF, (spd_data[2] &amp; 0x3)+1);
        
         BRDC_printf(_BRDC(&quot;MODE1 :\t\t0x%X\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    {
        U32 CAS_latency;
        float Twr;
        U32 Twr_value;
        U32 latency_reg;

        if (spd_data[4] &amp; 0x8)
            CAS_latency = 3;
        else if (spd_data[4] &amp; 0x10)
            CAS_latency = 4;
        else if (spd_data[4] &amp; 0x20)
            CAS_latency = 5;
        else if (spd_data[4] &amp; 0x40)
            CAS_latency = 6;
        else
             BRDC_printf( _BRDC(&quot;ERROR!: Неверное значение СAS\r\n&quot;));

        Twr = ((spd_data[5] &amp; 0xFF) &gt;&gt; 2) + ((spd_data[5] &amp; 0x3) * 0.25);
//      Twr_value = (U32)ceil(Twr * 0.250);
//      latency_reg = (Twr_value&lt;&lt;4) | CAS_latency;
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_LATENCY_REG, latency_reg);    // CONF_REG
         BRDC_printf(_BRDC(&quot;Twr=%f ns\n&quot;), Twr);
    }

    

    //----------------------------------------------------------------------------
    {
        U32 CAS_latency;
        float Trfc;
        U32 Subfield_A;
        U32 Subfield_B;
        U32 Trfc_value;

        Subfield_A=spd_data[6] &amp; 1;
        Subfield_B=(spd_data[6] &gt;&gt; 1) &amp; 7;

        Trfc=256*Subfield_A;
        switch (Subfield_B)
        {
        case 0 :
            Trfc+=0.0;
            break;
        case 1 :
            Trfc+=0.25;
            break;
        case 2 :
            Trfc+=0.33;
            break;
        case 3 :
            Trfc+=0.5;
            break;
        case 4 :
            Trfc+=0.66;
            break;
        case 5 :
            Trfc+=0.75;
            break;

        default:
            ;
        }
        Trfc+=spd_data[7] &amp; 0xFF;

//      Trfc_value = (U32)ceil(Trfc * 0.250);
         BRDC_printf(_BRDC(&quot;Trfc=%f ns\n&quot;), Trfc);
    }

    //----------------------------------------------------------------------------
    {
        U32 Tras=spd_data[8] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Tras=%d ns\n&quot;), Tras);
    }
    //----------------------------------------------------------------------------
    {
        U32 prim_width=spd_data[9] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Primary SDRAM width x%d \n&quot;), prim_width);
    }
    ///----------------------------------------------------------------------------

    //return;
    
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
        

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x0);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x1);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0x100C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0x140C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0x300C);

    //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0x0300);


        /*
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x3);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x0);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x10, 0x3); // CHAN 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x13, 0x81);    // FSRC 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x14, 0x0); // FDVR 
        */

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
    



    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
    {
        U32 status;
        U32 loop=0;
        do
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;
            
            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 300 ); loop++;
        }while( !(status &amp; 0x800));
    }
     BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
    {
        U32 DDR2_mode0;
        DDR2_mode0=pBrd-&gt;RegPeekInd( DDR2_trdNo, TRDIND_MODE0);
        DDR2_mode0|=0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO
        DDR2_mode0&amp;=~0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO


        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 2 );  // Сброс FIFO
        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 0 );  // Сброс FIFO

    //return;

        DDR2_mode0|=0x0030;
        //DDR2_mode0|=0x0010;
        BRDC_printf( _BRDC(&quot;DDR_mode0: %.4X \n&quot;), DDR2_mode0 );

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  

        //pBrd-&gt;RegPokeInd( DDR2_trdNo, 0, 0x2038 );  // Запуск DIO_IN
        //pBrd-&gt;RegPokeInd(ADC_trdNo, TRDIND_MODE1, 0x80);  // Переключение тетрады ADC на тестовую последовательность 
    }


}

//! Подготовка DDR3
void TF_TestStrm::PrepareDDR3( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={ 4, 5, 7, 8, 10, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 26, 27, 28, 29 };
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    //U32       DDR2_trdNo = 5;
    U32     DDR2_trdNo = this-&gt;trdNo;

    //BRDC_printf( _BRDC( &quot;\nТетрада памяти: %d   &quot;), DDR2_trdNo );

    // Проверка идентификатора тетрады 
    {
        U32 trdId = pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x100 );
        if( (0x9B == trdId) || (0x8F==trdId) )
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Ok\n\n&quot;), trdId );
        } else
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Error\n\n&quot;), trdId );
            throw( _BRDC( &quot;Тетрада TRD_DDR3x не обнаружена&quot;));
        }
    }


    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 



    
    ////for( ii=0; ii&lt;16; ii++ )
    //int xx=0;
    //for( ii=4; ;  )
    //{
    //  U32 adr=3;
    //  U32 data;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii );
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2 );

    //  data=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  //printf( &quot;%5d 0x%.2X  \n&quot;, ii, data );
    //  printf( &quot;%5d 0x%.2X  \r&quot;, xx, data ); xx++;
    //  Sleep( 100 );
    //}
    //

    U32 status;
    //for( ; ; )
    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2);
        /*
        for( ; ; )
        {
            status = pBrd-&gt;RegPeekDir( DDR2_trdNo, 0 );
            if( status &amp; 1 )
                break;
            Sleep( 2 );

        }
        */
        
        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
        printf( &quot;%d SPD[%d] = 0x%.2X  %d \n&quot;, ii, spd_addr[ii], spd_data[ii], spd_data[ii] );
    }

    // Проверка наличия SPD или имитатора SPD
    {
        if( (0xFF==spd_data[0]) || (0xFF==spd_data[1]) || (0xFF==spd_data[2]) )
        {
            throw( _BRDC( &quot;Память не установлена") );
        }

    }

        U32 mode1=0;

    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
        U32 size;
        U32 primary_bus;
        U32 sdram_widht;

        switch( (spd_data[0]&gt;&gt;4) &amp; 0x7 )
        {
            case 0: banks = 3; break;
            case 1: banks = 4; break;
            case 2: banks = 5; break;
            case 3: banks = 6; break;
            default: banks=0; break;
        }
        
        switch(spd_data[0] &amp; 0xF )
        {
            case 0: size=256; break;
            case 1: size=512; break;
            case 2: size=1024; break;
            case 3: size=2048; break;
            case 4: size=4096; break;
            case 5: size=8192; break;
            case 6: size=16384; break;
            default: size=0;

        }

        switch( (spd_data[1]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: rows=12; break;
            case 1: rows=13; break;
            case 2: rows=14; break;
            case 3: rows=15; break;
            case 4: rows=16; break;
            default: rows=0; break;
        }
    
        switch( (spd_data[1] &amp; 0x7 ) )
        {
            case 0: columns=9; break;
            case 1: columns=10; break;
            case 2: columns=11; break;
            case 3: columns=12; break;
            default: columns=0; break;
        }
    
    
        switch( (spd_data[2]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: ranks=1; break;
            case 1: ranks=2; break;
            case 2: ranks=3; break;
            case 3: ranks=4; break;
            default: ranks=0; break;
        }
        
        switch( (spd_data[2]) &amp; 0x7 )
        {
            case 0: sdram_widht=4; break;
            case 1: sdram_widht=8; break;
            case 2: sdram_widht=16; break;
            case 3: sdram_widht=32; break;
            default: ranks=0; break;
        }
        switch( (spd_data[3]) &amp; 0x7 )
        {
            case 0: primary_bus=8; break;
            case 1: primary_bus=16; break;
            case 2: primary_bus=32; break;
            case 3: primary_bus=64; break;
            default: primary_bus=0; break;
        }

                    mode1=((rows-8)&lt;&lt;2)&amp;0x1C;
                    mode1|= ((columns-8)&lt;&lt;5) &amp; 0xE0;
                    mode1|= ((ranks-1)&lt;&lt;8) ;
                    mode1|= (1&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         U32 total_size=size/8*primary_bus/sdram_widht*ranks;
         BRDC_printf(_BRDC(&quot;\nCOLUMNS \t\t%d\nROWS    \t\t%d\nBANKS   \t\t%d\nRANKS   \t\t%d\nSDRAM SIZE   \t\t%d \nSDRAM WITH \t\t%d\nPRIMARY BUS \t\t%d\nTOTAL SIZE \t\t%d [MB]\n&quot;),
                columns, rows, banks, ranks, size, sdram_widht, primary_bus, total_size );


        
         BRDC_printf(_BRDC(&quot;\nMODE1 :\t\t0x%X\n\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    



        {
            U32 mode3=0;
            if( SdramSource )
                mode3|=1;
            if( SdramFullSpeed )
                mode3|=0x20;

            if( SdramFifoOutRestart )
                mode3|=0x100;

            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    // управление источником и режимом полной скорости
        }

        
        pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0C, SdramTestSequence  );   // 0x100 - включение тестового режима





    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
     for( int kk=0; ; kk++ )
    {
        U32 status;
        U32 loop=0;
        int flag_init=0;
        for( int jj=0; jj&lt;8; jj++ )
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;

            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 200 ); loop++;

            // Проверка чтения регистра STATUS
            {
                if( 0xFFFF == status )
                {
                    BRDC_printf( _BRDC(&quot;\n\n&quot;)); 
                    throw( _BRDC( &quot;STATUS=0xFFFF - Ошибка чтения регистра STATUS&quot;));
                }
            }

            if( status &amp; 0x800) 
            {
                flag_init=1;
                break;
            }
        }
        
        if( 1==flag_init )
        {
         BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
         break;
        } else
        {
            //throw( _BRDC(&quot;Не удалось инициализировать DDR память&quot;) );
            BRDC_printf( _BRDC(&quot;Restart: %kk                  \r&quot;), kk );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; ~0x20000 );  // CONF_REG
            Sleep( 400 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; 0x20000 );   // CONF_REG
        }
    }
    {




        if( 1==SdramFifoMode )
        { // Режим FIFO 
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

            //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x14 ); // Режим FIFO
            BRDC_printf( _BRDC(&quot;\r\nРежим FIFO\r\n&quot;)  );
        } else
        { // Режим с автоматическим чтением

            // Начало активной зоны
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, SdramAzBase &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, SdramAzBase &gt;&gt; 16 );

            U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
            U32 AzEnd;

            if( -1==SdramAzSize ) 
            {
                AzEnd= SdramAzBase + size - 1;
            } else
            {
                AzEnd= SdramAzBase + SdramAzSize*(1024/4) - 1;
            }

            SdramAzSizeOfKb = (AzEnd+1-SdramAzBase)/(256);
            BRDC_printf( _BRDC(&quot;\r\nРежим с автоматическим чтением\r\n&quot;)  );
            BRDC_printf( _BRDC(&quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot;), SdramAzBase  );
            BRDC_printf( _BRDC(&quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot;), AzEnd  );
            BRDC_printf( _BRDC(&quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot;), SdramAzSizeOfKb/1024, SdramAzSize );
            
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, AzEnd &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, AzEnd &gt;&gt; 16 );

        }
    

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 2 );  // Сброс FIFO

        if( SdramFifoOutRestart )
        {
            U32 mode3=0;
            mode3=pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x0B );    
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 | 0x200 );    // сброс входного FIFO
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    
        }

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 0 );  

    }


}


//! 
#define TRDIND_ID 0x100
#define TRDIND_INSTNUM 0x107
#define TRD_DDR4_ID 0xE7

int TF_TestStrm::PrepareDDR4( void )
{
    BRDCHAR log_out[1024];
    //int ret;

    U32 ii;
    U32 trdId;
    U32 trdInst;

    U32     spd_addr[] = { 2, 3, 4, 5, 12, 13 };
    U32     spd_data[sizeof( spd_addr ) / sizeof( U32 )];
    U32     confreg;

    ////Поиск тетрады TRD_DDR4
    //for (ii = 1; ii&lt;8; ii++)
    //{
    //  trdId = pBrd-&gt;RegPeekInd( ii, TRDIND_ID );
    //  if (trdId == TRD_DDR4_ID)
    //  {
    //      trdInst = pBrd-&gt;RegPeekInd( ii, TRDIND_INSTNUM );
    //      if (trdInst == m_SdramInst)
    //      {
    //          trdDDR4 = ii;
    //          break;
    //      }
    //  }
    //}

    //if (trdDDR4 == 0)
    //{
    //  BRDC_printf( _BRDC( &quot;ERROR : Тетрада DDR4 не нейдена \n&quot; ) );
    //  return -1;
    //}
    //else
    //  BRDC_printf( _BRDC( &quot;Номер тетрада DDR4 : %d\n&quot; ), trdDDR4 );

    U32 trdDDR4 = this-&gt;trdNo;

    // Сброс тетрады 
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 1 );
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 0 );

    //Чтение данных ПЗУ SPD

    for (ii = 0; ii&lt;sizeof( spd_addr ) / sizeof( U32 ); ii++)
    {
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_ADDR, spd_addr[ii] );
        //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_SPD_CTRL, 1);
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_CTRL, 2 );

        spd_data[ii] = pBrd-&gt;RegPeekInd( trdDDR4, TRDIND_SPD_DATA );
    }

    // Byte 2
    // Проверка типа памяти (DDR4 SDRAM - 0xC) 
    spd_data[0] &amp;= 0xFF;
    if (spd_data[0] != 0xC)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Неверный тип памяти (0x%X). Ожидается 0xC\r\n&quot; ), spd_data[0] );
        throw(log_out);
    }

    // Byte 3
    // Проверка типа модуля
    spd_data[1] &amp;= 0x7;
    if (spd_data[1] != 0x3)
    {
        switch (spd_data[1])
        {
        case 0x0:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UNDEFINED\&quot;\r\n&quot; ) );
            break;
        case 0x1:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;RDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x2:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x3: //тип модуля (SO-DIMM - 0x3)
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;SODIMM\&quot;\r\n&quot; ) );
            break;
        case 0x4:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;LRDIMM\&quot;\r\n&quot; ) );
            break;
        default: break;
        }
    }

    // Byte 4
    // Total SDRAM capacity, in megabits
    U32 sdram_capacity;
    switch (spd_data[2] &amp; 0xF)
    {
    case 0:
        sdram_capacity = 256;
        break;
    case 1:
        sdram_capacity = 512;
        break;
    case 2:
        sdram_capacity = 1024;
        break;
    case 3:
        sdram_capacity = 2048;
        break;
    case 4:
        sdram_capacity = 4096;
        break;
    case 5:
        sdram_capacity = 8198;
        break;
    case 6:
        sdram_capacity = 16384;
        break;
    case 7:
        sdram_capacity = 32768;
        break;
    case 8:
        sdram_capacity = 12288; // 12Gb
        break;
    case 9:
        sdram_capacity = 24576; // 24Gb
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти, Мбит):&quot; ), sdram_capacity );

    U32 bank_addr_bits = (spd_data[2] &gt;&gt; 4) &amp; 0x3;
    bank_addr_bits += 2;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса банка):&quot; ), bank_addr_bits );

    U32 bank_group_bits = (spd_data[2] &gt;&gt; 6) &amp; 0x3;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число груп банков):&quot; ), bank_group_bits );


    // Byte 5
    U32 col_addr_bits = spd_data[3] &amp; 0x7;
    col_addr_bits += 9;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса колонки):&quot; ), col_addr_bits );

    U32 row_addr_bits = (spd_data[3] &gt;&gt; 3) &amp; 0x7;
    row_addr_bits += 12;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса строки):&quot; ), row_addr_bits );


    // Byte 12
    // Организация модуля
    U32 sdram_width;
    switch (spd_data[4] &amp; 0x7)
    {
    case 0:
        sdram_width = 4;
        break;
    case 1:
        sdram_width = 8;
        break;
    case 2:
        sdram_width = 16;
        break;
    case 3:
        sdram_width = 32;
        break;
    default:;
    }
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины памяти):&quot; ), sdram_width );

    // Number of Package Panks per DIMM
    U32 ranks = (spd_data[4] &gt;&gt; 3) &amp; 0x7;
    ranks += 1;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число ранков):&quot; ), ranks );

    // Byte 13
    // Module Memory Bus Width
    U32 primary_bus_width;
    switch (spd_data[5] &amp; 0x7)
    {
    case 0:
        primary_bus_width = 8;
        break;
    case 1:
        primary_bus_width = 16;
        break;
    case 2:
        primary_bus_width = 32;
        break;
    case 3:
        primary_bus_width = 64;
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины модуля):&quot; ), primary_bus_width );

    U32 module_capacity = (sdram_capacity / 8)*(primary_bus_width / sdram_width)*ranks;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти модуля МБайт)&quot; ), module_capacity );

    //g_SdramSize = module_capacity * 262144;

    U32 mode1 = 0;
    mode1 |= ((row_addr_bits - 8) &amp; 0x7) &lt;&lt; 2;
    mode1 |= ((col_addr_bits - 8) &amp; 0x7) &lt;&lt; 5;
    mode1 |= (ranks == 1) ? 0 : 0x100;
    mode1 |= 0x2200;

    // Разрешение инициализации памяти
    //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_MODE1, 0);
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE1, mode1 );

    // Ожидание окончания инициализации памяти DDR4
    BRDC_printf( _BRDC( &quot;\n\t%-46s\n&quot; ), _BRDC( &quot;Инициализации модуля DDR4...&quot; ) );
    int attempt;
    int attempt_max = 100;
    U32 status;

    for (attempt = 0; attempt&lt;attempt_max; attempt++)
    {
        status = pBrd-&gt;RegPeekDir( trdDDR4, TRDREG_STATUS );

        if (status &amp; 0x800)
            break;
        else
            Sleep( 100 );
    }

    if (attempt == attempt_max)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Первышен интервал ожидания инициализации модуля DDR4\r\n&quot; ) );
        throw(log_out);
    }

    if (SdramFifoMode == 1)
    {
        // Установка режима FIFO
        U32 mode2 = 0x10; // FIFO_MODE
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );
        BRDC_printf( _BRDC( &quot;\t%-46s\n&quot; ), _BRDC( &quot;Режим FIFO&quot; ) );
    }
    else
    {
        // Режим активной зоны
        U32 mode2 = 0;
        //Установка блокировки сброса входного FIFO
        //mode2 |= (SdramFifoInRstBlock == 1) ? 0x100 : 0;
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );

        U32 azbase_reg_l = SdramAzBase &amp; 0xFFFF;
        U32 azbase_reg_h = (SdramAzBase &gt;&gt; 16) &amp; 0xFFFF;

        U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
        U32 AzEnd;

        if (-1 == SdramAzSize)
        {
            AzEnd = SdramAzBase + size - 1;
        }
        else
        {
            AzEnd = SdramAzBase + SdramAzSize*(1024 / 4) - 1;
        }

        SdramAzSizeOfKb = (AzEnd + 1 - SdramAzBase) / (256);
        BRDC_printf( _BRDC( &quot;\r\nРежим с автоматическим чтением\r\n&quot; ) );
        BRDC_printf( _BRDC( &quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot; ), SdramAzBase );
        BRDC_printf( _BRDC( &quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot; ), AzEnd );
        BRDC_printf( _BRDC( &quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
&quot;</span> );</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isSystem&quot;</span>,            <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5b097ad55a2e15bf063248fd4eaa39ae">isSystem</a>, <span class="stringliteral">&quot;1 - выделение системной памяти&quot;</span> );</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isAgreeMode&quot;</span>,         <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a863641e79c8da168d7aea400627e5ff7">isAgreeMode</a>, <span class="stringliteral">&quot;1 - согласованный режим  );

    array_cfg[ii++]=STR_CFG(  0, &quot;trdNo&quot;,   &quot;4&quot;,  (U32*)&amp;trdNo, &quot;Номер тетрады" );
    array_cfg[ii++]=STR_CFG(  0, &quot;strmNo&quot;,  &quot;0&quot;,  (U32*)&amp;strmNo, &quot;Номер стрма" );
    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram&quot;, &quot;0&quot;,  (U32*)&amp;isSdram, &quot;1 - тетрада SDRAM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;SdramSource&quot;, &quot;0&quot;,  (U32*)&amp;SdramSource, &quot;Источник данных для SDRAM: 0 - АЦП, 1 - FDSP&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramTestSequence&quot;,   &quot;0&quot;,  (U32*)&amp;SdramTestSequence, &quot;0x100 - включение 256-ти разрядной тестовой последовательности на входе SDRAM&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramFullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;SdramFullSpeed, &quot;1 - включение работы на полной скорости, требует установки SdramTestSequence=0x100&quot; );



    array_cfg[ii++]=STR_CFG(  0, &quot;SdramFifoMode&quot;,   &quot;0&quot;,  (U32*)&amp;SdramFifoMode, &quot;1 - режим FIFO&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramFifoOutRestart&quot;, &quot;0&quot;,  (U32*)&amp;SdramFifoOutRestart, &quot; 1 - перезапуск только выходного FIFO тетрады TRD_DDR3x&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramAzBase&quot;, &quot;0&quot;,  (U32*)&amp;SdramAzBase, &quot;Начало активной зоны. &quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramAzSize&quot;, &quot;-1&quot;,  (U32*)&amp;SdramAzSize, &quot;Конец активной зоны. Если -1, то конец активной зоны определяется по размеру буфера стрима&quot; );
    
    
    array_cfg[ii++]=STR_CFG(  0, &quot;isDDC&quot;,   &quot;0&quot;,  (U32*)&amp;isDDC, &quot;1 - DDC, 0 - ADC&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;isTest&quot;,  &quot;0&quot;,  (U32*)&amp;isTest, &quot;0 - нет, 1 - проверка псевдослучайной последовательности, 2 - проверка тестовой последовательности&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;isMainTest&quot;,  &quot;0&quot;,  (U32*)&amp;isMainTest, &quot;1 - включение режима тестирования в тетраде MAIN&quot; );

    fnameAdcParam=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdcParam&quot;,    &quot;examadc.ini&quot;,  (U32*)&amp;fnameAdcParam, &quot;имя файла параметров для режима АЦП" );

    fnameDdcParam=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;DdcParam&quot;,    &quot;examddc.ini&quot;,  (U32*)&amp;fnameDdcParam, &quot;имя файла параметров для режима DDC&quot; );

    fnameAdmReg=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdmReg&quot;,      &quot;adcreg.ini&quot;,  (U32*)&amp;fnameAdmReg, &quot;имя файла регистров (выполняется после старта стрима)&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmReg&quot;,    &quot;0&quot;,  (U32*)&amp;isAdmReg, &quot;1 - разрешение записи регистров из файла AdmReg&quot; );

    fnameAdmReg2=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdmReg2&quot;,     &quot;adcreg2.ini&quot;,  (U32*)&amp;fnameAdmReg2, &quot;имя файла регистров (выполняется после старта стрима)&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmReg2&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmReg2, &quot;1 - разрешение записи регистров из файла AdmReg2&quot; );

    fnameIsvi=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;ISVI_FILE&quot;,   &quot;&quot;,  (U32*)&amp;fnameIsvi, &quot;имя файла данных ISVI&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;ISVI_HEADER&quot;, &quot;0&quot;,  (U32*)&amp;IsviHeaderMode, &quot;режим формирования суффикса ISVI, 0 - нет, 1 - DDC, 2 - ADC&quot; );


    array_cfg[ii++]=STR_CFG(  0, &quot;FifoRdy&quot;,     &quot;0&quot;,  (U32*)&amp;isFifoRdy, &quot;1 - генератор тестовой последовательности анализирует флаг готовности FIFO&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;Cnt1&quot;,    &quot;0&quot;,  (U32*)&amp;Cnt1, &quot;Число тактов записи в FIFO, 0 - постоянная запись в FIFO&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;Cnt2&quot;,    &quot;0&quot;,  (U32*)&amp;Cnt2, &quot;Число тактов паузы при записи в FIFO&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;DataType&quot;,    &quot;0&quot;,  (U32*)&amp;DataType, &quot;Тип данных при фиксированном типе блока, 6 - счётчик, 8 - псевдослучайная последовательность&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;DataFix&quot;, &quot;0&quot;,  (U32*)&amp;DataFix, &quot;1 - фиксированный тип блока, 0 - данные в блоке записят от номера блока" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isTestCtrl&quot;,  &quot;0&quot;,  (U32*)&amp;isTestCtrl, &quot;1 - подготовка тетрады TEST_CTRL&quot; );


    array_cfg[ii++]=STR_CFG(  0, &quot;TestSeq&quot;,         &quot;0&quot;,  (U32*)&amp;TestSeq, &quot;Значение регистра TEST_SEQ&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFMC&quot;,           &quot;0&quot;,  &amp;isFMC, &quot;Подготовка субмодуля FMC&quot; );


    DirName=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;DirName&quot;,     &quot;d:\\&quot;,  (U32*)&amp;DirName, &quot;путь файлов&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isWriteFile&quot;,         &quot;0&quot;,  &amp;isWriteFile, &quot;1 - запись в файл&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;DiskBufferMax&quot;,           &quot;0&quot;,  &amp;DiskBufferMax, &quot;общее число буферов записи&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;FileBufferMax&quot;,           &quot;0&quot;,  &amp;FileBufferMax, &quot;число буферов в одном файле" );

    array_cfg[ii++]=STR_CFG(  0, &quot;CHAN_IN&quot;,     &quot;0&quot;,  (U32*)&amp;maskChanIn,  &quot;разрешение каналов для приёма&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;CHAN_OUT&quot;,    &quot;0&quot;,  (U32*)&amp;maskChanOut, &quot;разрешение каналов для передачи&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;GEN&quot;, &quot;150000000&quot;,  (U32*)&amp;genValue, &quot;частота генератора [Гц]&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdsp&quot;,  &quot;0&quot;,  (U32*)&amp;isFdsp, &quot;1 - подготовка ПЛИС ЦОС" );

    m_sFdspPldBase=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;FdspPldBase&quot;,     &quot;&quot;, (U32*)&amp;m_sFdspPldBase, &quot;Имя файла базовой прошивки ПЛИС ЦОС" );


    array_cfg[ii++]=STR_CFG(  0, &quot;FDSP_CHECK_REG&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCheckReg, &quot;1 -прроверка обращения к регистрам ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspShowMgtErr&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspShowMgtErr, &quot; 1 -отображение счётчика ошибок MGT&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0Start&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh0Start, &quot;1 - разрешение передачи через канал 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0Prs&quot;, &quot;0&quot;,  (U32*)&amp;isAdmCh0Prs, &quot;1 - включение тестового режима для канала 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1Prs&quot;, &quot;0&quot;,  (U32*)&amp;isAdmCh1Prs, &quot;1 - включение тестового режима для канала 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh0Prs&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspCh0Prs, &quot;1 - включение тестового режима для канала 0 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1Start&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh1Start, &quot;1 - разрешение передачи через канал 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh1Prs&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspCh1Prs, &quot;1 - включение тестового режима для канала 1 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0FullSpeed&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh0FullSpeed, &quot;1 -включение максимальной скорости для канала 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1FullSpeed&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh1FullSpeed, &quot;1 - включение максимальной скорости для канала 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh0FullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCh0FullSpeed, &quot;1 - включение максимальной скорости для канала 0 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh1FullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCh1FullSpeed, &quot;1 - включение максимальной скорости для канала 1 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtCheck&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtCheck, &quot;1 - проверка потока данных на соответствие PSD256&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtReady&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtReady, &quot;1 - установка постоянной готовности к приёму по MGT&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspSysmon&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspSysmon, &quot;1 - чтение регистров системного монитора на ПЛИС ЦОС" );


    array_cfg[ii++]=STR_CFG(  0, &quot;isSdramEnable&quot;,   &quot;0&quot;,  (U32*)&amp;isSdramEnable, &quot;Инициализация SDRAM: 0 - нет, 1 - SODIMM0, 3 - SODIMM0 и SODIMM1&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram0Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram0Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram0TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram0Adr, &quot;Начальный адрес для проверки памяти&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram1Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram1Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram1TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram1Adr, &quot;Начальный адрес для проверки памяти&quot; );


    m_sAdcIni=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdcIni&quot;,      &quot;&quot;, (U32*)&amp;m_sAdcIni, &quot;Имя файла инициализации АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdcPrepare&quot;,    &quot;0&quot;,  (U32*)&amp;isAdcPrepare, &quot;1 - подготовка субмодуля АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;MaskMode0&quot;,   &quot;0x2018&quot;,  (U32*)&amp;m_MaskMode0, &quot;Маска для программирования регистра MODE0 при запуске" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isRemoteEnable&quot;,  &quot;0&quot;,  (U32*)&amp;m_isRemoteEnable, &quot;1 - разрешение установки соединения с удалённой ПЛИС&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFillAfterCheck&quot;,    &quot;0&quot;,  (U32*)&amp;m_isFillAfterCheck, &quot;1 - заполнение памяти после проверки&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isCheckCompletion&quot;,   &quot;0&quot;,  (U32*)&amp;m_isCheckCompletion, &quot;1 - проверка CompletionTimeout&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSimulink&quot;,  &quot;0&quot;,    (U32*)&amp;m_isSimulink, &quot;1 - подключение к Simulink&quot; );

    

    max_item=ii;

   {
    char str[1024];
    for( int ii=0; ii&lt;max_item; ii++ )
    {
        sprintf( str, &quot;%s  %s&quot;, array_cfg[ii].name, array_cfg[ii].def );
        GetParamFromStr( str );
    }


   }

}

//! Расчёт параметров
void TF_TestStrm::CalculateParams( void )
{
    SizeBlockOfBytes = SizeBlockOfWords * 4;                        // Размер блока в байтах
    SizeBuferOfBytes    = CntBlockInBuffer * SizeBlockOfBytes  ;    // Размер буфера в байтах
    SizeStreamOfBytes   = CntBuffer * SizeBuferOfBytes;             // Общий размер буфера стрима

    ShowParam();
}

//! Отображение параметров
void TF_TestStrm::ShowParam( void )
{

    if( 1==isShowParam )
    {
        TF_WorkParam::ShowParam();

        BRDC_printf( _BRDC(&quot;Общий размер буфера стрима: %d МБ\n\n&quot;), SizeStreamOfBytes/(1024*1024) );
    }

    if( isWriteFile )
    {
        __int64 file_size = SizeBuferOfBytes;
        file_size *=FileBufferMax;

        __int64 disk_size = SizeBuferOfBytes;
        disk_size *=DiskBufferMax;

        __int64 file_cnt = disk_size/file_size;
        __int64 file_cnt_x =disk_size%file_size;

        if( file_cnt_x )
            file_cnt++;

        file_size /=1024*1024;
        disk_size /=1024*1024;

        BRDC_printf( _BRDC( &quot;Размер одного файла:   %10I64d МБ\n&quot;), file_size );
        BRDC_printf( _BRDC( &quot;Общий размер данных:   %10I64d МБ\n&quot;), disk_size );
        BRDC_printf( _BRDC( &quot;Число  файлов:   %I64d \n\n&quot;), file_cnt );
    }
}


U32 TF_TestStrm::Execute( void )
{
    rd0.testBuf.buf_check_start( 32, 64 );

    
    if( isWriteFile )
        BufWriteStart();

    //Sleep( 100 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

    
    //if( 1==isFdspOutCh0 )
    /*
    {
        //pBrd-&gt;RegPokeInd( 8, 11, 0x17 ); // включение тестового режима FI0
        //pBrd-&gt;RegPokeInd( 8, 11, 0x07 );

        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );
    } 
    */
    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();


    U32 trd=4;
    
    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );


    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );

    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    Sleep( 1 );
    */

    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();

    /*
    if( isSdram0Test )
        Sdram0Start();

    if( isSdram0Test )
        Sdram1Start();
    */

    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x02 ); // разрешение анализа готовности FIFO в тетраде TRD_DDR3x
        //  pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        } else
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x01 ); // разрешение анализа готовности FIFO в тетраде TRD_FDSP
        }
    }


    U32 *ptrBuf0=pBrd-&gt;StreamGetBufByNum( rd0.Strm, 0 );

    m_TimeBlockStart=GetTickCount();

    pBrd-&gt;StreamStart( rd0.Strm );

    //{
    //  U32 mode3=pBrd-&gt;RegPeekInd( 5, 0x0B );
    //  //mode3|=0x40;
    //  mode3&amp;=~0x40;
    //  pBrd-&gt;RegPokeInd( 5, 0x0B, mode3 );
    //  BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n MODE3: 0x%.4X \n&quot;), mode3 );
    //}

    //Sleep(1);
    /*
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }
    */
    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        }
    }

    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0Enable();

    if( isAdmCh1Start )
        m_pFDSP-&gt;Ch1Enable();
    


    if( isTestCtrl )
    {
        StartTestCtrl();
    }


    if( isAdmReg2 )
        PrepareAdmReg( fnameAdmReg2, 0 );

    if( isFdsp )
        m_pFDSP-&gt;SetFullSpeedMode( isAdmCh0FullSpeed, isAdmCh1FullSpeed, isFdspCh0FullSpeed, isFdspCh1FullSpeed );

    if( isSdram0Test ) 
        Sdram0Start();

    if( isSdram1Test ) 
        Sdram1Start();

    //pBrd-&gt;RegPokeInd( 9, 0x10, 0x020 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );  

    
    //if( 1==isFdspOutCh0 )
    {
        /*
        pBrd-&gt;RegPokeInd( 8, 11, 0x17 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        */

        //pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        //pBrd-&gt;RegPokeInd( 9, 0x10, 0 );

        //pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС
      //pBrd-&gt;RegPokeInd( 9, 0, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС

        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        //pBrd-&gt;RegPokeInd( 8, 9, 0x100 );  // запуск потока из ПЛИС ЦОС
  } 

    if( isFdspMgtReady )
    {
        pBrd-&gt;RegPokeInd( 8, 0x3E0, 0x10 );
    }

    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 1  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }

    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }

    if( isAdcPrepare )
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( 4, 0, mode0 );
    }


    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 2  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }



    flagFirstBlock=0;
    rd0.time_last=rd0.time_start=GetTickCount();

    sdram0.time_last=sdram0.time_start=rd0.time_start;
    sdram1.time_last=sdram1.time_start=rd0.time_start;
    mgt.time_last=mgt.time_start=rd0.time_start;        

    U32 current_time;
    for( ; ; )
    {
        if( Terminate )
        {
            //printf( &quot;\nTerminate=%d\n&quot;, Terminate );
            break;
        }

        ReceiveData( &amp;rd0 );
        current_time = GetTickCount();
        CalculateVelocity( &amp;sdram0, current_time, 10000, 2 );
        CalculateVelocity( &amp;sdram1, current_time, 10000, 2 );
        CalculateVelocity( &amp;mgt, current_time, 10000, 1 );

        //Sleep( 100 );
    }

    if( isWriteFile )
        BufWriteStop();

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    if( isTestCtrl )
    {
        pBrd-&gt;RegPokeInd( 1, 0x1E, 0 );
        pBrd-&gt;RegPokeInd( 1, 0x1C, 0 );
    }


    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    Sleep( 1400 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );   
    

    lc_status=4;
    Sleep( 100 );
    return 1;
}




void TF_TestStrm::ReceiveData(  ParamExchange *pr )
{
    U32 *ptr;
    U32 *ptrBlock;
    U32 mode=0;
    mode |= pr-&gt;DataType&lt;&lt;8;
    mode |= pr-&gt;DataFix&lt;&lt;7;

    int ret;
    int kk;

    //pr-&gt;BlockRd++;
    //Sleep( 10 );
    //return;

    for( kk=0; kk&lt;16; kk++ )
    {

        if( Terminate )
        {
            break;
        }

        ret=pBrd-&gt;StreamGetBuf( pr-&gt;Strm, &amp;ptr );
        if( ret )
        { // Проверка буфера стрима

            if( m_TimeBlockIndex&lt;32 )
            {
                U32 curr_time = GetTickCount();
                m_TimeBlockReceive[m_TimeBlockIndex]=curr_time;
                m_TimeBlockIndex++;
            }

            m_ptrCurrentBlock = ptr;
            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_start();

            SetEvent( m_EventCheck0Start );
            //SetEvent( m_EventCheck1Start );
            //SetEvent( m_EventCheck2Start );
            //SetEvent( m_EventCheck3Start );

            if( 0==flagFirstBlock )
            {
                currentTime=rd0.time_last=rd0.time_start=GetTickCount();
                flagFirstBlock=1;

                FILE *outFile = fopen( &quot;first_data.bin&quot;, &quot;wb&quot; );
                fwrite(  ptr, 32768, 1, outFile );
                fclose( outFile );
            }

            if( isWriteFile )
            {
                ret=BufWrite( ptr, SizeBuferOfBytes );
                if( ret )
                    Stop();
            }

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                ptrBlock=ptr+ii*SizeBlockOfWords;
                if( isIsvi )
                    IsviStep( ptrBlock );

                if( 1==isTest )
                    pr-&gt;testBuf.buf_check_psd( ptrBlock, SizeBlockOfWords );
                    //int a=0;
                else if( 2==isTest )
                    pr-&gt;testBuf.buf_check( ptrBlock, pr-&gt;BlockRd, SizeBlockOfWords, BlockMode );
                else if( 6==isTest )
                    pr-&gt;testBuf.buf_check_psd128_low( ptrBlock, SizeBlockOfWords );
                else if( 7==isTest )
                {
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 0 );
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                }
                else if( 8==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                }
                else if( 9==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                    int ret;
                    ret=pr-&gt;testBuf.buf_check_cnt256_single( ptrBlock, SizeBlockOfWords );
                    //if( ret )
                    //  this-&gt;Stop();
                }
                pr-&gt;BlockRd++;
            }

             if( (6==isTest) || (7==isTest) || (8==isTest) )
             {
                int flag1=0;
                int flag2=0;
                int flag3=0;

                Sleep(1);

                HANDLE aHandle[4] = { m_EventCheck0Result, m_EventCheck1Result, m_EventCheck2Result, m_EventCheck3Result };

                for( ; ; )
                {
                    //int ret1=WaitForSingleObject( m_EventCheck1Result, 0 );
                    //int ret2=WaitForSingleObject( m_EventCheck2Result, 0 );
                    //int ret3=WaitForSingleObject( m_EventCheck3Result, 0 );
                    ret = WaitForMultipleObjects( 1, aHandle, TRUE, 200 );
                    if( Terminate )
                    {
                        break;
                    }
                    if( (WAIT_OBJECT_0&lt;=ret) &amp;&amp; ((WAIT_OBJECT_0+3)&gt;=ret) )
                    {
                        break;
                    }
                    //Sleep(1);
                }
             }


            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_step();

            if( m_isFillAfterCheck )
            {
                U32 *dst=ptr;
                for( int ii=0; ii&lt;SizeBlockOfWords*CntBlockInBuffer; ii++ )
                {
                    *ptr++=0xBBBBBBBB;
                }
            }


            if( isAgreeMode )
            {
                //getch();
                pBrd-&gt;StreamGetBufDone( pr-&gt;Strm );
            }

            if( (isRestart&gt;=1) &amp;&amp; (pr-&gt;BlockRd==(CntBuffer*CntBlockInBuffer) ) )
            {
                Sleep( 100 );
                if( 0==SdramFifoOutRestart )
                    pr-&gt;testBuf.restart();
                if( 1==isRestart )
                 RestartAdc();
                else if( 2==isRestart )
                    RestartTrd();
                else if( 3==isRestart )
                    RestartTrdAndSdram();
            }

        } else
        {
            //Sleep( 0 );
            pr-&gt;freeCycle++;
            break;
        }
    }
    Sleep( 0 );

    
    currentTime = GetTickCount();
    if( (currentTime - pr-&gt;time_last)&gt;4000 )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*SizeBlockOfBytes/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v;

        v = 1000.0*(pr-&gt;BlockRd)*SizeBlockOfBytes/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
        pr-&gt;freeCycleZ=pr-&gt;freeCycle;
        pr-&gt;freeCycle=0;
    
    }
    //Sleep(1);
    

}



U32 TF_TestStrm::ExecuteCheck0( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck0Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck0Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck1( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck1Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck1Result );
        }

    }

    return 0;
}

U32 TF_TestStrm::ExecuteCheck2( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck2Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck2Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck3( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck3Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck3Result );
        }

    }

    return 0;
}


void TF_TestStrm::PrepareAdm( void )
{
    U32 trd=trdNo;
    U32 ii;
    U32 id, id_mod, ver;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады\n&quot;) );


    id = pBrd-&gt;RegPeekInd( trd, 0x100 );
    id_mod = pBrd-&gt;RegPeekInd( trd, 0x101 );
    ver = pBrd-&gt;RegPeekInd( trd, 0x102 );

    //pBrd-&gt;RegPokeInd( trd, 0, 0x2038 );

    BRDC_printf( _BRDC(&quot;\nТетрада %d  ID: 0x%.2X MOD: %d  VER: %d.%d \n\n&quot;),
        trd, id, id_mod, (ver&gt;&gt;8) &amp; 0xFF, ver&amp;0xFF );

    BRDC_printf( _BRDC(&quot; Сброс тетрады TRD %2d &quot;), trd );
    pBrd-&gt;RegPokeInd( trd, 0, 1 );
    for( int ii=1; ii&lt;32; ii++ )
    {
        pBrd-&gt;RegPokeInd( trd, ii, 0 );
    }
    pBrd-&gt;RegPokeInd( trd, 0, 0 );
    BRDC_printf( _BRDC(&quot; - Ok\n&quot;) );


    {
        U32 reg2F0;
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x4383 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x000 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

    }

    //if( fnameDDS )
    //  PrepareDDS();


    if( isMainTest )
        PrepareMain();


    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( isTestCtrl )
        PrepareTestCtrl();
    

    //if( isFMC )
    //  PrepereFMC();

    if( isAdcPrepare )
        PrepareAdc( m_sAdcIni );

    if( isAdmReg )
        PrepareAdmReg( fnameAdmReg, 1 );

    if( 1==isSdram )
        PrepareDDR3();

    if(2==isSdram )
        PrepareSDRAM();

    if(4 == isSdram)
        PrepareDDR4();

    if( isFdsp )
        PrepareFDSP();

    IsviStatus=0;
    IsviCnt=0;
    isIsvi=0;
    if( fnameIsvi )
    {
        IsviStatus=1;
        isIsvi=1;
    }
    /*
    pBrd-&gt;RegPokeInd( trd, 25, 3 );
    pBrd-&gt;RegPokeInd( trd, 16, 3 );
    pBrd-&gt;RegPokeInd( trd, 0x13, 0);
    pBrd-&gt;RegPokeInd( trd, 28, 0 );
    */
    //pBrd-&gt;RegPokeInd( trd, 0x1B, 0x100 );

//      pBrd-&gt;RegPokeInd( trdSdram, 0, 1 );

    //PrepareSwitch();

}




//! Подготовка MAIN
void TF_TestStrm::PrepareMain( void )
{

    BRDC_printf( _BRDC(&quot;В тетраде MAIN установлен режим формирования псевдослучайной последовательности\n&quot;) );
    pBrd-&gt;RegPokeInd( 0, 12, 1 );  // Регистр TEST_MODE[0]=1 - режим формирования псевдослучайной последовательности
    pBrd-&gt;RegPokeInd( 0, 0, 2 );   // Сброс FIFO - перевод в начальное состояние
 Sleep( 1 );
    pBrd-&gt;RegPokeInd( 0, 0, 0 );
    Sleep( 1 );
}

void TF_TestStrm::IsviStep( U32* ptr )
{
    int ii;
    if( (1==IsviStatus) || (4==IsviStatus ) )
    {
        for( ii=0; ii&lt;SizeBlockOfWords; ii++ ) bufIsvi[ii]=ptr[ii];
        IsviStatus++;
    }
}

void TF_TestStrm::WriteFlagSinc(int flg, int isNewParam)
{
    int fs = -1;
    int val[2];

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    val[0] = flg;
    val[1] = isNewParam;
    write( fs, val, 8 );
    close( fs );
}

int  TF_TestStrm::ReadFlagSinc(void)
{
    int fs = -1;
    int flg;

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    read( fs, &amp;flg, 4 );
    close( fs );

    return flg;
}

void TF_TestStrm::WriteDataFile( U32 *pBuf, U32 sizew )
{
    char fname[256];
    sprintf( fname, &quot;%s.bin&quot;, fnameIsvi );
    int     fl = sopen(fname, O_WRONLY|O_BINARY|O_CREAT|O_TRUNC, SH_DENYNO, S_IWRITE|S_IREAD);
    U32     ii;

    if( fl==-1 )
    {
        return;
    }

    
    write( fl, pBuf, sizew*4 );

    write( fl, IsviHeaderStr, IsviHeaderLen );

    close( fl );
}


U32 TF_TestStrm::ExecuteIsvi( void )
{
    for( ; ; )
    {
        if( Terminate )
        {
            break;
        }


        int ii;
        int rr;
        switch( IsviStatus )
        {
            case 2: // Подготовка суффикса
                {
                    IsviHeaderStr[0]=0;
                    /*
                    switch( IsviHeaderMode )
                    {
                        case 1:  SetFileHeaderDdc( SizeBlockOfWords, IsviHeaderStr ); break;
                        case 2:  SetFileHeaderAdc( SizeBlockOfWords, IsviHeaderStr ); break;
                    }
                    */
                    IsviHeaderLen = strlen( IsviHeaderStr );
                    WriteFlagSinc(0,0);
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0xffffffff);

                    IsviCnt++;
                    IsviStatus=3;
                }
                break;

            case 3:
                {
                  rr=ReadFlagSinc();
                  if( 0==rr )
                      IsviStatus=4;

                }
                break;

            case 4:
                // Ожидание получения данных
                Sleep( 100 );
                break;

            case 5:
                {
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0 );
                    IsviStatus=3;
                    IsviCnt++;
                }
                break;

        }

        Sleep( 100 );
    }
    IsviStatus=100;
    return 0;
}

/*
//! Подготовка DDS
void TF_TestStrm::PrepareDDS( void )
{

    if( pDds )
        delete pDds;

    pDds = new TF_TestDDS( fnameDDS );
}
*/

#define TRD_CTRL 1

#define REG_MUX_CTRL  0x0F
#define REG_GEN_CNT1  0x1A
#define REG_GEN_CNT2  0x1B
#define REG_GEN_CTRL  0x1E
#define REG_GEN_SIZE  0x1F
#define TRD_DIO_IN    6
#define TRD_CTRL      1
//#define TRD_DIO_IN
//! Подготовка TEST_CTRL

void TF_TestStrm::PrepareTestCtrl( void )
{
    U32 trd=1;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады TEST_CTRL\n&quot;) );

    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( !isFifoRdy )
        BlockMode |=0x1000;

    U32 block_mode=BlockMode;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 1 );

          //U32 mode0=pBrd-&gt;RegPeekInd( TRD_DIO_IN, 0 );
         // pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 2 );

          Sleep( 1 );

          //pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_MUX_CTRL, 1 );

          U32  val=SizeBlockOfBytes/4096;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_SIZE, val );

          if( block_mode &amp; 0x80 )
          {
            BRDC_printf( _BRDC(&quot;Используется сокращённая тестовая последовательность\r\n&quot;) );
          } else
          {
            BRDC_printf( _BRDC(&quot;Используется полная тестовая последовательность\r\n&quot;) );
          }


          if( Cnt1 || Cnt2 )
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, Cnt1 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, Cnt2 );
            float sp=1907.348632812 * (Cnt1-1)/(Cnt1+Cnt2-2);
            BRDC_printf( _BRDC(&quot;Установлено ограничение скорости формирования потока:  %6.1f МБайт/с \r\nREG_CNT1=%d  REGH_CNT2=%d   \r\n&quot;), sp, Cnt1, Cnt2 );
            if( block_mode&amp;0x1000 )
            {
             BRDC_printf( _BRDC(&quot;Установлен режим без ожидания готовности FIFO\r\n\r\n&quot;) );
            } else
            {
             BRDC_printf( _BRDC(&quot;Установлено ожидание готовности FIFO \r\n\r\n&quot;)        );
            }
          }  else
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, 0 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, 0 );
            BRDC_printf( _BRDC(&quot;Установлено формирование потока на максимальной скорости: 1907 МБайт/с \r\nУстановлено ожидание готовности FIFO \r\n\r\n&quot;)        );
          }


}

//! Запуск TestCtrl
void TF_TestStrm::StartTestCtrl( void )
{

          U32 ctrl=0x20;
          ctrl|=BlockMode;
          if( Cnt1 || Cnt2 )
           ctrl|=0x40;

          if( !isFifoRdy )
              ctrl |=0x1000;
        //  ctrl&amp;= ~0x1000;
         //BRDC_printf( &quot;TEST_CTRL: REG_GEN_CTRL = 0x%.4X \r\n&quot;, ctrl );
                
         pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, ctrl );  // Запуск DIO_IN

         //U32 mode0=pBrd-&gt;RegPeekInd( 6, 0 );  
         //mode0 |=0x30;
         //pBrd-&gt;RegPokeInd( 6, 0, mode0 );     // Запуск DIO_IN


}

//! Подготовка SDRAM
void TF_TestStrm::PrepareSDRAM( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={3, 4, 5, 17, 18, 36, 40, 42, 30, 13};
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    U32     DDR2_trdNo = 5;

    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 

    //----------- Reading SPD data ---------------------------------------------
    //{
    //  U32 Bytes_Num;
    //  U32 val;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, 0);
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //  Bytes_Num=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  Bytes_Num&amp;=0xFF;
    //  for(ii=0;ii&lt;Bytes_Num;ii++)
    //  {
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii);
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //      val=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //      BRDC_printf(&quot;Byte %03d: - 0x%02X\n&quot;, ii, val &amp; 0xFF);
    //  }
    //}


    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    }
    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 mode1=0;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
                    columns=spd_data[1] &amp; 0xFF; // Num of columns
                    columns=(columns-8) &amp; 7;
                    rows=spd_data[0] &amp; 0xFF; // Num of Rows
                    rows=(rows-8) &amp; 7;
                    {
                            U32 bank_width;
        
                            if ((spd_data[3] &amp; 0xFF)==4)
                                    bank_width = 2;
                            else
                                    bank_width = 3;
        
                            bank_width &amp;= 0xFF; // Num of Banks
                            banks=(bank_width==2) ? 0 : 1;
                    }
        
                    ranks=spd_data[2] &amp; 0x3; // Num of Ranks
                    ranks=(ranks==0) ? 0 : 1;

                    mode1=(rows&lt;&lt;2) | (columns&lt;&lt;5) | (ranks&lt;&lt;8) | (banks&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         BRDC_printf(_BRDC(&quot;COLUMNS :\t\t%d;\nROWS    :\t\t%d;\nBANKS   :\t\t%d;\nRANKS   :\t\t%d;\n&quot;),
            spd_data[1] &amp; 0xFF, spd_data[0] &amp; 0xFF, spd_data[3] &amp; 0xFF, (spd_data[2] &amp; 0x3)+1);
        
         BRDC_printf(_BRDC(&quot;MODE1 :\t\t0x%X\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    {
        U32 CAS_latency;
        float Twr;
        U32 Twr_value;
        U32 latency_reg;

        if (spd_data[4] &amp; 0x8)
            CAS_latency = 3;
        else if (spd_data[4] &amp; 0x10)
            CAS_latency = 4;
        else if (spd_data[4] &amp; 0x20)
            CAS_latency = 5;
        else if (spd_data[4] &amp; 0x40)
            CAS_latency = 6;
        else
             BRDC_printf( _BRDC(&quot;ERROR!: Неверное значение СAS\r\n&quot;));

        Twr = ((spd_data[5] &amp; 0xFF) &gt;&gt; 2) + ((spd_data[5] &amp; 0x3) * 0.25);
//      Twr_value = (U32)ceil(Twr * 0.250);
//      latency_reg = (Twr_value&lt;&lt;4) | CAS_latency;
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_LATENCY_REG, latency_reg);    // CONF_REG
         BRDC_printf(_BRDC(&quot;Twr=%f ns\n&quot;), Twr);
    }

    

    //----------------------------------------------------------------------------
    {
        U32 CAS_latency;
        float Trfc;
        U32 Subfield_A;
        U32 Subfield_B;
        U32 Trfc_value;

        Subfield_A=spd_data[6] &amp; 1;
        Subfield_B=(spd_data[6] &gt;&gt; 1) &amp; 7;

        Trfc=256*Subfield_A;
        switch (Subfield_B)
        {
        case 0 :
            Trfc+=0.0;
            break;
        case 1 :
            Trfc+=0.25;
            break;
        case 2 :
            Trfc+=0.33;
            break;
        case 3 :
            Trfc+=0.5;
            break;
        case 4 :
            Trfc+=0.66;
            break;
        case 5 :
            Trfc+=0.75;
            break;

        default:
            ;
        }
        Trfc+=spd_data[7] &amp; 0xFF;

//      Trfc_value = (U32)ceil(Trfc * 0.250);
         BRDC_printf(_BRDC(&quot;Trfc=%f ns\n&quot;), Trfc);
    }

    //----------------------------------------------------------------------------
    {
        U32 Tras=spd_data[8] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Tras=%d ns\n&quot;), Tras);
    }
    //----------------------------------------------------------------------------
    {
        U32 prim_width=spd_data[9] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Primary SDRAM width x%d \n&quot;), prim_width);
    }
    ///----------------------------------------------------------------------------

    //return;
    
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
        

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x0);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x1);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0x100C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0x140C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0x300C);

    //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0x0300);


        /*
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x3);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x0);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x10, 0x3); // CHAN 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x13, 0x81);    // FSRC 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x14, 0x0); // FDVR 
        */

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
    



    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
    {
        U32 status;
        U32 loop=0;
        do
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;
            
            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 300 ); loop++;
        }while( !(status &amp; 0x800));
    }
     BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
    {
        U32 DDR2_mode0;
        DDR2_mode0=pBrd-&gt;RegPeekInd( DDR2_trdNo, TRDIND_MODE0);
        DDR2_mode0|=0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO
        DDR2_mode0&amp;=~0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO


        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 2 );  // Сброс FIFO
        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 0 );  // Сброс FIFO

    //return;

        DDR2_mode0|=0x0030;
        //DDR2_mode0|=0x0010;
        BRDC_printf( _BRDC(&quot;DDR_mode0: %.4X \n&quot;), DDR2_mode0 );

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  

        //pBrd-&gt;RegPokeInd( DDR2_trdNo, 0, 0x2038 );  // Запуск DIO_IN
        //pBrd-&gt;RegPokeInd(ADC_trdNo, TRDIND_MODE1, 0x80);  // Переключение тетрады ADC на тестовую последовательность 
    }


}

//! Подготовка DDR3
void TF_TestStrm::PrepareDDR3( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={ 4, 5, 7, 8, 10, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 26, 27, 28, 29 };
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    //U32       DDR2_trdNo = 5;
    U32     DDR2_trdNo = this-&gt;trdNo;

    //BRDC_printf( _BRDC( &quot;\nТетрада памяти: %d   &quot;), DDR2_trdNo );

    // Проверка идентификатора тетрады 
    {
        U32 trdId = pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x100 );
        if( (0x9B == trdId) || (0x8F==trdId) )
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Ok\n\n&quot;), trdId );
        } else
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Error\n\n&quot;), trdId );
            throw( _BRDC( &quot;Тетрада TRD_DDR3x не обнаружена&quot;));
        }
    }


    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 



    
    ////for( ii=0; ii&lt;16; ii++ )
    //int xx=0;
    //for( ii=4; ;  )
    //{
    //  U32 adr=3;
    //  U32 data;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii );
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2 );

    //  data=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  //printf( &quot;%5d 0x%.2X  \n&quot;, ii, data );
    //  printf( &quot;%5d 0x%.2X  \r&quot;, xx, data ); xx++;
    //  Sleep( 100 );
    //}
    //

    U32 status;
    //for( ; ; )
    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2);
        /*
        for( ; ; )
        {
            status = pBrd-&gt;RegPeekDir( DDR2_trdNo, 0 );
            if( status &amp; 1 )
                break;
            Sleep( 2 );

        }
        */
        
        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
        printf( &quot;%d SPD[%d] = 0x%.2X  %d \n&quot;, ii, spd_addr[ii], spd_data[ii], spd_data[ii] );
    }

    // Проверка наличия SPD или имитатора SPD
    {
        if( (0xFF==spd_data[0]) || (0xFF==spd_data[1]) || (0xFF==spd_data[2]) )
        {
            throw( _BRDC( &quot;Память не установлена") );
        }

    }

        U32 mode1=0;

    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
        U32 size;
        U32 primary_bus;
        U32 sdram_widht;

        switch( (spd_data[0]&gt;&gt;4) &amp; 0x7 )
        {
            case 0: banks = 3; break;
            case 1: banks = 4; break;
            case 2: banks = 5; break;
            case 3: banks = 6; break;
            default: banks=0; break;
        }
        
        switch(spd_data[0] &amp; 0xF )
        {
            case 0: size=256; break;
            case 1: size=512; break;
            case 2: size=1024; break;
            case 3: size=2048; break;
            case 4: size=4096; break;
            case 5: size=8192; break;
            case 6: size=16384; break;
            default: size=0;

        }

        switch( (spd_data[1]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: rows=12; break;
            case 1: rows=13; break;
            case 2: rows=14; break;
            case 3: rows=15; break;
            case 4: rows=16; break;
            default: rows=0; break;
        }
    
        switch( (spd_data[1] &amp; 0x7 ) )
        {
            case 0: columns=9; break;
            case 1: columns=10; break;
            case 2: columns=11; break;
            case 3: columns=12; break;
            default: columns=0; break;
        }
    
    
        switch( (spd_data[2]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: ranks=1; break;
            case 1: ranks=2; break;
            case 2: ranks=3; break;
            case 3: ranks=4; break;
            default: ranks=0; break;
        }
        
        switch( (spd_data[2]) &amp; 0x7 )
        {
            case 0: sdram_widht=4; break;
            case 1: sdram_widht=8; break;
            case 2: sdram_widht=16; break;
            case 3: sdram_widht=32; break;
            default: ranks=0; break;
        }
        switch( (spd_data[3]) &amp; 0x7 )
        {
            case 0: primary_bus=8; break;
            case 1: primary_bus=16; break;
            case 2: primary_bus=32; break;
            case 3: primary_bus=64; break;
            default: primary_bus=0; break;
        }

                    mode1=((rows-8)&lt;&lt;2)&amp;0x1C;
                    mode1|= ((columns-8)&lt;&lt;5) &amp; 0xE0;
                    mode1|= ((ranks-1)&lt;&lt;8) ;
                    mode1|= (1&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         U32 total_size=size/8*primary_bus/sdram_widht*ranks;
         BRDC_printf(_BRDC(&quot;\nCOLUMNS \t\t%d\nROWS    \t\t%d\nBANKS   \t\t%d\nRANKS   \t\t%d\nSDRAM SIZE   \t\t%d \nSDRAM WITH \t\t%d\nPRIMARY BUS \t\t%d\nTOTAL SIZE \t\t%d [MB]\n&quot;),
                columns, rows, banks, ranks, size, sdram_widht, primary_bus, total_size );


        
         BRDC_printf(_BRDC(&quot;\nMODE1 :\t\t0x%X\n\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    



        {
            U32 mode3=0;
            if( SdramSource )
                mode3|=1;
            if( SdramFullSpeed )
                mode3|=0x20;

            if( SdramFifoOutRestart )
                mode3|=0x100;

            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    // управление источником и режимом полной скорости
        }

        
        pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0C, SdramTestSequence  );   // 0x100 - включение тестового режима





    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
     for( int kk=0; ; kk++ )
    {
        U32 status;
        U32 loop=0;
        int flag_init=0;
        for( int jj=0; jj&lt;8; jj++ )
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;

            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 200 ); loop++;

            // Проверка чтения регистра STATUS
            {
                if( 0xFFFF == status )
                {
                    BRDC_printf( _BRDC(&quot;\n\n&quot;)); 
                    throw( _BRDC( &quot;STATUS=0xFFFF - Ошибка чтения регистра STATUS&quot;));
                }
            }

            if( status &amp; 0x800) 
            {
                flag_init=1;
                break;
            }
        }
        
        if( 1==flag_init )
        {
         BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
         break;
        } else
        {
            //throw( _BRDC(&quot;Не удалось инициализировать DDR память&quot;) );
            BRDC_printf( _BRDC(&quot;Restart: %kk                  \r&quot;), kk );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; ~0x20000 );  // CONF_REG
            Sleep( 400 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; 0x20000 );   // CONF_REG
        }
    }
    {




        if( 1==SdramFifoMode )
        { // Режим FIFO 
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

            //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x14 ); // Режим FIFO
            BRDC_printf( _BRDC(&quot;\r\nРежим FIFO\r\n&quot;)  );
        } else
        { // Режим с автоматическим чтением

            // Начало активной зоны
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, SdramAzBase &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, SdramAzBase &gt;&gt; 16 );

            U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
            U32 AzEnd;

            if( -1==SdramAzSize ) 
            {
                AzEnd= SdramAzBase + size - 1;
            } else
            {
                AzEnd= SdramAzBase + SdramAzSize*(1024/4) - 1;
            }

            SdramAzSizeOfKb = (AzEnd+1-SdramAzBase)/(256);
            BRDC_printf( _BRDC(&quot;\r\nРежим с автоматическим чтением\r\n&quot;)  );
            BRDC_printf( _BRDC(&quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot;), SdramAzBase  );
            BRDC_printf( _BRDC(&quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot;), AzEnd  );
            BRDC_printf( _BRDC(&quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot;), SdramAzSizeOfKb/1024, SdramAzSize );
            
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, AzEnd &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, AzEnd &gt;&gt; 16 );

        }
    

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 2 );  // Сброс FIFO

        if( SdramFifoOutRestart )
        {
            U32 mode3=0;
            mode3=pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x0B );    
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 | 0x200 );    // сброс входного FIFO
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    
        }

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 0 );  

    }


}


//! 
#define TRDIND_ID 0x100
#define TRDIND_INSTNUM 0x107
#define TRD_DDR4_ID 0xE7

int TF_TestStrm::PrepareDDR4( void )
{
    BRDCHAR log_out[1024];
    //int ret;

    U32 ii;
    U32 trdId;
    U32 trdInst;

    U32     spd_addr[] = { 2, 3, 4, 5, 12, 13 };
    U32     spd_data[sizeof( spd_addr ) / sizeof( U32 )];
    U32     confreg;

    ////Поиск тетрады TRD_DDR4
    //for (ii = 1; ii&lt;8; ii++)
    //{
    //  trdId = pBrd-&gt;RegPeekInd( ii, TRDIND_ID );
    //  if (trdId == TRD_DDR4_ID)
    //  {
    //      trdInst = pBrd-&gt;RegPeekInd( ii, TRDIND_INSTNUM );
    //      if (trdInst == m_SdramInst)
    //      {
    //          trdDDR4 = ii;
    //          break;
    //      }
    //  }
    //}

    //if (trdDDR4 == 0)
    //{
    //  BRDC_printf( _BRDC( &quot;ERROR : Тетрада DDR4 не нейдена \n&quot; ) );
    //  return -1;
    //}
    //else
    //  BRDC_printf( _BRDC( &quot;Номер тетрада DDR4 : %d\n&quot; ), trdDDR4 );

    U32 trdDDR4 = this-&gt;trdNo;

    // Сброс тетрады 
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 1 );
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 0 );

    //Чтение данных ПЗУ SPD

    for (ii = 0; ii&lt;sizeof( spd_addr ) / sizeof( U32 ); ii++)
    {
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_ADDR, spd_addr[ii] );
        //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_SPD_CTRL, 1);
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_CTRL, 2 );

        spd_data[ii] = pBrd-&gt;RegPeekInd( trdDDR4, TRDIND_SPD_DATA );
    }

    // Byte 2
    // Проверка типа памяти (DDR4 SDRAM - 0xC) 
    spd_data[0] &amp;= 0xFF;
    if (spd_data[0] != 0xC)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Неверный тип памяти (0x%X). Ожидается 0xC\r\n&quot; ), spd_data[0] );
        throw(log_out);
    }

    // Byte 3
    // Проверка типа модуля
    spd_data[1] &amp;= 0x7;
    if (spd_data[1] != 0x3)
    {
        switch (spd_data[1])
        {
        case 0x0:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UNDEFINED\&quot;\r\n&quot; ) );
            break;
        case 0x1:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;RDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x2:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x3: //тип модуля (SO-DIMM - 0x3)
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;SODIMM\&quot;\r\n&quot; ) );
            break;
        case 0x4:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;LRDIMM\&quot;\r\n&quot; ) );
            break;
        default: break;
        }
    }

    // Byte 4
    // Total SDRAM capacity, in megabits
    U32 sdram_capacity;
    switch (spd_data[2] &amp; 0xF)
    {
    case 0:
        sdram_capacity = 256;
        break;
    case 1:
        sdram_capacity = 512;
        break;
    case 2:
        sdram_capacity = 1024;
        break;
    case 3:
        sdram_capacity = 2048;
        break;
    case 4:
        sdram_capacity = 4096;
        break;
    case 5:
        sdram_capacity = 8198;
        break;
    case 6:
        sdram_capacity = 16384;
        break;
    case 7:
        sdram_capacity = 32768;
        break;
    case 8:
        sdram_capacity = 12288; // 12Gb
        break;
    case 9:
        sdram_capacity = 24576; // 24Gb
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти, Мбит):&quot; ), sdram_capacity );

    U32 bank_addr_bits = (spd_data[2] &gt;&gt; 4) &amp; 0x3;
    bank_addr_bits += 2;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса банка):&quot; ), bank_addr_bits );

    U32 bank_group_bits = (spd_data[2] &gt;&gt; 6) &amp; 0x3;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число груп банков):&quot; ), bank_group_bits );


    // Byte 5
    U32 col_addr_bits = spd_data[3] &amp; 0x7;
    col_addr_bits += 9;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса колонки):&quot; ), col_addr_bits );

    U32 row_addr_bits = (spd_data[3] &gt;&gt; 3) &amp; 0x7;
    row_addr_bits += 12;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса строки):&quot; ), row_addr_bits );


    // Byte 12
    // Организация модуля
    U32 sdram_width;
    switch (spd_data[4] &amp; 0x7)
    {
    case 0:
        sdram_width = 4;
        break;
    case 1:
        sdram_width = 8;
        break;
    case 2:
        sdram_width = 16;
        break;
    case 3:
        sdram_width = 32;
        break;
    default:;
    }
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины памяти):&quot; ), sdram_width );

    // Number of Package Panks per DIMM
    U32 ranks = (spd_data[4] &gt;&gt; 3) &amp; 0x7;
    ranks += 1;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число ранков):&quot; ), ranks );

    // Byte 13
    // Module Memory Bus Width
    U32 primary_bus_width;
    switch (spd_data[5] &amp; 0x7)
    {
    case 0:
        primary_bus_width = 8;
        break;
    case 1:
        primary_bus_width = 16;
        break;
    case 2:
        primary_bus_width = 32;
        break;
    case 3:
        primary_bus_width = 64;
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины модуля):&quot; ), primary_bus_width );

    U32 module_capacity = (sdram_capacity / 8)*(primary_bus_width / sdram_width)*ranks;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти модуля МБайт)&quot; ), module_capacity );

    //g_SdramSize = module_capacity * 262144;

    U32 mode1 = 0;
    mode1 |= ((row_addr_bits - 8) &amp; 0x7) &lt;&lt; 2;
    mode1 |= ((col_addr_bits - 8) &amp; 0x7) &lt;&lt; 5;
    mode1 |= (ranks == 1) ? 0 : 0x100;
    mode1 |= 0x2200;

    // Разрешение инициализации памяти
    //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_MODE1, 0);
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE1, mode1 );

    // Ожидание окончания инициализации памяти DDR4
    BRDC_printf( _BRDC( &quot;\n\t%-46s\n&quot; ), _BRDC( &quot;Инициализации модуля DDR4...&quot; ) );
    int attempt;
    int attempt_max = 100;
    U32 status;

    for (attempt = 0; attempt&lt;attempt_max; attempt++)
    {
        status = pBrd-&gt;RegPeekDir( trdDDR4, TRDREG_STATUS );

        if (status &amp; 0x800)
            break;
        else
            Sleep( 100 );
    }

    if (attempt == attempt_max)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Первышен интервал ожидания инициализации модуля DDR4\r\n&quot; ) );
        throw(log_out);
    }

    if (SdramFifoMode == 1)
    {
        // Установка режима FIFO
        U32 mode2 = 0x10; // FIFO_MODE
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );
        BRDC_printf( _BRDC( &quot;\t%-46s\n&quot; ), _BRDC( &quot;Режим FIFO&quot; ) );
    }
    else
    {
        // Режим активной зоны
        U32 mode2 = 0;
        //Установка блокировки сброса входного FIFO
        //mode2 |= (SdramFifoInRstBlock == 1) ? 0x100 : 0;
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );

        U32 azbase_reg_l = SdramAzBase &amp; 0xFFFF;
        U32 azbase_reg_h = (SdramAzBase &gt;&gt; 16) &amp; 0xFFFF;

        U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
        U32 AzEnd;

        if (-1 == SdramAzSize)
        {
            AzEnd = SdramAzBase + size - 1;
        }
        else
        {
            AzEnd = SdramAzBase + SdramAzSize*(1024 / 4) - 1;
        }

        SdramAzSizeOfKb = (AzEnd + 1 - SdramAzBase) / (256);
        BRDC_printf( _BRDC( &quot;\r\nРежим с автоматическим чтением\r\n&quot; ) );
        BRDC_printf( _BRDC( &quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot; ), SdramAzBase );
        BRDC_printf( _BRDC( &quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot; ), AzEnd );
        BRDC_printf( _BRDC( &quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
&quot;</span> );</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;trdNo&quot;</span>,   <span class="stringliteral">&quot;4&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab73148e294c0a3da580d5bff6f18ed39">trdNo</a>, <span class="stringliteral">&quot;Номер тетрады  );
    array_cfg[ii++]=STR_CFG(  0, &quot;strmNo&quot;,  &quot;0&quot;,  (U32*)&amp;strmNo, &quot;Номер стрма" );
    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram&quot;, &quot;0&quot;,  (U32*)&amp;isSdram, &quot;1 - тетрада SDRAM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;SdramSource&quot;, &quot;0&quot;,  (U32*)&amp;SdramSource, &quot;Источник данных для SDRAM: 0 - АЦП, 1 - FDSP&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramTestSequence&quot;,   &quot;0&quot;,  (U32*)&amp;SdramTestSequence, &quot;0x100 - включение 256-ти разрядной тестовой последовательности на входе SDRAM&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramFullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;SdramFullSpeed, &quot;1 - включение работы на полной скорости, требует установки SdramTestSequence=0x100&quot; );



    array_cfg[ii++]=STR_CFG(  0, &quot;SdramFifoMode&quot;,   &quot;0&quot;,  (U32*)&amp;SdramFifoMode, &quot;1 - режим FIFO&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramFifoOutRestart&quot;, &quot;0&quot;,  (U32*)&amp;SdramFifoOutRestart, &quot; 1 - перезапуск только выходного FIFO тетрады TRD_DDR3x&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramAzBase&quot;, &quot;0&quot;,  (U32*)&amp;SdramAzBase, &quot;Начало активной зоны. &quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramAzSize&quot;, &quot;-1&quot;,  (U32*)&amp;SdramAzSize, &quot;Конец активной зоны. Если -1, то конец активной зоны определяется по размеру буфера стрима&quot; );
    
    
    array_cfg[ii++]=STR_CFG(  0, &quot;isDDC&quot;,   &quot;0&quot;,  (U32*)&amp;isDDC, &quot;1 - DDC, 0 - ADC&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;isTest&quot;,  &quot;0&quot;,  (U32*)&amp;isTest, &quot;0 - нет, 1 - проверка псевдослучайной последовательности, 2 - проверка тестовой последовательности&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;isMainTest&quot;,  &quot;0&quot;,  (U32*)&amp;isMainTest, &quot;1 - включение режима тестирования в тетраде MAIN&quot; );

    fnameAdcParam=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdcParam&quot;,    &quot;examadc.ini&quot;,  (U32*)&amp;fnameAdcParam, &quot;имя файла параметров для режима АЦП" );

    fnameDdcParam=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;DdcParam&quot;,    &quot;examddc.ini&quot;,  (U32*)&amp;fnameDdcParam, &quot;имя файла параметров для режима DDC&quot; );

    fnameAdmReg=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdmReg&quot;,      &quot;adcreg.ini&quot;,  (U32*)&amp;fnameAdmReg, &quot;имя файла регистров (выполняется после старта стрима)&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmReg&quot;,    &quot;0&quot;,  (U32*)&amp;isAdmReg, &quot;1 - разрешение записи регистров из файла AdmReg&quot; );

    fnameAdmReg2=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdmReg2&quot;,     &quot;adcreg2.ini&quot;,  (U32*)&amp;fnameAdmReg2, &quot;имя файла регистров (выполняется после старта стрима)&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmReg2&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmReg2, &quot;1 - разрешение записи регистров из файла AdmReg2&quot; );

    fnameIsvi=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;ISVI_FILE&quot;,   &quot;&quot;,  (U32*)&amp;fnameIsvi, &quot;имя файла данных ISVI&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;ISVI_HEADER&quot;, &quot;0&quot;,  (U32*)&amp;IsviHeaderMode, &quot;режим формирования суффикса ISVI, 0 - нет, 1 - DDC, 2 - ADC&quot; );


    array_cfg[ii++]=STR_CFG(  0, &quot;FifoRdy&quot;,     &quot;0&quot;,  (U32*)&amp;isFifoRdy, &quot;1 - генератор тестовой последовательности анализирует флаг готовности FIFO&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;Cnt1&quot;,    &quot;0&quot;,  (U32*)&amp;Cnt1, &quot;Число тактов записи в FIFO, 0 - постоянная запись в FIFO&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;Cnt2&quot;,    &quot;0&quot;,  (U32*)&amp;Cnt2, &quot;Число тактов паузы при записи в FIFO&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;DataType&quot;,    &quot;0&quot;,  (U32*)&amp;DataType, &quot;Тип данных при фиксированном типе блока, 6 - счётчик, 8 - псевдослучайная последовательность&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;DataFix&quot;, &quot;0&quot;,  (U32*)&amp;DataFix, &quot;1 - фиксированный тип блока, 0 - данные в блоке записят от номера блока" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isTestCtrl&quot;,  &quot;0&quot;,  (U32*)&amp;isTestCtrl, &quot;1 - подготовка тетрады TEST_CTRL&quot; );


    array_cfg[ii++]=STR_CFG(  0, &quot;TestSeq&quot;,         &quot;0&quot;,  (U32*)&amp;TestSeq, &quot;Значение регистра TEST_SEQ&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFMC&quot;,           &quot;0&quot;,  &amp;isFMC, &quot;Подготовка субмодуля FMC&quot; );


    DirName=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;DirName&quot;,     &quot;d:\\&quot;,  (U32*)&amp;DirName, &quot;путь файлов&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isWriteFile&quot;,         &quot;0&quot;,  &amp;isWriteFile, &quot;1 - запись в файл&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;DiskBufferMax&quot;,           &quot;0&quot;,  &amp;DiskBufferMax, &quot;общее число буферов записи&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;FileBufferMax&quot;,           &quot;0&quot;,  &amp;FileBufferMax, &quot;число буферов в одном файле" );

    array_cfg[ii++]=STR_CFG(  0, &quot;CHAN_IN&quot;,     &quot;0&quot;,  (U32*)&amp;maskChanIn,  &quot;разрешение каналов для приёма&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;CHAN_OUT&quot;,    &quot;0&quot;,  (U32*)&amp;maskChanOut, &quot;разрешение каналов для передачи&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;GEN&quot;, &quot;150000000&quot;,  (U32*)&amp;genValue, &quot;частота генератора [Гц]&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdsp&quot;,  &quot;0&quot;,  (U32*)&amp;isFdsp, &quot;1 - подготовка ПЛИС ЦОС" );

    m_sFdspPldBase=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;FdspPldBase&quot;,     &quot;&quot;, (U32*)&amp;m_sFdspPldBase, &quot;Имя файла базовой прошивки ПЛИС ЦОС" );


    array_cfg[ii++]=STR_CFG(  0, &quot;FDSP_CHECK_REG&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCheckReg, &quot;1 -прроверка обращения к регистрам ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspShowMgtErr&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspShowMgtErr, &quot; 1 -отображение счётчика ошибок MGT&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0Start&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh0Start, &quot;1 - разрешение передачи через канал 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0Prs&quot;, &quot;0&quot;,  (U32*)&amp;isAdmCh0Prs, &quot;1 - включение тестового режима для канала 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1Prs&quot;, &quot;0&quot;,  (U32*)&amp;isAdmCh1Prs, &quot;1 - включение тестового режима для канала 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh0Prs&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspCh0Prs, &quot;1 - включение тестового режима для канала 0 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1Start&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh1Start, &quot;1 - разрешение передачи через канал 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh1Prs&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspCh1Prs, &quot;1 - включение тестового режима для канала 1 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0FullSpeed&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh0FullSpeed, &quot;1 -включение максимальной скорости для канала 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1FullSpeed&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh1FullSpeed, &quot;1 - включение максимальной скорости для канала 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh0FullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCh0FullSpeed, &quot;1 - включение максимальной скорости для канала 0 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh1FullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCh1FullSpeed, &quot;1 - включение максимальной скорости для канала 1 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtCheck&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtCheck, &quot;1 - проверка потока данных на соответствие PSD256&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtReady&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtReady, &quot;1 - установка постоянной готовности к приёму по MGT&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspSysmon&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspSysmon, &quot;1 - чтение регистров системного монитора на ПЛИС ЦОС" );


    array_cfg[ii++]=STR_CFG(  0, &quot;isSdramEnable&quot;,   &quot;0&quot;,  (U32*)&amp;isSdramEnable, &quot;Инициализация SDRAM: 0 - нет, 1 - SODIMM0, 3 - SODIMM0 и SODIMM1&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram0Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram0Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram0TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram0Adr, &quot;Начальный адрес для проверки памяти&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram1Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram1Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram1TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram1Adr, &quot;Начальный адрес для проверки памяти&quot; );


    m_sAdcIni=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdcIni&quot;,      &quot;&quot;, (U32*)&amp;m_sAdcIni, &quot;Имя файла инициализации АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdcPrepare&quot;,    &quot;0&quot;,  (U32*)&amp;isAdcPrepare, &quot;1 - подготовка субмодуля АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;MaskMode0&quot;,   &quot;0x2018&quot;,  (U32*)&amp;m_MaskMode0, &quot;Маска для программирования регистра MODE0 при запуске" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isRemoteEnable&quot;,  &quot;0&quot;,  (U32*)&amp;m_isRemoteEnable, &quot;1 - разрешение установки соединения с удалённой ПЛИС&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFillAfterCheck&quot;,    &quot;0&quot;,  (U32*)&amp;m_isFillAfterCheck, &quot;1 - заполнение памяти после проверки&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isCheckCompletion&quot;,   &quot;0&quot;,  (U32*)&amp;m_isCheckCompletion, &quot;1 - проверка CompletionTimeout&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSimulink&quot;,  &quot;0&quot;,    (U32*)&amp;m_isSimulink, &quot;1 - подключение к Simulink&quot; );

    

    max_item=ii;

   {
    char str[1024];
    for( int ii=0; ii&lt;max_item; ii++ )
    {
        sprintf( str, &quot;%s  %s&quot;, array_cfg[ii].name, array_cfg[ii].def );
        GetParamFromStr( str );
    }


   }

}

//! Расчёт параметров
void TF_TestStrm::CalculateParams( void )
{
    SizeBlockOfBytes = SizeBlockOfWords * 4;                        // Размер блока в байтах
    SizeBuferOfBytes    = CntBlockInBuffer * SizeBlockOfBytes  ;    // Размер буфера в байтах
    SizeStreamOfBytes   = CntBuffer * SizeBuferOfBytes;             // Общий размер буфера стрима

    ShowParam();
}

//! Отображение параметров
void TF_TestStrm::ShowParam( void )
{

    if( 1==isShowParam )
    {
        TF_WorkParam::ShowParam();

        BRDC_printf( _BRDC(&quot;Общий размер буфера стрима: %d МБ\n\n&quot;), SizeStreamOfBytes/(1024*1024) );
    }

    if( isWriteFile )
    {
        __int64 file_size = SizeBuferOfBytes;
        file_size *=FileBufferMax;

        __int64 disk_size = SizeBuferOfBytes;
        disk_size *=DiskBufferMax;

        __int64 file_cnt = disk_size/file_size;
        __int64 file_cnt_x =disk_size%file_size;

        if( file_cnt_x )
            file_cnt++;

        file_size /=1024*1024;
        disk_size /=1024*1024;

        BRDC_printf( _BRDC( &quot;Размер одного файла:   %10I64d МБ\n&quot;), file_size );
        BRDC_printf( _BRDC( &quot;Общий размер данных:   %10I64d МБ\n&quot;), disk_size );
        BRDC_printf( _BRDC( &quot;Число  файлов:   %I64d \n\n&quot;), file_cnt );
    }
}


U32 TF_TestStrm::Execute( void )
{
    rd0.testBuf.buf_check_start( 32, 64 );

    
    if( isWriteFile )
        BufWriteStart();

    //Sleep( 100 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

    
    //if( 1==isFdspOutCh0 )
    /*
    {
        //pBrd-&gt;RegPokeInd( 8, 11, 0x17 ); // включение тестового режима FI0
        //pBrd-&gt;RegPokeInd( 8, 11, 0x07 );

        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );
    } 
    */
    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();


    U32 trd=4;
    
    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );


    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );

    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    Sleep( 1 );
    */

    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();

    /*
    if( isSdram0Test )
        Sdram0Start();

    if( isSdram0Test )
        Sdram1Start();
    */

    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x02 ); // разрешение анализа готовности FIFO в тетраде TRD_DDR3x
        //  pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        } else
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x01 ); // разрешение анализа готовности FIFO в тетраде TRD_FDSP
        }
    }


    U32 *ptrBuf0=pBrd-&gt;StreamGetBufByNum( rd0.Strm, 0 );

    m_TimeBlockStart=GetTickCount();

    pBrd-&gt;StreamStart( rd0.Strm );

    //{
    //  U32 mode3=pBrd-&gt;RegPeekInd( 5, 0x0B );
    //  //mode3|=0x40;
    //  mode3&amp;=~0x40;
    //  pBrd-&gt;RegPokeInd( 5, 0x0B, mode3 );
    //  BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n MODE3: 0x%.4X \n&quot;), mode3 );
    //}

    //Sleep(1);
    /*
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }
    */
    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        }
    }

    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0Enable();

    if( isAdmCh1Start )
        m_pFDSP-&gt;Ch1Enable();
    


    if( isTestCtrl )
    {
        StartTestCtrl();
    }


    if( isAdmReg2 )
        PrepareAdmReg( fnameAdmReg2, 0 );

    if( isFdsp )
        m_pFDSP-&gt;SetFullSpeedMode( isAdmCh0FullSpeed, isAdmCh1FullSpeed, isFdspCh0FullSpeed, isFdspCh1FullSpeed );

    if( isSdram0Test ) 
        Sdram0Start();

    if( isSdram1Test ) 
        Sdram1Start();

    //pBrd-&gt;RegPokeInd( 9, 0x10, 0x020 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );  

    
    //if( 1==isFdspOutCh0 )
    {
        /*
        pBrd-&gt;RegPokeInd( 8, 11, 0x17 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        */

        //pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        //pBrd-&gt;RegPokeInd( 9, 0x10, 0 );

        //pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС
      //pBrd-&gt;RegPokeInd( 9, 0, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС

        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        //pBrd-&gt;RegPokeInd( 8, 9, 0x100 );  // запуск потока из ПЛИС ЦОС
  } 

    if( isFdspMgtReady )
    {
        pBrd-&gt;RegPokeInd( 8, 0x3E0, 0x10 );
    }

    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 1  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }

    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }

    if( isAdcPrepare )
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( 4, 0, mode0 );
    }


    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 2  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }



    flagFirstBlock=0;
    rd0.time_last=rd0.time_start=GetTickCount();

    sdram0.time_last=sdram0.time_start=rd0.time_start;
    sdram1.time_last=sdram1.time_start=rd0.time_start;
    mgt.time_last=mgt.time_start=rd0.time_start;        

    U32 current_time;
    for( ; ; )
    {
        if( Terminate )
        {
            //printf( &quot;\nTerminate=%d\n&quot;, Terminate );
            break;
        }

        ReceiveData( &amp;rd0 );
        current_time = GetTickCount();
        CalculateVelocity( &amp;sdram0, current_time, 10000, 2 );
        CalculateVelocity( &amp;sdram1, current_time, 10000, 2 );
        CalculateVelocity( &amp;mgt, current_time, 10000, 1 );

        //Sleep( 100 );
    }

    if( isWriteFile )
        BufWriteStop();

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    if( isTestCtrl )
    {
        pBrd-&gt;RegPokeInd( 1, 0x1E, 0 );
        pBrd-&gt;RegPokeInd( 1, 0x1C, 0 );
    }


    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    Sleep( 1400 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );   
    

    lc_status=4;
    Sleep( 100 );
    return 1;
}




void TF_TestStrm::ReceiveData(  ParamExchange *pr )
{
    U32 *ptr;
    U32 *ptrBlock;
    U32 mode=0;
    mode |= pr-&gt;DataType&lt;&lt;8;
    mode |= pr-&gt;DataFix&lt;&lt;7;

    int ret;
    int kk;

    //pr-&gt;BlockRd++;
    //Sleep( 10 );
    //return;

    for( kk=0; kk&lt;16; kk++ )
    {

        if( Terminate )
        {
            break;
        }

        ret=pBrd-&gt;StreamGetBuf( pr-&gt;Strm, &amp;ptr );
        if( ret )
        { // Проверка буфера стрима

            if( m_TimeBlockIndex&lt;32 )
            {
                U32 curr_time = GetTickCount();
                m_TimeBlockReceive[m_TimeBlockIndex]=curr_time;
                m_TimeBlockIndex++;
            }

            m_ptrCurrentBlock = ptr;
            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_start();

            SetEvent( m_EventCheck0Start );
            //SetEvent( m_EventCheck1Start );
            //SetEvent( m_EventCheck2Start );
            //SetEvent( m_EventCheck3Start );

            if( 0==flagFirstBlock )
            {
                currentTime=rd0.time_last=rd0.time_start=GetTickCount();
                flagFirstBlock=1;

                FILE *outFile = fopen( &quot;first_data.bin&quot;, &quot;wb&quot; );
                fwrite(  ptr, 32768, 1, outFile );
                fclose( outFile );
            }

            if( isWriteFile )
            {
                ret=BufWrite( ptr, SizeBuferOfBytes );
                if( ret )
                    Stop();
            }

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                ptrBlock=ptr+ii*SizeBlockOfWords;
                if( isIsvi )
                    IsviStep( ptrBlock );

                if( 1==isTest )
                    pr-&gt;testBuf.buf_check_psd( ptrBlock, SizeBlockOfWords );
                    //int a=0;
                else if( 2==isTest )
                    pr-&gt;testBuf.buf_check( ptrBlock, pr-&gt;BlockRd, SizeBlockOfWords, BlockMode );
                else if( 6==isTest )
                    pr-&gt;testBuf.buf_check_psd128_low( ptrBlock, SizeBlockOfWords );
                else if( 7==isTest )
                {
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 0 );
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                }
                else if( 8==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                }
                else if( 9==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                    int ret;
                    ret=pr-&gt;testBuf.buf_check_cnt256_single( ptrBlock, SizeBlockOfWords );
                    //if( ret )
                    //  this-&gt;Stop();
                }
                pr-&gt;BlockRd++;
            }

             if( (6==isTest) || (7==isTest) || (8==isTest) )
             {
                int flag1=0;
                int flag2=0;
                int flag3=0;

                Sleep(1);

                HANDLE aHandle[4] = { m_EventCheck0Result, m_EventCheck1Result, m_EventCheck2Result, m_EventCheck3Result };

                for( ; ; )
                {
                    //int ret1=WaitForSingleObject( m_EventCheck1Result, 0 );
                    //int ret2=WaitForSingleObject( m_EventCheck2Result, 0 );
                    //int ret3=WaitForSingleObject( m_EventCheck3Result, 0 );
                    ret = WaitForMultipleObjects( 1, aHandle, TRUE, 200 );
                    if( Terminate )
                    {
                        break;
                    }
                    if( (WAIT_OBJECT_0&lt;=ret) &amp;&amp; ((WAIT_OBJECT_0+3)&gt;=ret) )
                    {
                        break;
                    }
                    //Sleep(1);
                }
             }


            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_step();

            if( m_isFillAfterCheck )
            {
                U32 *dst=ptr;
                for( int ii=0; ii&lt;SizeBlockOfWords*CntBlockInBuffer; ii++ )
                {
                    *ptr++=0xBBBBBBBB;
                }
            }


            if( isAgreeMode )
            {
                //getch();
                pBrd-&gt;StreamGetBufDone( pr-&gt;Strm );
            }

            if( (isRestart&gt;=1) &amp;&amp; (pr-&gt;BlockRd==(CntBuffer*CntBlockInBuffer) ) )
            {
                Sleep( 100 );
                if( 0==SdramFifoOutRestart )
                    pr-&gt;testBuf.restart();
                if( 1==isRestart )
                 RestartAdc();
                else if( 2==isRestart )
                    RestartTrd();
                else if( 3==isRestart )
                    RestartTrdAndSdram();
            }

        } else
        {
            //Sleep( 0 );
            pr-&gt;freeCycle++;
            break;
        }
    }
    Sleep( 0 );

    
    currentTime = GetTickCount();
    if( (currentTime - pr-&gt;time_last)&gt;4000 )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*SizeBlockOfBytes/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v;

        v = 1000.0*(pr-&gt;BlockRd)*SizeBlockOfBytes/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
        pr-&gt;freeCycleZ=pr-&gt;freeCycle;
        pr-&gt;freeCycle=0;
    
    }
    //Sleep(1);
    

}



U32 TF_TestStrm::ExecuteCheck0( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck0Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck0Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck1( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck1Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck1Result );
        }

    }

    return 0;
}

U32 TF_TestStrm::ExecuteCheck2( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck2Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck2Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck3( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck3Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck3Result );
        }

    }

    return 0;
}


void TF_TestStrm::PrepareAdm( void )
{
    U32 trd=trdNo;
    U32 ii;
    U32 id, id_mod, ver;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады\n&quot;) );


    id = pBrd-&gt;RegPeekInd( trd, 0x100 );
    id_mod = pBrd-&gt;RegPeekInd( trd, 0x101 );
    ver = pBrd-&gt;RegPeekInd( trd, 0x102 );

    //pBrd-&gt;RegPokeInd( trd, 0, 0x2038 );

    BRDC_printf( _BRDC(&quot;\nТетрада %d  ID: 0x%.2X MOD: %d  VER: %d.%d \n\n&quot;),
        trd, id, id_mod, (ver&gt;&gt;8) &amp; 0xFF, ver&amp;0xFF );

    BRDC_printf( _BRDC(&quot; Сброс тетрады TRD %2d &quot;), trd );
    pBrd-&gt;RegPokeInd( trd, 0, 1 );
    for( int ii=1; ii&lt;32; ii++ )
    {
        pBrd-&gt;RegPokeInd( trd, ii, 0 );
    }
    pBrd-&gt;RegPokeInd( trd, 0, 0 );
    BRDC_printf( _BRDC(&quot; - Ok\n&quot;) );


    {
        U32 reg2F0;
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x4383 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x000 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

    }

    //if( fnameDDS )
    //  PrepareDDS();


    if( isMainTest )
        PrepareMain();


    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( isTestCtrl )
        PrepareTestCtrl();
    

    //if( isFMC )
    //  PrepereFMC();

    if( isAdcPrepare )
        PrepareAdc( m_sAdcIni );

    if( isAdmReg )
        PrepareAdmReg( fnameAdmReg, 1 );

    if( 1==isSdram )
        PrepareDDR3();

    if(2==isSdram )
        PrepareSDRAM();

    if(4 == isSdram)
        PrepareDDR4();

    if( isFdsp )
        PrepareFDSP();

    IsviStatus=0;
    IsviCnt=0;
    isIsvi=0;
    if( fnameIsvi )
    {
        IsviStatus=1;
        isIsvi=1;
    }
    /*
    pBrd-&gt;RegPokeInd( trd, 25, 3 );
    pBrd-&gt;RegPokeInd( trd, 16, 3 );
    pBrd-&gt;RegPokeInd( trd, 0x13, 0);
    pBrd-&gt;RegPokeInd( trd, 28, 0 );
    */
    //pBrd-&gt;RegPokeInd( trd, 0x1B, 0x100 );

//      pBrd-&gt;RegPokeInd( trdSdram, 0, 1 );

    //PrepareSwitch();

}




//! Подготовка MAIN
void TF_TestStrm::PrepareMain( void )
{

    BRDC_printf( _BRDC(&quot;В тетраде MAIN установлен режим формирования псевдослучайной последовательности\n&quot;) );
    pBrd-&gt;RegPokeInd( 0, 12, 1 );  // Регистр TEST_MODE[0]=1 - режим формирования псевдослучайной последовательности
    pBrd-&gt;RegPokeInd( 0, 0, 2 );   // Сброс FIFO - перевод в начальное состояние
 Sleep( 1 );
    pBrd-&gt;RegPokeInd( 0, 0, 0 );
    Sleep( 1 );
}

void TF_TestStrm::IsviStep( U32* ptr )
{
    int ii;
    if( (1==IsviStatus) || (4==IsviStatus ) )
    {
        for( ii=0; ii&lt;SizeBlockOfWords; ii++ ) bufIsvi[ii]=ptr[ii];
        IsviStatus++;
    }
}

void TF_TestStrm::WriteFlagSinc(int flg, int isNewParam)
{
    int fs = -1;
    int val[2];

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    val[0] = flg;
    val[1] = isNewParam;
    write( fs, val, 8 );
    close( fs );
}

int  TF_TestStrm::ReadFlagSinc(void)
{
    int fs = -1;
    int flg;

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    read( fs, &amp;flg, 4 );
    close( fs );

    return flg;
}

void TF_TestStrm::WriteDataFile( U32 *pBuf, U32 sizew )
{
    char fname[256];
    sprintf( fname, &quot;%s.bin&quot;, fnameIsvi );
    int     fl = sopen(fname, O_WRONLY|O_BINARY|O_CREAT|O_TRUNC, SH_DENYNO, S_IWRITE|S_IREAD);
    U32     ii;

    if( fl==-1 )
    {
        return;
    }

    
    write( fl, pBuf, sizew*4 );

    write( fl, IsviHeaderStr, IsviHeaderLen );

    close( fl );
}


U32 TF_TestStrm::ExecuteIsvi( void )
{
    for( ; ; )
    {
        if( Terminate )
        {
            break;
        }


        int ii;
        int rr;
        switch( IsviStatus )
        {
            case 2: // Подготовка суффикса
                {
                    IsviHeaderStr[0]=0;
                    /*
                    switch( IsviHeaderMode )
                    {
                        case 1:  SetFileHeaderDdc( SizeBlockOfWords, IsviHeaderStr ); break;
                        case 2:  SetFileHeaderAdc( SizeBlockOfWords, IsviHeaderStr ); break;
                    }
                    */
                    IsviHeaderLen = strlen( IsviHeaderStr );
                    WriteFlagSinc(0,0);
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0xffffffff);

                    IsviCnt++;
                    IsviStatus=3;
                }
                break;

            case 3:
                {
                  rr=ReadFlagSinc();
                  if( 0==rr )
                      IsviStatus=4;

                }
                break;

            case 4:
                // Ожидание получения данных
                Sleep( 100 );
                break;

            case 5:
                {
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0 );
                    IsviStatus=3;
                    IsviCnt++;
                }
                break;

        }

        Sleep( 100 );
    }
    IsviStatus=100;
    return 0;
}

/*
//! Подготовка DDS
void TF_TestStrm::PrepareDDS( void )
{

    if( pDds )
        delete pDds;

    pDds = new TF_TestDDS( fnameDDS );
}
*/

#define TRD_CTRL 1

#define REG_MUX_CTRL  0x0F
#define REG_GEN_CNT1  0x1A
#define REG_GEN_CNT2  0x1B
#define REG_GEN_CTRL  0x1E
#define REG_GEN_SIZE  0x1F
#define TRD_DIO_IN    6
#define TRD_CTRL      1
//#define TRD_DIO_IN
//! Подготовка TEST_CTRL

void TF_TestStrm::PrepareTestCtrl( void )
{
    U32 trd=1;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады TEST_CTRL\n&quot;) );

    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( !isFifoRdy )
        BlockMode |=0x1000;

    U32 block_mode=BlockMode;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 1 );

          //U32 mode0=pBrd-&gt;RegPeekInd( TRD_DIO_IN, 0 );
         // pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 2 );

          Sleep( 1 );

          //pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_MUX_CTRL, 1 );

          U32  val=SizeBlockOfBytes/4096;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_SIZE, val );

          if( block_mode &amp; 0x80 )
          {
            BRDC_printf( _BRDC(&quot;Используется сокращённая тестовая последовательность\r\n&quot;) );
          } else
          {
            BRDC_printf( _BRDC(&quot;Используется полная тестовая последовательность\r\n&quot;) );
          }


          if( Cnt1 || Cnt2 )
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, Cnt1 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, Cnt2 );
            float sp=1907.348632812 * (Cnt1-1)/(Cnt1+Cnt2-2);
            BRDC_printf( _BRDC(&quot;Установлено ограничение скорости формирования потока:  %6.1f МБайт/с \r\nREG_CNT1=%d  REGH_CNT2=%d   \r\n&quot;), sp, Cnt1, Cnt2 );
            if( block_mode&amp;0x1000 )
            {
             BRDC_printf( _BRDC(&quot;Установлен режим без ожидания готовности FIFO\r\n\r\n&quot;) );
            } else
            {
             BRDC_printf( _BRDC(&quot;Установлено ожидание готовности FIFO \r\n\r\n&quot;)        );
            }
          }  else
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, 0 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, 0 );
            BRDC_printf( _BRDC(&quot;Установлено формирование потока на максимальной скорости: 1907 МБайт/с \r\nУстановлено ожидание готовности FIFO \r\n\r\n&quot;)        );
          }


}

//! Запуск TestCtrl
void TF_TestStrm::StartTestCtrl( void )
{

          U32 ctrl=0x20;
          ctrl|=BlockMode;
          if( Cnt1 || Cnt2 )
           ctrl|=0x40;

          if( !isFifoRdy )
              ctrl |=0x1000;
        //  ctrl&amp;= ~0x1000;
         //BRDC_printf( &quot;TEST_CTRL: REG_GEN_CTRL = 0x%.4X \r\n&quot;, ctrl );
                
         pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, ctrl );  // Запуск DIO_IN

         //U32 mode0=pBrd-&gt;RegPeekInd( 6, 0 );  
         //mode0 |=0x30;
         //pBrd-&gt;RegPokeInd( 6, 0, mode0 );     // Запуск DIO_IN


}

//! Подготовка SDRAM
void TF_TestStrm::PrepareSDRAM( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={3, 4, 5, 17, 18, 36, 40, 42, 30, 13};
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    U32     DDR2_trdNo = 5;

    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 

    //----------- Reading SPD data ---------------------------------------------
    //{
    //  U32 Bytes_Num;
    //  U32 val;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, 0);
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //  Bytes_Num=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  Bytes_Num&amp;=0xFF;
    //  for(ii=0;ii&lt;Bytes_Num;ii++)
    //  {
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii);
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //      val=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //      BRDC_printf(&quot;Byte %03d: - 0x%02X\n&quot;, ii, val &amp; 0xFF);
    //  }
    //}


    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    }
    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 mode1=0;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
                    columns=spd_data[1] &amp; 0xFF; // Num of columns
                    columns=(columns-8) &amp; 7;
                    rows=spd_data[0] &amp; 0xFF; // Num of Rows
                    rows=(rows-8) &amp; 7;
                    {
                            U32 bank_width;
        
                            if ((spd_data[3] &amp; 0xFF)==4)
                                    bank_width = 2;
                            else
                                    bank_width = 3;
        
                            bank_width &amp;= 0xFF; // Num of Banks
                            banks=(bank_width==2) ? 0 : 1;
                    }
        
                    ranks=spd_data[2] &amp; 0x3; // Num of Ranks
                    ranks=(ranks==0) ? 0 : 1;

                    mode1=(rows&lt;&lt;2) | (columns&lt;&lt;5) | (ranks&lt;&lt;8) | (banks&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         BRDC_printf(_BRDC(&quot;COLUMNS :\t\t%d;\nROWS    :\t\t%d;\nBANKS   :\t\t%d;\nRANKS   :\t\t%d;\n&quot;),
            spd_data[1] &amp; 0xFF, spd_data[0] &amp; 0xFF, spd_data[3] &amp; 0xFF, (spd_data[2] &amp; 0x3)+1);
        
         BRDC_printf(_BRDC(&quot;MODE1 :\t\t0x%X\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    {
        U32 CAS_latency;
        float Twr;
        U32 Twr_value;
        U32 latency_reg;

        if (spd_data[4] &amp; 0x8)
            CAS_latency = 3;
        else if (spd_data[4] &amp; 0x10)
            CAS_latency = 4;
        else if (spd_data[4] &amp; 0x20)
            CAS_latency = 5;
        else if (spd_data[4] &amp; 0x40)
            CAS_latency = 6;
        else
             BRDC_printf( _BRDC(&quot;ERROR!: Неверное значение СAS\r\n&quot;));

        Twr = ((spd_data[5] &amp; 0xFF) &gt;&gt; 2) + ((spd_data[5] &amp; 0x3) * 0.25);
//      Twr_value = (U32)ceil(Twr * 0.250);
//      latency_reg = (Twr_value&lt;&lt;4) | CAS_latency;
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_LATENCY_REG, latency_reg);    // CONF_REG
         BRDC_printf(_BRDC(&quot;Twr=%f ns\n&quot;), Twr);
    }

    

    //----------------------------------------------------------------------------
    {
        U32 CAS_latency;
        float Trfc;
        U32 Subfield_A;
        U32 Subfield_B;
        U32 Trfc_value;

        Subfield_A=spd_data[6] &amp; 1;
        Subfield_B=(spd_data[6] &gt;&gt; 1) &amp; 7;

        Trfc=256*Subfield_A;
        switch (Subfield_B)
        {
        case 0 :
            Trfc+=0.0;
            break;
        case 1 :
            Trfc+=0.25;
            break;
        case 2 :
            Trfc+=0.33;
            break;
        case 3 :
            Trfc+=0.5;
            break;
        case 4 :
            Trfc+=0.66;
            break;
        case 5 :
            Trfc+=0.75;
            break;

        default:
            ;
        }
        Trfc+=spd_data[7] &amp; 0xFF;

//      Trfc_value = (U32)ceil(Trfc * 0.250);
         BRDC_printf(_BRDC(&quot;Trfc=%f ns\n&quot;), Trfc);
    }

    //----------------------------------------------------------------------------
    {
        U32 Tras=spd_data[8] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Tras=%d ns\n&quot;), Tras);
    }
    //----------------------------------------------------------------------------
    {
        U32 prim_width=spd_data[9] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Primary SDRAM width x%d \n&quot;), prim_width);
    }
    ///----------------------------------------------------------------------------

    //return;
    
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
        

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x0);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x1);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0x100C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0x140C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0x300C);

    //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0x0300);


        /*
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x3);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x0);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x10, 0x3); // CHAN 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x13, 0x81);    // FSRC 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x14, 0x0); // FDVR 
        */

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
    



    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
    {
        U32 status;
        U32 loop=0;
        do
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;
            
            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 300 ); loop++;
        }while( !(status &amp; 0x800));
    }
     BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
    {
        U32 DDR2_mode0;
        DDR2_mode0=pBrd-&gt;RegPeekInd( DDR2_trdNo, TRDIND_MODE0);
        DDR2_mode0|=0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO
        DDR2_mode0&amp;=~0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO


        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 2 );  // Сброс FIFO
        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 0 );  // Сброс FIFO

    //return;

        DDR2_mode0|=0x0030;
        //DDR2_mode0|=0x0010;
        BRDC_printf( _BRDC(&quot;DDR_mode0: %.4X \n&quot;), DDR2_mode0 );

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  

        //pBrd-&gt;RegPokeInd( DDR2_trdNo, 0, 0x2038 );  // Запуск DIO_IN
        //pBrd-&gt;RegPokeInd(ADC_trdNo, TRDIND_MODE1, 0x80);  // Переключение тетрады ADC на тестовую последовательность 
    }


}

//! Подготовка DDR3
void TF_TestStrm::PrepareDDR3( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={ 4, 5, 7, 8, 10, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 26, 27, 28, 29 };
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    //U32       DDR2_trdNo = 5;
    U32     DDR2_trdNo = this-&gt;trdNo;

    //BRDC_printf( _BRDC( &quot;\nТетрада памяти: %d   &quot;), DDR2_trdNo );

    // Проверка идентификатора тетрады 
    {
        U32 trdId = pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x100 );
        if( (0x9B == trdId) || (0x8F==trdId) )
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Ok\n\n&quot;), trdId );
        } else
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Error\n\n&quot;), trdId );
            throw( _BRDC( &quot;Тетрада TRD_DDR3x не обнаружена&quot;));
        }
    }


    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 



    
    ////for( ii=0; ii&lt;16; ii++ )
    //int xx=0;
    //for( ii=4; ;  )
    //{
    //  U32 adr=3;
    //  U32 data;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii );
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2 );

    //  data=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  //printf( &quot;%5d 0x%.2X  \n&quot;, ii, data );
    //  printf( &quot;%5d 0x%.2X  \r&quot;, xx, data ); xx++;
    //  Sleep( 100 );
    //}
    //

    U32 status;
    //for( ; ; )
    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2);
        /*
        for( ; ; )
        {
            status = pBrd-&gt;RegPeekDir( DDR2_trdNo, 0 );
            if( status &amp; 1 )
                break;
            Sleep( 2 );

        }
        */
        
        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
        printf( &quot;%d SPD[%d] = 0x%.2X  %d \n&quot;, ii, spd_addr[ii], spd_data[ii], spd_data[ii] );
    }

    // Проверка наличия SPD или имитатора SPD
    {
        if( (0xFF==spd_data[0]) || (0xFF==spd_data[1]) || (0xFF==spd_data[2]) )
        {
            throw( _BRDC( &quot;Память не установлена") );
        }

    }

        U32 mode1=0;

    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
        U32 size;
        U32 primary_bus;
        U32 sdram_widht;

        switch( (spd_data[0]&gt;&gt;4) &amp; 0x7 )
        {
            case 0: banks = 3; break;
            case 1: banks = 4; break;
            case 2: banks = 5; break;
            case 3: banks = 6; break;
            default: banks=0; break;
        }
        
        switch(spd_data[0] &amp; 0xF )
        {
            case 0: size=256; break;
            case 1: size=512; break;
            case 2: size=1024; break;
            case 3: size=2048; break;
            case 4: size=4096; break;
            case 5: size=8192; break;
            case 6: size=16384; break;
            default: size=0;

        }

        switch( (spd_data[1]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: rows=12; break;
            case 1: rows=13; break;
            case 2: rows=14; break;
            case 3: rows=15; break;
            case 4: rows=16; break;
            default: rows=0; break;
        }
    
        switch( (spd_data[1] &amp; 0x7 ) )
        {
            case 0: columns=9; break;
            case 1: columns=10; break;
            case 2: columns=11; break;
            case 3: columns=12; break;
            default: columns=0; break;
        }
    
    
        switch( (spd_data[2]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: ranks=1; break;
            case 1: ranks=2; break;
            case 2: ranks=3; break;
            case 3: ranks=4; break;
            default: ranks=0; break;
        }
        
        switch( (spd_data[2]) &amp; 0x7 )
        {
            case 0: sdram_widht=4; break;
            case 1: sdram_widht=8; break;
            case 2: sdram_widht=16; break;
            case 3: sdram_widht=32; break;
            default: ranks=0; break;
        }
        switch( (spd_data[3]) &amp; 0x7 )
        {
            case 0: primary_bus=8; break;
            case 1: primary_bus=16; break;
            case 2: primary_bus=32; break;
            case 3: primary_bus=64; break;
            default: primary_bus=0; break;
        }

                    mode1=((rows-8)&lt;&lt;2)&amp;0x1C;
                    mode1|= ((columns-8)&lt;&lt;5) &amp; 0xE0;
                    mode1|= ((ranks-1)&lt;&lt;8) ;
                    mode1|= (1&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         U32 total_size=size/8*primary_bus/sdram_widht*ranks;
         BRDC_printf(_BRDC(&quot;\nCOLUMNS \t\t%d\nROWS    \t\t%d\nBANKS   \t\t%d\nRANKS   \t\t%d\nSDRAM SIZE   \t\t%d \nSDRAM WITH \t\t%d\nPRIMARY BUS \t\t%d\nTOTAL SIZE \t\t%d [MB]\n&quot;),
                columns, rows, banks, ranks, size, sdram_widht, primary_bus, total_size );


        
         BRDC_printf(_BRDC(&quot;\nMODE1 :\t\t0x%X\n\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    



        {
            U32 mode3=0;
            if( SdramSource )
                mode3|=1;
            if( SdramFullSpeed )
                mode3|=0x20;

            if( SdramFifoOutRestart )
                mode3|=0x100;

            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    // управление источником и режимом полной скорости
        }

        
        pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0C, SdramTestSequence  );   // 0x100 - включение тестового режима





    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
     for( int kk=0; ; kk++ )
    {
        U32 status;
        U32 loop=0;
        int flag_init=0;
        for( int jj=0; jj&lt;8; jj++ )
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;

            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 200 ); loop++;

            // Проверка чтения регистра STATUS
            {
                if( 0xFFFF == status )
                {
                    BRDC_printf( _BRDC(&quot;\n\n&quot;)); 
                    throw( _BRDC( &quot;STATUS=0xFFFF - Ошибка чтения регистра STATUS&quot;));
                }
            }

            if( status &amp; 0x800) 
            {
                flag_init=1;
                break;
            }
        }
        
        if( 1==flag_init )
        {
         BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
         break;
        } else
        {
            //throw( _BRDC(&quot;Не удалось инициализировать DDR память&quot;) );
            BRDC_printf( _BRDC(&quot;Restart: %kk                  \r&quot;), kk );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; ~0x20000 );  // CONF_REG
            Sleep( 400 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; 0x20000 );   // CONF_REG
        }
    }
    {




        if( 1==SdramFifoMode )
        { // Режим FIFO 
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

            //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x14 ); // Режим FIFO
            BRDC_printf( _BRDC(&quot;\r\nРежим FIFO\r\n&quot;)  );
        } else
        { // Режим с автоматическим чтением

            // Начало активной зоны
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, SdramAzBase &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, SdramAzBase &gt;&gt; 16 );

            U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
            U32 AzEnd;

            if( -1==SdramAzSize ) 
            {
                AzEnd= SdramAzBase + size - 1;
            } else
            {
                AzEnd= SdramAzBase + SdramAzSize*(1024/4) - 1;
            }

            SdramAzSizeOfKb = (AzEnd+1-SdramAzBase)/(256);
            BRDC_printf( _BRDC(&quot;\r\nРежим с автоматическим чтением\r\n&quot;)  );
            BRDC_printf( _BRDC(&quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot;), SdramAzBase  );
            BRDC_printf( _BRDC(&quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot;), AzEnd  );
            BRDC_printf( _BRDC(&quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot;), SdramAzSizeOfKb/1024, SdramAzSize );
            
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, AzEnd &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, AzEnd &gt;&gt; 16 );

        }
    

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 2 );  // Сброс FIFO

        if( SdramFifoOutRestart )
        {
            U32 mode3=0;
            mode3=pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x0B );    
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 | 0x200 );    // сброс входного FIFO
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    
        }

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 0 );  

    }


}


//! 
#define TRDIND_ID 0x100
#define TRDIND_INSTNUM 0x107
#define TRD_DDR4_ID 0xE7

int TF_TestStrm::PrepareDDR4( void )
{
    BRDCHAR log_out[1024];
    //int ret;

    U32 ii;
    U32 trdId;
    U32 trdInst;

    U32     spd_addr[] = { 2, 3, 4, 5, 12, 13 };
    U32     spd_data[sizeof( spd_addr ) / sizeof( U32 )];
    U32     confreg;

    ////Поиск тетрады TRD_DDR4
    //for (ii = 1; ii&lt;8; ii++)
    //{
    //  trdId = pBrd-&gt;RegPeekInd( ii, TRDIND_ID );
    //  if (trdId == TRD_DDR4_ID)
    //  {
    //      trdInst = pBrd-&gt;RegPeekInd( ii, TRDIND_INSTNUM );
    //      if (trdInst == m_SdramInst)
    //      {
    //          trdDDR4 = ii;
    //          break;
    //      }
    //  }
    //}

    //if (trdDDR4 == 0)
    //{
    //  BRDC_printf( _BRDC( &quot;ERROR : Тетрада DDR4 не нейдена \n&quot; ) );
    //  return -1;
    //}
    //else
    //  BRDC_printf( _BRDC( &quot;Номер тетрада DDR4 : %d\n&quot; ), trdDDR4 );

    U32 trdDDR4 = this-&gt;trdNo;

    // Сброс тетрады 
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 1 );
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 0 );

    //Чтение данных ПЗУ SPD

    for (ii = 0; ii&lt;sizeof( spd_addr ) / sizeof( U32 ); ii++)
    {
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_ADDR, spd_addr[ii] );
        //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_SPD_CTRL, 1);
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_CTRL, 2 );

        spd_data[ii] = pBrd-&gt;RegPeekInd( trdDDR4, TRDIND_SPD_DATA );
    }

    // Byte 2
    // Проверка типа памяти (DDR4 SDRAM - 0xC) 
    spd_data[0] &amp;= 0xFF;
    if (spd_data[0] != 0xC)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Неверный тип памяти (0x%X). Ожидается 0xC\r\n&quot; ), spd_data[0] );
        throw(log_out);
    }

    // Byte 3
    // Проверка типа модуля
    spd_data[1] &amp;= 0x7;
    if (spd_data[1] != 0x3)
    {
        switch (spd_data[1])
        {
        case 0x0:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UNDEFINED\&quot;\r\n&quot; ) );
            break;
        case 0x1:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;RDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x2:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x3: //тип модуля (SO-DIMM - 0x3)
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;SODIMM\&quot;\r\n&quot; ) );
            break;
        case 0x4:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;LRDIMM\&quot;\r\n&quot; ) );
            break;
        default: break;
        }
    }

    // Byte 4
    // Total SDRAM capacity, in megabits
    U32 sdram_capacity;
    switch (spd_data[2] &amp; 0xF)
    {
    case 0:
        sdram_capacity = 256;
        break;
    case 1:
        sdram_capacity = 512;
        break;
    case 2:
        sdram_capacity = 1024;
        break;
    case 3:
        sdram_capacity = 2048;
        break;
    case 4:
        sdram_capacity = 4096;
        break;
    case 5:
        sdram_capacity = 8198;
        break;
    case 6:
        sdram_capacity = 16384;
        break;
    case 7:
        sdram_capacity = 32768;
        break;
    case 8:
        sdram_capacity = 12288; // 12Gb
        break;
    case 9:
        sdram_capacity = 24576; // 24Gb
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти, Мбит):&quot; ), sdram_capacity );

    U32 bank_addr_bits = (spd_data[2] &gt;&gt; 4) &amp; 0x3;
    bank_addr_bits += 2;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса банка):&quot; ), bank_addr_bits );

    U32 bank_group_bits = (spd_data[2] &gt;&gt; 6) &amp; 0x3;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число груп банков):&quot; ), bank_group_bits );


    // Byte 5
    U32 col_addr_bits = spd_data[3] &amp; 0x7;
    col_addr_bits += 9;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса колонки):&quot; ), col_addr_bits );

    U32 row_addr_bits = (spd_data[3] &gt;&gt; 3) &amp; 0x7;
    row_addr_bits += 12;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса строки):&quot; ), row_addr_bits );


    // Byte 12
    // Организация модуля
    U32 sdram_width;
    switch (spd_data[4] &amp; 0x7)
    {
    case 0:
        sdram_width = 4;
        break;
    case 1:
        sdram_width = 8;
        break;
    case 2:
        sdram_width = 16;
        break;
    case 3:
        sdram_width = 32;
        break;
    default:;
    }
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины памяти):&quot; ), sdram_width );

    // Number of Package Panks per DIMM
    U32 ranks = (spd_data[4] &gt;&gt; 3) &amp; 0x7;
    ranks += 1;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число ранков):&quot; ), ranks );

    // Byte 13
    // Module Memory Bus Width
    U32 primary_bus_width;
    switch (spd_data[5] &amp; 0x7)
    {
    case 0:
        primary_bus_width = 8;
        break;
    case 1:
        primary_bus_width = 16;
        break;
    case 2:
        primary_bus_width = 32;
        break;
    case 3:
        primary_bus_width = 64;
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины модуля):&quot; ), primary_bus_width );

    U32 module_capacity = (sdram_capacity / 8)*(primary_bus_width / sdram_width)*ranks;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти модуля МБайт)&quot; ), module_capacity );

    //g_SdramSize = module_capacity * 262144;

    U32 mode1 = 0;
    mode1 |= ((row_addr_bits - 8) &amp; 0x7) &lt;&lt; 2;
    mode1 |= ((col_addr_bits - 8) &amp; 0x7) &lt;&lt; 5;
    mode1 |= (ranks == 1) ? 0 : 0x100;
    mode1 |= 0x2200;

    // Разрешение инициализации памяти
    //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_MODE1, 0);
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE1, mode1 );

    // Ожидание окончания инициализации памяти DDR4
    BRDC_printf( _BRDC( &quot;\n\t%-46s\n&quot; ), _BRDC( &quot;Инициализации модуля DDR4...&quot; ) );
    int attempt;
    int attempt_max = 100;
    U32 status;

    for (attempt = 0; attempt&lt;attempt_max; attempt++)
    {
        status = pBrd-&gt;RegPeekDir( trdDDR4, TRDREG_STATUS );

        if (status &amp; 0x800)
            break;
        else
            Sleep( 100 );
    }

    if (attempt == attempt_max)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Первышен интервал ожидания инициализации модуля DDR4\r\n&quot; ) );
        throw(log_out);
    }

    if (SdramFifoMode == 1)
    {
        // Установка режима FIFO
        U32 mode2 = 0x10; // FIFO_MODE
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );
        BRDC_printf( _BRDC( &quot;\t%-46s\n&quot; ), _BRDC( &quot;Режим FIFO&quot; ) );
    }
    else
    {
        // Режим активной зоны
        U32 mode2 = 0;
        //Установка блокировки сброса входного FIFO
        //mode2 |= (SdramFifoInRstBlock == 1) ? 0x100 : 0;
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );

        U32 azbase_reg_l = SdramAzBase &amp; 0xFFFF;
        U32 azbase_reg_h = (SdramAzBase &gt;&gt; 16) &amp; 0xFFFF;

        U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
        U32 AzEnd;

        if (-1 == SdramAzSize)
        {
            AzEnd = SdramAzBase + size - 1;
        }
        else
        {
            AzEnd = SdramAzBase + SdramAzSize*(1024 / 4) - 1;
        }

        SdramAzSizeOfKb = (AzEnd + 1 - SdramAzBase) / (256);
        BRDC_printf( _BRDC( &quot;\r\nРежим с автоматическим чтением\r\n&quot; ) );
        BRDC_printf( _BRDC( &quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot; ), SdramAzBase );
        BRDC_printf( _BRDC( &quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot; ), AzEnd );
        BRDC_printf( _BRDC( &quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
&quot;</span> );</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;strmNo&quot;</span>,  <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a3097c4a047ec5f66795dfe21e760536a">strmNo</a>, <span class="stringliteral">&quot;Номер стрма  );
    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram&quot;, &quot;0&quot;,  (U32*)&amp;isSdram, &quot;1 - тетрада SDRAM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;SdramSource&quot;, &quot;0&quot;,  (U32*)&amp;SdramSource, &quot;Источник данных для SDRAM: 0 - АЦП, 1 - FDSP&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramTestSequence&quot;,   &quot;0&quot;,  (U32*)&amp;SdramTestSequence, &quot;0x100 - включение 256-ти разрядной тестовой последовательности на входе SDRAM&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramFullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;SdramFullSpeed, &quot;1 - включение работы на полной скорости, требует установки SdramTestSequence=0x100&quot; );



    array_cfg[ii++]=STR_CFG(  0, &quot;SdramFifoMode&quot;,   &quot;0&quot;,  (U32*)&amp;SdramFifoMode, &quot;1 - режим FIFO&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramFifoOutRestart&quot;, &quot;0&quot;,  (U32*)&amp;SdramFifoOutRestart, &quot; 1 - перезапуск только выходного FIFO тетрады TRD_DDR3x&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramAzBase&quot;, &quot;0&quot;,  (U32*)&amp;SdramAzBase, &quot;Начало активной зоны. &quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;SdramAzSize&quot;, &quot;-1&quot;,  (U32*)&amp;SdramAzSize, &quot;Конец активной зоны. Если -1, то конец активной зоны определяется по размеру буфера стрима&quot; );
    
    
    array_cfg[ii++]=STR_CFG(  0, &quot;isDDC&quot;,   &quot;0&quot;,  (U32*)&amp;isDDC, &quot;1 - DDC, 0 - ADC&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;isTest&quot;,  &quot;0&quot;,  (U32*)&amp;isTest, &quot;0 - нет, 1 - проверка псевдослучайной последовательности, 2 - проверка тестовой последовательности&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;isMainTest&quot;,  &quot;0&quot;,  (U32*)&amp;isMainTest, &quot;1 - включение режима тестирования в тетраде MAIN&quot; );

    fnameAdcParam=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdcParam&quot;,    &quot;examadc.ini&quot;,  (U32*)&amp;fnameAdcParam, &quot;имя файла параметров для режима АЦП" );

    fnameDdcParam=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;DdcParam&quot;,    &quot;examddc.ini&quot;,  (U32*)&amp;fnameDdcParam, &quot;имя файла параметров для режима DDC&quot; );

    fnameAdmReg=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdmReg&quot;,      &quot;adcreg.ini&quot;,  (U32*)&amp;fnameAdmReg, &quot;имя файла регистров (выполняется после старта стрима)&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmReg&quot;,    &quot;0&quot;,  (U32*)&amp;isAdmReg, &quot;1 - разрешение записи регистров из файла AdmReg&quot; );

    fnameAdmReg2=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdmReg2&quot;,     &quot;adcreg2.ini&quot;,  (U32*)&amp;fnameAdmReg2, &quot;имя файла регистров (выполняется после старта стрима)&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmReg2&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmReg2, &quot;1 - разрешение записи регистров из файла AdmReg2&quot; );

    fnameIsvi=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;ISVI_FILE&quot;,   &quot;&quot;,  (U32*)&amp;fnameIsvi, &quot;имя файла данных ISVI&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;ISVI_HEADER&quot;, &quot;0&quot;,  (U32*)&amp;IsviHeaderMode, &quot;режим формирования суффикса ISVI, 0 - нет, 1 - DDC, 2 - ADC&quot; );


    array_cfg[ii++]=STR_CFG(  0, &quot;FifoRdy&quot;,     &quot;0&quot;,  (U32*)&amp;isFifoRdy, &quot;1 - генератор тестовой последовательности анализирует флаг готовности FIFO&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;Cnt1&quot;,    &quot;0&quot;,  (U32*)&amp;Cnt1, &quot;Число тактов записи в FIFO, 0 - постоянная запись в FIFO&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;Cnt2&quot;,    &quot;0&quot;,  (U32*)&amp;Cnt2, &quot;Число тактов паузы при записи в FIFO&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;DataType&quot;,    &quot;0&quot;,  (U32*)&amp;DataType, &quot;Тип данных при фиксированном типе блока, 6 - счётчик, 8 - псевдослучайная последовательность&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;DataFix&quot;, &quot;0&quot;,  (U32*)&amp;DataFix, &quot;1 - фиксированный тип блока, 0 - данные в блоке записят от номера блока" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isTestCtrl&quot;,  &quot;0&quot;,  (U32*)&amp;isTestCtrl, &quot;1 - подготовка тетрады TEST_CTRL&quot; );


    array_cfg[ii++]=STR_CFG(  0, &quot;TestSeq&quot;,         &quot;0&quot;,  (U32*)&amp;TestSeq, &quot;Значение регистра TEST_SEQ&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFMC&quot;,           &quot;0&quot;,  &amp;isFMC, &quot;Подготовка субмодуля FMC&quot; );


    DirName=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;DirName&quot;,     &quot;d:\\&quot;,  (U32*)&amp;DirName, &quot;путь файлов&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isWriteFile&quot;,         &quot;0&quot;,  &amp;isWriteFile, &quot;1 - запись в файл&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;DiskBufferMax&quot;,           &quot;0&quot;,  &amp;DiskBufferMax, &quot;общее число буферов записи&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;FileBufferMax&quot;,           &quot;0&quot;,  &amp;FileBufferMax, &quot;число буферов в одном файле" );

    array_cfg[ii++]=STR_CFG(  0, &quot;CHAN_IN&quot;,     &quot;0&quot;,  (U32*)&amp;maskChanIn,  &quot;разрешение каналов для приёма&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;CHAN_OUT&quot;,    &quot;0&quot;,  (U32*)&amp;maskChanOut, &quot;разрешение каналов для передачи&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;GEN&quot;, &quot;150000000&quot;,  (U32*)&amp;genValue, &quot;частота генератора [Гц]&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdsp&quot;,  &quot;0&quot;,  (U32*)&amp;isFdsp, &quot;1 - подготовка ПЛИС ЦОС" );

    m_sFdspPldBase=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;FdspPldBase&quot;,     &quot;&quot;, (U32*)&amp;m_sFdspPldBase, &quot;Имя файла базовой прошивки ПЛИС ЦОС" );


    array_cfg[ii++]=STR_CFG(  0, &quot;FDSP_CHECK_REG&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCheckReg, &quot;1 -прроверка обращения к регистрам ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspShowMgtErr&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspShowMgtErr, &quot; 1 -отображение счётчика ошибок MGT&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0Start&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh0Start, &quot;1 - разрешение передачи через канал 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0Prs&quot;, &quot;0&quot;,  (U32*)&amp;isAdmCh0Prs, &quot;1 - включение тестового режима для канала 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1Prs&quot;, &quot;0&quot;,  (U32*)&amp;isAdmCh1Prs, &quot;1 - включение тестового режима для канала 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh0Prs&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspCh0Prs, &quot;1 - включение тестового режима для канала 0 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1Start&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh1Start, &quot;1 - разрешение передачи через канал 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh1Prs&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspCh1Prs, &quot;1 - включение тестового режима для канала 1 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0FullSpeed&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh0FullSpeed, &quot;1 -включение максимальной скорости для канала 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1FullSpeed&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh1FullSpeed, &quot;1 - включение максимальной скорости для канала 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh0FullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCh0FullSpeed, &quot;1 - включение максимальной скорости для канала 0 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh1FullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCh1FullSpeed, &quot;1 - включение максимальной скорости для канала 1 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtCheck&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtCheck, &quot;1 - проверка потока данных на соответствие PSD256&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtReady&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtReady, &quot;1 - установка постоянной готовности к приёму по MGT&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspSysmon&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspSysmon, &quot;1 - чтение регистров системного монитора на ПЛИС ЦОС" );


    array_cfg[ii++]=STR_CFG(  0, &quot;isSdramEnable&quot;,   &quot;0&quot;,  (U32*)&amp;isSdramEnable, &quot;Инициализация SDRAM: 0 - нет, 1 - SODIMM0, 3 - SODIMM0 и SODIMM1&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram0Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram0Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram0TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram0Adr, &quot;Начальный адрес для проверки памяти&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram1Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram1Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram1TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram1Adr, &quot;Начальный адрес для проверки памяти&quot; );


    m_sAdcIni=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdcIni&quot;,      &quot;&quot;, (U32*)&amp;m_sAdcIni, &quot;Имя файла инициализации АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdcPrepare&quot;,    &quot;0&quot;,  (U32*)&amp;isAdcPrepare, &quot;1 - подготовка субмодуля АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;MaskMode0&quot;,   &quot;0x2018&quot;,  (U32*)&amp;m_MaskMode0, &quot;Маска для программирования регистра MODE0 при запуске" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isRemoteEnable&quot;,  &quot;0&quot;,  (U32*)&amp;m_isRemoteEnable, &quot;1 - разрешение установки соединения с удалённой ПЛИС&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFillAfterCheck&quot;,    &quot;0&quot;,  (U32*)&amp;m_isFillAfterCheck, &quot;1 - заполнение памяти после проверки&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isCheckCompletion&quot;,   &quot;0&quot;,  (U32*)&amp;m_isCheckCompletion, &quot;1 - проверка CompletionTimeout&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSimulink&quot;,  &quot;0&quot;,    (U32*)&amp;m_isSimulink, &quot;1 - подключение к Simulink&quot; );

    

    max_item=ii;

   {
    char str[1024];
    for( int ii=0; ii&lt;max_item; ii++ )
    {
        sprintf( str, &quot;%s  %s&quot;, array_cfg[ii].name, array_cfg[ii].def );
        GetParamFromStr( str );
    }


   }

}

//! Расчёт параметров
void TF_TestStrm::CalculateParams( void )
{
    SizeBlockOfBytes = SizeBlockOfWords * 4;                        // Размер блока в байтах
    SizeBuferOfBytes    = CntBlockInBuffer * SizeBlockOfBytes  ;    // Размер буфера в байтах
    SizeStreamOfBytes   = CntBuffer * SizeBuferOfBytes;             // Общий размер буфера стрима

    ShowParam();
}

//! Отображение параметров
void TF_TestStrm::ShowParam( void )
{

    if( 1==isShowParam )
    {
        TF_WorkParam::ShowParam();

        BRDC_printf( _BRDC(&quot;Общий размер буфера стрима: %d МБ\n\n&quot;), SizeStreamOfBytes/(1024*1024) );
    }

    if( isWriteFile )
    {
        __int64 file_size = SizeBuferOfBytes;
        file_size *=FileBufferMax;

        __int64 disk_size = SizeBuferOfBytes;
        disk_size *=DiskBufferMax;

        __int64 file_cnt = disk_size/file_size;
        __int64 file_cnt_x =disk_size%file_size;

        if( file_cnt_x )
            file_cnt++;

        file_size /=1024*1024;
        disk_size /=1024*1024;

        BRDC_printf( _BRDC( &quot;Размер одного файла:   %10I64d МБ\n&quot;), file_size );
        BRDC_printf( _BRDC( &quot;Общий размер данных:   %10I64d МБ\n&quot;), disk_size );
        BRDC_printf( _BRDC( &quot;Число  файлов:   %I64d \n\n&quot;), file_cnt );
    }
}


U32 TF_TestStrm::Execute( void )
{
    rd0.testBuf.buf_check_start( 32, 64 );

    
    if( isWriteFile )
        BufWriteStart();

    //Sleep( 100 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

    
    //if( 1==isFdspOutCh0 )
    /*
    {
        //pBrd-&gt;RegPokeInd( 8, 11, 0x17 ); // включение тестового режима FI0
        //pBrd-&gt;RegPokeInd( 8, 11, 0x07 );

        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );
    } 
    */
    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();


    U32 trd=4;
    
    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );


    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );

    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    Sleep( 1 );
    */

    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();

    /*
    if( isSdram0Test )
        Sdram0Start();

    if( isSdram0Test )
        Sdram1Start();
    */

    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x02 ); // разрешение анализа готовности FIFO в тетраде TRD_DDR3x
        //  pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        } else
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x01 ); // разрешение анализа готовности FIFO в тетраде TRD_FDSP
        }
    }


    U32 *ptrBuf0=pBrd-&gt;StreamGetBufByNum( rd0.Strm, 0 );

    m_TimeBlockStart=GetTickCount();

    pBrd-&gt;StreamStart( rd0.Strm );

    //{
    //  U32 mode3=pBrd-&gt;RegPeekInd( 5, 0x0B );
    //  //mode3|=0x40;
    //  mode3&amp;=~0x40;
    //  pBrd-&gt;RegPokeInd( 5, 0x0B, mode3 );
    //  BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n MODE3: 0x%.4X \n&quot;), mode3 );
    //}

    //Sleep(1);
    /*
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }
    */
    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        }
    }

    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0Enable();

    if( isAdmCh1Start )
        m_pFDSP-&gt;Ch1Enable();
    


    if( isTestCtrl )
    {
        StartTestCtrl();
    }


    if( isAdmReg2 )
        PrepareAdmReg( fnameAdmReg2, 0 );

    if( isFdsp )
        m_pFDSP-&gt;SetFullSpeedMode( isAdmCh0FullSpeed, isAdmCh1FullSpeed, isFdspCh0FullSpeed, isFdspCh1FullSpeed );

    if( isSdram0Test ) 
        Sdram0Start();

    if( isSdram1Test ) 
        Sdram1Start();

    //pBrd-&gt;RegPokeInd( 9, 0x10, 0x020 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );  

    
    //if( 1==isFdspOutCh0 )
    {
        /*
        pBrd-&gt;RegPokeInd( 8, 11, 0x17 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        */

        //pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        //pBrd-&gt;RegPokeInd( 9, 0x10, 0 );

        //pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС
      //pBrd-&gt;RegPokeInd( 9, 0, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС

        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        //pBrd-&gt;RegPokeInd( 8, 9, 0x100 );  // запуск потока из ПЛИС ЦОС
  } 

    if( isFdspMgtReady )
    {
        pBrd-&gt;RegPokeInd( 8, 0x3E0, 0x10 );
    }

    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 1  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }

    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }

    if( isAdcPrepare )
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( 4, 0, mode0 );
    }


    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 2  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }



    flagFirstBlock=0;
    rd0.time_last=rd0.time_start=GetTickCount();

    sdram0.time_last=sdram0.time_start=rd0.time_start;
    sdram1.time_last=sdram1.time_start=rd0.time_start;
    mgt.time_last=mgt.time_start=rd0.time_start;        

    U32 current_time;
    for( ; ; )
    {
        if( Terminate )
        {
            //printf( &quot;\nTerminate=%d\n&quot;, Terminate );
            break;
        }

        ReceiveData( &amp;rd0 );
        current_time = GetTickCount();
        CalculateVelocity( &amp;sdram0, current_time, 10000, 2 );
        CalculateVelocity( &amp;sdram1, current_time, 10000, 2 );
        CalculateVelocity( &amp;mgt, current_time, 10000, 1 );

        //Sleep( 100 );
    }

    if( isWriteFile )
        BufWriteStop();

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    if( isTestCtrl )
    {
        pBrd-&gt;RegPokeInd( 1, 0x1E, 0 );
        pBrd-&gt;RegPokeInd( 1, 0x1C, 0 );
    }


    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    Sleep( 1400 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );   
    

    lc_status=4;
    Sleep( 100 );
    return 1;
}




void TF_TestStrm::ReceiveData(  ParamExchange *pr )
{
    U32 *ptr;
    U32 *ptrBlock;
    U32 mode=0;
    mode |= pr-&gt;DataType&lt;&lt;8;
    mode |= pr-&gt;DataFix&lt;&lt;7;

    int ret;
    int kk;

    //pr-&gt;BlockRd++;
    //Sleep( 10 );
    //return;

    for( kk=0; kk&lt;16; kk++ )
    {

        if( Terminate )
        {
            break;
        }

        ret=pBrd-&gt;StreamGetBuf( pr-&gt;Strm, &amp;ptr );
        if( ret )
        { // Проверка буфера стрима

            if( m_TimeBlockIndex&lt;32 )
            {
                U32 curr_time = GetTickCount();
                m_TimeBlockReceive[m_TimeBlockIndex]=curr_time;
                m_TimeBlockIndex++;
            }

            m_ptrCurrentBlock = ptr;
            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_start();

            SetEvent( m_EventCheck0Start );
            //SetEvent( m_EventCheck1Start );
            //SetEvent( m_EventCheck2Start );
            //SetEvent( m_EventCheck3Start );

            if( 0==flagFirstBlock )
            {
                currentTime=rd0.time_last=rd0.time_start=GetTickCount();
                flagFirstBlock=1;

                FILE *outFile = fopen( &quot;first_data.bin&quot;, &quot;wb&quot; );
                fwrite(  ptr, 32768, 1, outFile );
                fclose( outFile );
            }

            if( isWriteFile )
            {
                ret=BufWrite( ptr, SizeBuferOfBytes );
                if( ret )
                    Stop();
            }

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                ptrBlock=ptr+ii*SizeBlockOfWords;
                if( isIsvi )
                    IsviStep( ptrBlock );

                if( 1==isTest )
                    pr-&gt;testBuf.buf_check_psd( ptrBlock, SizeBlockOfWords );
                    //int a=0;
                else if( 2==isTest )
                    pr-&gt;testBuf.buf_check( ptrBlock, pr-&gt;BlockRd, SizeBlockOfWords, BlockMode );
                else if( 6==isTest )
                    pr-&gt;testBuf.buf_check_psd128_low( ptrBlock, SizeBlockOfWords );
                else if( 7==isTest )
                {
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 0 );
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                }
                else if( 8==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                }
                else if( 9==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                    int ret;
                    ret=pr-&gt;testBuf.buf_check_cnt256_single( ptrBlock, SizeBlockOfWords );
                    //if( ret )
                    //  this-&gt;Stop();
                }
                pr-&gt;BlockRd++;
            }

             if( (6==isTest) || (7==isTest) || (8==isTest) )
             {
                int flag1=0;
                int flag2=0;
                int flag3=0;

                Sleep(1);

                HANDLE aHandle[4] = { m_EventCheck0Result, m_EventCheck1Result, m_EventCheck2Result, m_EventCheck3Result };

                for( ; ; )
                {
                    //int ret1=WaitForSingleObject( m_EventCheck1Result, 0 );
                    //int ret2=WaitForSingleObject( m_EventCheck2Result, 0 );
                    //int ret3=WaitForSingleObject( m_EventCheck3Result, 0 );
                    ret = WaitForMultipleObjects( 1, aHandle, TRUE, 200 );
                    if( Terminate )
                    {
                        break;
                    }
                    if( (WAIT_OBJECT_0&lt;=ret) &amp;&amp; ((WAIT_OBJECT_0+3)&gt;=ret) )
                    {
                        break;
                    }
                    //Sleep(1);
                }
             }


            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_step();

            if( m_isFillAfterCheck )
            {
                U32 *dst=ptr;
                for( int ii=0; ii&lt;SizeBlockOfWords*CntBlockInBuffer; ii++ )
                {
                    *ptr++=0xBBBBBBBB;
                }
            }


            if( isAgreeMode )
            {
                //getch();
                pBrd-&gt;StreamGetBufDone( pr-&gt;Strm );
            }

            if( (isRestart&gt;=1) &amp;&amp; (pr-&gt;BlockRd==(CntBuffer*CntBlockInBuffer) ) )
            {
                Sleep( 100 );
                if( 0==SdramFifoOutRestart )
                    pr-&gt;testBuf.restart();
                if( 1==isRestart )
                 RestartAdc();
                else if( 2==isRestart )
                    RestartTrd();
                else if( 3==isRestart )
                    RestartTrdAndSdram();
            }

        } else
        {
            //Sleep( 0 );
            pr-&gt;freeCycle++;
            break;
        }
    }
    Sleep( 0 );

    
    currentTime = GetTickCount();
    if( (currentTime - pr-&gt;time_last)&gt;4000 )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*SizeBlockOfBytes/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v;

        v = 1000.0*(pr-&gt;BlockRd)*SizeBlockOfBytes/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
        pr-&gt;freeCycleZ=pr-&gt;freeCycle;
        pr-&gt;freeCycle=0;
    
    }
    //Sleep(1);
    

}



U32 TF_TestStrm::ExecuteCheck0( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck0Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck0Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck1( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck1Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck1Result );
        }

    }

    return 0;
}

U32 TF_TestStrm::ExecuteCheck2( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck2Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck2Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck3( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck3Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck3Result );
        }

    }

    return 0;
}


void TF_TestStrm::PrepareAdm( void )
{
    U32 trd=trdNo;
    U32 ii;
    U32 id, id_mod, ver;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады\n&quot;) );


    id = pBrd-&gt;RegPeekInd( trd, 0x100 );
    id_mod = pBrd-&gt;RegPeekInd( trd, 0x101 );
    ver = pBrd-&gt;RegPeekInd( trd, 0x102 );

    //pBrd-&gt;RegPokeInd( trd, 0, 0x2038 );

    BRDC_printf( _BRDC(&quot;\nТетрада %d  ID: 0x%.2X MOD: %d  VER: %d.%d \n\n&quot;),
        trd, id, id_mod, (ver&gt;&gt;8) &amp; 0xFF, ver&amp;0xFF );

    BRDC_printf( _BRDC(&quot; Сброс тетрады TRD %2d &quot;), trd );
    pBrd-&gt;RegPokeInd( trd, 0, 1 );
    for( int ii=1; ii&lt;32; ii++ )
    {
        pBrd-&gt;RegPokeInd( trd, ii, 0 );
    }
    pBrd-&gt;RegPokeInd( trd, 0, 0 );
    BRDC_printf( _BRDC(&quot; - Ok\n&quot;) );


    {
        U32 reg2F0;
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x4383 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x000 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

    }

    //if( fnameDDS )
    //  PrepareDDS();


    if( isMainTest )
        PrepareMain();


    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( isTestCtrl )
        PrepareTestCtrl();
    

    //if( isFMC )
    //  PrepereFMC();

    if( isAdcPrepare )
        PrepareAdc( m_sAdcIni );

    if( isAdmReg )
        PrepareAdmReg( fnameAdmReg, 1 );

    if( 1==isSdram )
        PrepareDDR3();

    if(2==isSdram )
        PrepareSDRAM();

    if(4 == isSdram)
        PrepareDDR4();

    if( isFdsp )
        PrepareFDSP();

    IsviStatus=0;
    IsviCnt=0;
    isIsvi=0;
    if( fnameIsvi )
    {
        IsviStatus=1;
        isIsvi=1;
    }
    /*
    pBrd-&gt;RegPokeInd( trd, 25, 3 );
    pBrd-&gt;RegPokeInd( trd, 16, 3 );
    pBrd-&gt;RegPokeInd( trd, 0x13, 0);
    pBrd-&gt;RegPokeInd( trd, 28, 0 );
    */
    //pBrd-&gt;RegPokeInd( trd, 0x1B, 0x100 );

//      pBrd-&gt;RegPokeInd( trdSdram, 0, 1 );

    //PrepareSwitch();

}




//! Подготовка MAIN
void TF_TestStrm::PrepareMain( void )
{

    BRDC_printf( _BRDC(&quot;В тетраде MAIN установлен режим формирования псевдослучайной последовательности\n&quot;) );
    pBrd-&gt;RegPokeInd( 0, 12, 1 );  // Регистр TEST_MODE[0]=1 - режим формирования псевдослучайной последовательности
    pBrd-&gt;RegPokeInd( 0, 0, 2 );   // Сброс FIFO - перевод в начальное состояние
 Sleep( 1 );
    pBrd-&gt;RegPokeInd( 0, 0, 0 );
    Sleep( 1 );
}

void TF_TestStrm::IsviStep( U32* ptr )
{
    int ii;
    if( (1==IsviStatus) || (4==IsviStatus ) )
    {
        for( ii=0; ii&lt;SizeBlockOfWords; ii++ ) bufIsvi[ii]=ptr[ii];
        IsviStatus++;
    }
}

void TF_TestStrm::WriteFlagSinc(int flg, int isNewParam)
{
    int fs = -1;
    int val[2];

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    val[0] = flg;
    val[1] = isNewParam;
    write( fs, val, 8 );
    close( fs );
}

int  TF_TestStrm::ReadFlagSinc(void)
{
    int fs = -1;
    int flg;

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    read( fs, &amp;flg, 4 );
    close( fs );

    return flg;
}

void TF_TestStrm::WriteDataFile( U32 *pBuf, U32 sizew )
{
    char fname[256];
    sprintf( fname, &quot;%s.bin&quot;, fnameIsvi );
    int     fl = sopen(fname, O_WRONLY|O_BINARY|O_CREAT|O_TRUNC, SH_DENYNO, S_IWRITE|S_IREAD);
    U32     ii;

    if( fl==-1 )
    {
        return;
    }

    
    write( fl, pBuf, sizew*4 );

    write( fl, IsviHeaderStr, IsviHeaderLen );

    close( fl );
}


U32 TF_TestStrm::ExecuteIsvi( void )
{
    for( ; ; )
    {
        if( Terminate )
        {
            break;
        }


        int ii;
        int rr;
        switch( IsviStatus )
        {
            case 2: // Подготовка суффикса
                {
                    IsviHeaderStr[0]=0;
                    /*
                    switch( IsviHeaderMode )
                    {
                        case 1:  SetFileHeaderDdc( SizeBlockOfWords, IsviHeaderStr ); break;
                        case 2:  SetFileHeaderAdc( SizeBlockOfWords, IsviHeaderStr ); break;
                    }
                    */
                    IsviHeaderLen = strlen( IsviHeaderStr );
                    WriteFlagSinc(0,0);
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0xffffffff);

                    IsviCnt++;
                    IsviStatus=3;
                }
                break;

            case 3:
                {
                  rr=ReadFlagSinc();
                  if( 0==rr )
                      IsviStatus=4;

                }
                break;

            case 4:
                // Ожидание получения данных
                Sleep( 100 );
                break;

            case 5:
                {
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0 );
                    IsviStatus=3;
                    IsviCnt++;
                }
                break;

        }

        Sleep( 100 );
    }
    IsviStatus=100;
    return 0;
}

/*
//! Подготовка DDS
void TF_TestStrm::PrepareDDS( void )
{

    if( pDds )
        delete pDds;

    pDds = new TF_TestDDS( fnameDDS );
}
*/

#define TRD_CTRL 1

#define REG_MUX_CTRL  0x0F
#define REG_GEN_CNT1  0x1A
#define REG_GEN_CNT2  0x1B
#define REG_GEN_CTRL  0x1E
#define REG_GEN_SIZE  0x1F
#define TRD_DIO_IN    6
#define TRD_CTRL      1
//#define TRD_DIO_IN
//! Подготовка TEST_CTRL

void TF_TestStrm::PrepareTestCtrl( void )
{
    U32 trd=1;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады TEST_CTRL\n&quot;) );

    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( !isFifoRdy )
        BlockMode |=0x1000;

    U32 block_mode=BlockMode;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 1 );

          //U32 mode0=pBrd-&gt;RegPeekInd( TRD_DIO_IN, 0 );
         // pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 2 );

          Sleep( 1 );

          //pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_MUX_CTRL, 1 );

          U32  val=SizeBlockOfBytes/4096;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_SIZE, val );

          if( block_mode &amp; 0x80 )
          {
            BRDC_printf( _BRDC(&quot;Используется сокращённая тестовая последовательность\r\n&quot;) );
          } else
          {
            BRDC_printf( _BRDC(&quot;Используется полная тестовая последовательность\r\n&quot;) );
          }


          if( Cnt1 || Cnt2 )
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, Cnt1 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, Cnt2 );
            float sp=1907.348632812 * (Cnt1-1)/(Cnt1+Cnt2-2);
            BRDC_printf( _BRDC(&quot;Установлено ограничение скорости формирования потока:  %6.1f МБайт/с \r\nREG_CNT1=%d  REGH_CNT2=%d   \r\n&quot;), sp, Cnt1, Cnt2 );
            if( block_mode&amp;0x1000 )
            {
             BRDC_printf( _BRDC(&quot;Установлен режим без ожидания готовности FIFO\r\n\r\n&quot;) );
            } else
            {
             BRDC_printf( _BRDC(&quot;Установлено ожидание готовности FIFO \r\n\r\n&quot;)        );
            }
          }  else
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, 0 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, 0 );
            BRDC_printf( _BRDC(&quot;Установлено формирование потока на максимальной скорости: 1907 МБайт/с \r\nУстановлено ожидание готовности FIFO \r\n\r\n&quot;)        );
          }


}

//! Запуск TestCtrl
void TF_TestStrm::StartTestCtrl( void )
{

          U32 ctrl=0x20;
          ctrl|=BlockMode;
          if( Cnt1 || Cnt2 )
           ctrl|=0x40;

          if( !isFifoRdy )
              ctrl |=0x1000;
        //  ctrl&amp;= ~0x1000;
         //BRDC_printf( &quot;TEST_CTRL: REG_GEN_CTRL = 0x%.4X \r\n&quot;, ctrl );
                
         pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, ctrl );  // Запуск DIO_IN

         //U32 mode0=pBrd-&gt;RegPeekInd( 6, 0 );  
         //mode0 |=0x30;
         //pBrd-&gt;RegPokeInd( 6, 0, mode0 );     // Запуск DIO_IN


}

//! Подготовка SDRAM
void TF_TestStrm::PrepareSDRAM( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={3, 4, 5, 17, 18, 36, 40, 42, 30, 13};
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    U32     DDR2_trdNo = 5;

    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 

    //----------- Reading SPD data ---------------------------------------------
    //{
    //  U32 Bytes_Num;
    //  U32 val;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, 0);
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //  Bytes_Num=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  Bytes_Num&amp;=0xFF;
    //  for(ii=0;ii&lt;Bytes_Num;ii++)
    //  {
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii);
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //      val=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //      BRDC_printf(&quot;Byte %03d: - 0x%02X\n&quot;, ii, val &amp; 0xFF);
    //  }
    //}


    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    }
    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 mode1=0;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
                    columns=spd_data[1] &amp; 0xFF; // Num of columns
                    columns=(columns-8) &amp; 7;
                    rows=spd_data[0] &amp; 0xFF; // Num of Rows
                    rows=(rows-8) &amp; 7;
                    {
                            U32 bank_width;
        
                            if ((spd_data[3] &amp; 0xFF)==4)
                                    bank_width = 2;
                            else
                                    bank_width = 3;
        
                            bank_width &amp;= 0xFF; // Num of Banks
                            banks=(bank_width==2) ? 0 : 1;
                    }
        
                    ranks=spd_data[2] &amp; 0x3; // Num of Ranks
                    ranks=(ranks==0) ? 0 : 1;

                    mode1=(rows&lt;&lt;2) | (columns&lt;&lt;5) | (ranks&lt;&lt;8) | (banks&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         BRDC_printf(_BRDC(&quot;COLUMNS :\t\t%d;\nROWS    :\t\t%d;\nBANKS   :\t\t%d;\nRANKS   :\t\t%d;\n&quot;),
            spd_data[1] &amp; 0xFF, spd_data[0] &amp; 0xFF, spd_data[3] &amp; 0xFF, (spd_data[2] &amp; 0x3)+1);
        
         BRDC_printf(_BRDC(&quot;MODE1 :\t\t0x%X\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    {
        U32 CAS_latency;
        float Twr;
        U32 Twr_value;
        U32 latency_reg;

        if (spd_data[4] &amp; 0x8)
            CAS_latency = 3;
        else if (spd_data[4] &amp; 0x10)
            CAS_latency = 4;
        else if (spd_data[4] &amp; 0x20)
            CAS_latency = 5;
        else if (spd_data[4] &amp; 0x40)
            CAS_latency = 6;
        else
             BRDC_printf( _BRDC(&quot;ERROR!: Неверное значение СAS\r\n&quot;));

        Twr = ((spd_data[5] &amp; 0xFF) &gt;&gt; 2) + ((spd_data[5] &amp; 0x3) * 0.25);
//      Twr_value = (U32)ceil(Twr * 0.250);
//      latency_reg = (Twr_value&lt;&lt;4) | CAS_latency;
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_LATENCY_REG, latency_reg);    // CONF_REG
         BRDC_printf(_BRDC(&quot;Twr=%f ns\n&quot;), Twr);
    }

    

    //----------------------------------------------------------------------------
    {
        U32 CAS_latency;
        float Trfc;
        U32 Subfield_A;
        U32 Subfield_B;
        U32 Trfc_value;

        Subfield_A=spd_data[6] &amp; 1;
        Subfield_B=(spd_data[6] &gt;&gt; 1) &amp; 7;

        Trfc=256*Subfield_A;
        switch (Subfield_B)
        {
        case 0 :
            Trfc+=0.0;
            break;
        case 1 :
            Trfc+=0.25;
            break;
        case 2 :
            Trfc+=0.33;
            break;
        case 3 :
            Trfc+=0.5;
            break;
        case 4 :
            Trfc+=0.66;
            break;
        case 5 :
            Trfc+=0.75;
            break;

        default:
            ;
        }
        Trfc+=spd_data[7] &amp; 0xFF;

//      Trfc_value = (U32)ceil(Trfc * 0.250);
         BRDC_printf(_BRDC(&quot;Trfc=%f ns\n&quot;), Trfc);
    }

    //----------------------------------------------------------------------------
    {
        U32 Tras=spd_data[8] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Tras=%d ns\n&quot;), Tras);
    }
    //----------------------------------------------------------------------------
    {
        U32 prim_width=spd_data[9] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Primary SDRAM width x%d \n&quot;), prim_width);
    }
    ///----------------------------------------------------------------------------

    //return;
    
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
        

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x0);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x1);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0x100C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0x140C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0x300C);

    //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0x0300);


        /*
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x3);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x0);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x10, 0x3); // CHAN 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x13, 0x81);    // FSRC 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x14, 0x0); // FDVR 
        */

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
    



    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
    {
        U32 status;
        U32 loop=0;
        do
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;
            
            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 300 ); loop++;
        }while( !(status &amp; 0x800));
    }
     BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
    {
        U32 DDR2_mode0;
        DDR2_mode0=pBrd-&gt;RegPeekInd( DDR2_trdNo, TRDIND_MODE0);
        DDR2_mode0|=0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO
        DDR2_mode0&amp;=~0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO


        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 2 );  // Сброс FIFO
        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 0 );  // Сброс FIFO

    //return;

        DDR2_mode0|=0x0030;
        //DDR2_mode0|=0x0010;
        BRDC_printf( _BRDC(&quot;DDR_mode0: %.4X \n&quot;), DDR2_mode0 );

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  

        //pBrd-&gt;RegPokeInd( DDR2_trdNo, 0, 0x2038 );  // Запуск DIO_IN
        //pBrd-&gt;RegPokeInd(ADC_trdNo, TRDIND_MODE1, 0x80);  // Переключение тетрады ADC на тестовую последовательность 
    }


}

//! Подготовка DDR3
void TF_TestStrm::PrepareDDR3( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={ 4, 5, 7, 8, 10, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 26, 27, 28, 29 };
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    //U32       DDR2_trdNo = 5;
    U32     DDR2_trdNo = this-&gt;trdNo;

    //BRDC_printf( _BRDC( &quot;\nТетрада памяти: %d   &quot;), DDR2_trdNo );

    // Проверка идентификатора тетрады 
    {
        U32 trdId = pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x100 );
        if( (0x9B == trdId) || (0x8F==trdId) )
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Ok\n\n&quot;), trdId );
        } else
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Error\n\n&quot;), trdId );
            throw( _BRDC( &quot;Тетрада TRD_DDR3x не обнаружена&quot;));
        }
    }


    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 



    
    ////for( ii=0; ii&lt;16; ii++ )
    //int xx=0;
    //for( ii=4; ;  )
    //{
    //  U32 adr=3;
    //  U32 data;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii );
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2 );

    //  data=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  //printf( &quot;%5d 0x%.2X  \n&quot;, ii, data );
    //  printf( &quot;%5d 0x%.2X  \r&quot;, xx, data ); xx++;
    //  Sleep( 100 );
    //}
    //

    U32 status;
    //for( ; ; )
    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2);
        /*
        for( ; ; )
        {
            status = pBrd-&gt;RegPeekDir( DDR2_trdNo, 0 );
            if( status &amp; 1 )
                break;
            Sleep( 2 );

        }
        */
        
        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
        printf( &quot;%d SPD[%d] = 0x%.2X  %d \n&quot;, ii, spd_addr[ii], spd_data[ii], spd_data[ii] );
    }

    // Проверка наличия SPD или имитатора SPD
    {
        if( (0xFF==spd_data[0]) || (0xFF==spd_data[1]) || (0xFF==spd_data[2]) )
        {
            throw( _BRDC( &quot;Память не установлена") );
        }

    }

        U32 mode1=0;

    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
        U32 size;
        U32 primary_bus;
        U32 sdram_widht;

        switch( (spd_data[0]&gt;&gt;4) &amp; 0x7 )
        {
            case 0: banks = 3; break;
            case 1: banks = 4; break;
            case 2: banks = 5; break;
            case 3: banks = 6; break;
            default: banks=0; break;
        }
        
        switch(spd_data[0] &amp; 0xF )
        {
            case 0: size=256; break;
            case 1: size=512; break;
            case 2: size=1024; break;
            case 3: size=2048; break;
            case 4: size=4096; break;
            case 5: size=8192; break;
            case 6: size=16384; break;
            default: size=0;

        }

        switch( (spd_data[1]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: rows=12; break;
            case 1: rows=13; break;
            case 2: rows=14; break;
            case 3: rows=15; break;
            case 4: rows=16; break;
            default: rows=0; break;
        }
    
        switch( (spd_data[1] &amp; 0x7 ) )
        {
            case 0: columns=9; break;
            case 1: columns=10; break;
            case 2: columns=11; break;
            case 3: columns=12; break;
            default: columns=0; break;
        }
    
    
        switch( (spd_data[2]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: ranks=1; break;
            case 1: ranks=2; break;
            case 2: ranks=3; break;
            case 3: ranks=4; break;
            default: ranks=0; break;
        }
        
        switch( (spd_data[2]) &amp; 0x7 )
        {
            case 0: sdram_widht=4; break;
            case 1: sdram_widht=8; break;
            case 2: sdram_widht=16; break;
            case 3: sdram_widht=32; break;
            default: ranks=0; break;
        }
        switch( (spd_data[3]) &amp; 0x7 )
        {
            case 0: primary_bus=8; break;
            case 1: primary_bus=16; break;
            case 2: primary_bus=32; break;
            case 3: primary_bus=64; break;
            default: primary_bus=0; break;
        }

                    mode1=((rows-8)&lt;&lt;2)&amp;0x1C;
                    mode1|= ((columns-8)&lt;&lt;5) &amp; 0xE0;
                    mode1|= ((ranks-1)&lt;&lt;8) ;
                    mode1|= (1&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         U32 total_size=size/8*primary_bus/sdram_widht*ranks;
         BRDC_printf(_BRDC(&quot;\nCOLUMNS \t\t%d\nROWS    \t\t%d\nBANKS   \t\t%d\nRANKS   \t\t%d\nSDRAM SIZE   \t\t%d \nSDRAM WITH \t\t%d\nPRIMARY BUS \t\t%d\nTOTAL SIZE \t\t%d [MB]\n&quot;),
                columns, rows, banks, ranks, size, sdram_widht, primary_bus, total_size );


        
         BRDC_printf(_BRDC(&quot;\nMODE1 :\t\t0x%X\n\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    



        {
            U32 mode3=0;
            if( SdramSource )
                mode3|=1;
            if( SdramFullSpeed )
                mode3|=0x20;

            if( SdramFifoOutRestart )
                mode3|=0x100;

            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    // управление источником и режимом полной скорости
        }

        
        pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0C, SdramTestSequence  );   // 0x100 - включение тестового режима





    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
     for( int kk=0; ; kk++ )
    {
        U32 status;
        U32 loop=0;
        int flag_init=0;
        for( int jj=0; jj&lt;8; jj++ )
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;

            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 200 ); loop++;

            // Проверка чтения регистра STATUS
            {
                if( 0xFFFF == status )
                {
                    BRDC_printf( _BRDC(&quot;\n\n&quot;)); 
                    throw( _BRDC( &quot;STATUS=0xFFFF - Ошибка чтения регистра STATUS&quot;));
                }
            }

            if( status &amp; 0x800) 
            {
                flag_init=1;
                break;
            }
        }
        
        if( 1==flag_init )
        {
         BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
         break;
        } else
        {
            //throw( _BRDC(&quot;Не удалось инициализировать DDR память&quot;) );
            BRDC_printf( _BRDC(&quot;Restart: %kk                  \r&quot;), kk );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; ~0x20000 );  // CONF_REG
            Sleep( 400 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; 0x20000 );   // CONF_REG
        }
    }
    {




        if( 1==SdramFifoMode )
        { // Режим FIFO 
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

            //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x14 ); // Режим FIFO
            BRDC_printf( _BRDC(&quot;\r\nРежим FIFO\r\n&quot;)  );
        } else
        { // Режим с автоматическим чтением

            // Начало активной зоны
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, SdramAzBase &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, SdramAzBase &gt;&gt; 16 );

            U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
            U32 AzEnd;

            if( -1==SdramAzSize ) 
            {
                AzEnd= SdramAzBase + size - 1;
            } else
            {
                AzEnd= SdramAzBase + SdramAzSize*(1024/4) - 1;
            }

            SdramAzSizeOfKb = (AzEnd+1-SdramAzBase)/(256);
            BRDC_printf( _BRDC(&quot;\r\nРежим с автоматическим чтением\r\n&quot;)  );
            BRDC_printf( _BRDC(&quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot;), SdramAzBase  );
            BRDC_printf( _BRDC(&quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot;), AzEnd  );
            BRDC_printf( _BRDC(&quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot;), SdramAzSizeOfKb/1024, SdramAzSize );
            
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, AzEnd &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, AzEnd &gt;&gt; 16 );

        }
    

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 2 );  // Сброс FIFO

        if( SdramFifoOutRestart )
        {
            U32 mode3=0;
            mode3=pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x0B );    
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 | 0x200 );    // сброс входного FIFO
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    
        }

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 0 );  

    }


}


//! 
#define TRDIND_ID 0x100
#define TRDIND_INSTNUM 0x107
#define TRD_DDR4_ID 0xE7

int TF_TestStrm::PrepareDDR4( void )
{
    BRDCHAR log_out[1024];
    //int ret;

    U32 ii;
    U32 trdId;
    U32 trdInst;

    U32     spd_addr[] = { 2, 3, 4, 5, 12, 13 };
    U32     spd_data[sizeof( spd_addr ) / sizeof( U32 )];
    U32     confreg;

    ////Поиск тетрады TRD_DDR4
    //for (ii = 1; ii&lt;8; ii++)
    //{
    //  trdId = pBrd-&gt;RegPeekInd( ii, TRDIND_ID );
    //  if (trdId == TRD_DDR4_ID)
    //  {
    //      trdInst = pBrd-&gt;RegPeekInd( ii, TRDIND_INSTNUM );
    //      if (trdInst == m_SdramInst)
    //      {
    //          trdDDR4 = ii;
    //          break;
    //      }
    //  }
    //}

    //if (trdDDR4 == 0)
    //{
    //  BRDC_printf( _BRDC( &quot;ERROR : Тетрада DDR4 не нейдена \n&quot; ) );
    //  return -1;
    //}
    //else
    //  BRDC_printf( _BRDC( &quot;Номер тетрада DDR4 : %d\n&quot; ), trdDDR4 );

    U32 trdDDR4 = this-&gt;trdNo;

    // Сброс тетрады 
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 1 );
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 0 );

    //Чтение данных ПЗУ SPD

    for (ii = 0; ii&lt;sizeof( spd_addr ) / sizeof( U32 ); ii++)
    {
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_ADDR, spd_addr[ii] );
        //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_SPD_CTRL, 1);
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_CTRL, 2 );

        spd_data[ii] = pBrd-&gt;RegPeekInd( trdDDR4, TRDIND_SPD_DATA );
    }

    // Byte 2
    // Проверка типа памяти (DDR4 SDRAM - 0xC) 
    spd_data[0] &amp;= 0xFF;
    if (spd_data[0] != 0xC)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Неверный тип памяти (0x%X). Ожидается 0xC\r\n&quot; ), spd_data[0] );
        throw(log_out);
    }

    // Byte 3
    // Проверка типа модуля
    spd_data[1] &amp;= 0x7;
    if (spd_data[1] != 0x3)
    {
        switch (spd_data[1])
        {
        case 0x0:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UNDEFINED\&quot;\r\n&quot; ) );
            break;
        case 0x1:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;RDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x2:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x3: //тип модуля (SO-DIMM - 0x3)
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;SODIMM\&quot;\r\n&quot; ) );
            break;
        case 0x4:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;LRDIMM\&quot;\r\n&quot; ) );
            break;
        default: break;
        }
    }

    // Byte 4
    // Total SDRAM capacity, in megabits
    U32 sdram_capacity;
    switch (spd_data[2] &amp; 0xF)
    {
    case 0:
        sdram_capacity = 256;
        break;
    case 1:
        sdram_capacity = 512;
        break;
    case 2:
        sdram_capacity = 1024;
        break;
    case 3:
        sdram_capacity = 2048;
        break;
    case 4:
        sdram_capacity = 4096;
        break;
    case 5:
        sdram_capacity = 8198;
        break;
    case 6:
        sdram_capacity = 16384;
        break;
    case 7:
        sdram_capacity = 32768;
        break;
    case 8:
        sdram_capacity = 12288; // 12Gb
        break;
    case 9:
        sdram_capacity = 24576; // 24Gb
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти, Мбит):&quot; ), sdram_capacity );

    U32 bank_addr_bits = (spd_data[2] &gt;&gt; 4) &amp; 0x3;
    bank_addr_bits += 2;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса банка):&quot; ), bank_addr_bits );

    U32 bank_group_bits = (spd_data[2] &gt;&gt; 6) &amp; 0x3;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число груп банков):&quot; ), bank_group_bits );


    // Byte 5
    U32 col_addr_bits = spd_data[3] &amp; 0x7;
    col_addr_bits += 9;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса колонки):&quot; ), col_addr_bits );

    U32 row_addr_bits = (spd_data[3] &gt;&gt; 3) &amp; 0x7;
    row_addr_bits += 12;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса строки):&quot; ), row_addr_bits );


    // Byte 12
    // Организация модуля
    U32 sdram_width;
    switch (spd_data[4] &amp; 0x7)
    {
    case 0:
        sdram_width = 4;
        break;
    case 1:
        sdram_width = 8;
        break;
    case 2:
        sdram_width = 16;
        break;
    case 3:
        sdram_width = 32;
        break;
    default:;
    }
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины памяти):&quot; ), sdram_width );

    // Number of Package Panks per DIMM
    U32 ranks = (spd_data[4] &gt;&gt; 3) &amp; 0x7;
    ranks += 1;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число ранков):&quot; ), ranks );

    // Byte 13
    // Module Memory Bus Width
    U32 primary_bus_width;
    switch (spd_data[5] &amp; 0x7)
    {
    case 0:
        primary_bus_width = 8;
        break;
    case 1:
        primary_bus_width = 16;
        break;
    case 2:
        primary_bus_width = 32;
        break;
    case 3:
        primary_bus_width = 64;
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины модуля):&quot; ), primary_bus_width );

    U32 module_capacity = (sdram_capacity / 8)*(primary_bus_width / sdram_width)*ranks;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти модуля МБайт)&quot; ), module_capacity );

    //g_SdramSize = module_capacity * 262144;

    U32 mode1 = 0;
    mode1 |= ((row_addr_bits - 8) &amp; 0x7) &lt;&lt; 2;
    mode1 |= ((col_addr_bits - 8) &amp; 0x7) &lt;&lt; 5;
    mode1 |= (ranks == 1) ? 0 : 0x100;
    mode1 |= 0x2200;

    // Разрешение инициализации памяти
    //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_MODE1, 0);
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE1, mode1 );

    // Ожидание окончания инициализации памяти DDR4
    BRDC_printf( _BRDC( &quot;\n\t%-46s\n&quot; ), _BRDC( &quot;Инициализации модуля DDR4...&quot; ) );
    int attempt;
    int attempt_max = 100;
    U32 status;

    for (attempt = 0; attempt&lt;attempt_max; attempt++)
    {
        status = pBrd-&gt;RegPeekDir( trdDDR4, TRDREG_STATUS );

        if (status &amp; 0x800)
            break;
        else
            Sleep( 100 );
    }

    if (attempt == attempt_max)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Первышен интервал ожидания инициализации модуля DDR4\r\n&quot; ) );
        throw(log_out);
    }

    if (SdramFifoMode == 1)
    {
        // Установка режима FIFO
        U32 mode2 = 0x10; // FIFO_MODE
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );
        BRDC_printf( _BRDC( &quot;\t%-46s\n&quot; ), _BRDC( &quot;Режим FIFO&quot; ) );
    }
    else
    {
        // Режим активной зоны
        U32 mode2 = 0;
        //Установка блокировки сброса входного FIFO
        //mode2 |= (SdramFifoInRstBlock == 1) ? 0x100 : 0;
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );

        U32 azbase_reg_l = SdramAzBase &amp; 0xFFFF;
        U32 azbase_reg_h = (SdramAzBase &gt;&gt; 16) &amp; 0xFFFF;

        U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
        U32 AzEnd;

        if (-1 == SdramAzSize)
        {
            AzEnd = SdramAzBase + size - 1;
        }
        else
        {
            AzEnd = SdramAzBase + SdramAzSize*(1024 / 4) - 1;
        }

        SdramAzSizeOfKb = (AzEnd + 1 - SdramAzBase) / (256);
        BRDC_printf( _BRDC( &quot;\r\nРежим с автоматическим чтением\r\n&quot; ) );
        BRDC_printf( _BRDC( &quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot; ), SdramAzBase );
        BRDC_printf( _BRDC( &quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot; ), AzEnd );
        BRDC_printf( _BRDC( &quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
&quot;</span> );</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isSdram&quot;</span>, <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a33ce17eca34f469dcbfb22d50a9e0b52">isSdram</a>, <span class="stringliteral">&quot;1 - тетрада SDRAM&quot;</span> );</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;SdramSource&quot;</span>, <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a17d55ad83d1cc2af4d666f00660576ae">SdramSource</a>, <span class="stringliteral">&quot;Источник данных для SDRAM: 0 - АЦП, 1 - FDSP&quot;</span> );</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;SdramTestSequence&quot;</span>,   <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aa5455afda9a2316fc31c72f9f1af12ed">SdramTestSequence</a>, <span class="stringliteral">&quot;0x100 - включение 256-ти разрядной тестовой последовательности на входе SDRAM&quot;</span> );</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;SdramFullSpeed&quot;</span>,  <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a023f663b25242bb2a61bf03b9fc26cd3">SdramFullSpeed</a>, <span class="stringliteral">&quot;1 - включение работы на полной скорости, требует установки SdramTestSequence=0x100&quot;</span> );</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;SdramFifoMode&quot;</span>,   <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a2de1785b034c3be549576b378e29779b">SdramFifoMode</a>, <span class="stringliteral">&quot;1 - режим FIFO&quot;</span> );</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;SdramFifoOutRestart&quot;</span>, <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a376e67486b0a4ca2629e4c002e53fcd4">SdramFifoOutRestart</a>, <span class="stringliteral">&quot; 1 - перезапуск только выходного FIFO тетрады TRD_DDR3x&quot;</span> );</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;SdramAzBase&quot;</span>, <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5363398227aff3cf4a0b77f82ebc1281">SdramAzBase</a>, <span class="stringliteral">&quot;Начало активной зоны. &quot;</span> );</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;SdramAzSize&quot;</span>, <span class="stringliteral">&quot;-1&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a324b3f079d758b041ed8a77870b77731">SdramAzSize</a>, <span class="stringliteral">&quot;Конец активной зоны. Если -1, то конец активной зоны определяется по размеру буфера стрима&quot;</span> );</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    </div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    </div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isDDC&quot;</span>,   <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a7bf0376258d1e7c8cc6f05314e1356ec">isDDC</a>, <span class="stringliteral">&quot;1 - DDC, 0 - ADC&quot;</span> );</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isTest&quot;</span>,  <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">isTest</a>, <span class="stringliteral">&quot;0 - нет, 1 - проверка псевдослучайной последовательности, 2 - проверка тестовой последовательности&quot;</span> );</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isMainTest&quot;</span>,  <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#af316055eeca6ed3be7e708e0683e112f">isMainTest</a>, <span class="stringliteral">&quot;1 - включение режима тестирования в тетраде MAIN&quot;</span> );</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a740cf523c673d0fde93902704ce30837">fnameAdcParam</a>=NULL;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  2, <span class="stringliteral">&quot;AdcParam&quot;</span>,    <span class="stringliteral">&quot;examadc.ini&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a740cf523c673d0fde93902704ce30837">fnameAdcParam</a>, <span class="stringliteral">&quot;имя файла параметров для режима АЦП  );

    fnameDdcParam=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;DdcParam&quot;,    &quot;examddc.ini&quot;,  (U32*)&amp;fnameDdcParam, &quot;имя файла параметров для режима DDC&quot; );

    fnameAdmReg=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdmReg&quot;,      &quot;adcreg.ini&quot;,  (U32*)&amp;fnameAdmReg, &quot;имя файла регистров (выполняется после старта стрима)&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmReg&quot;,    &quot;0&quot;,  (U32*)&amp;isAdmReg, &quot;1 - разрешение записи регистров из файла AdmReg&quot; );

    fnameAdmReg2=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdmReg2&quot;,     &quot;adcreg2.ini&quot;,  (U32*)&amp;fnameAdmReg2, &quot;имя файла регистров (выполняется после старта стрима)&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmReg2&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmReg2, &quot;1 - разрешение записи регистров из файла AdmReg2&quot; );

    fnameIsvi=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;ISVI_FILE&quot;,   &quot;&quot;,  (U32*)&amp;fnameIsvi, &quot;имя файла данных ISVI&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;ISVI_HEADER&quot;, &quot;0&quot;,  (U32*)&amp;IsviHeaderMode, &quot;режим формирования суффикса ISVI, 0 - нет, 1 - DDC, 2 - ADC&quot; );


    array_cfg[ii++]=STR_CFG(  0, &quot;FifoRdy&quot;,     &quot;0&quot;,  (U32*)&amp;isFifoRdy, &quot;1 - генератор тестовой последовательности анализирует флаг готовности FIFO&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;Cnt1&quot;,    &quot;0&quot;,  (U32*)&amp;Cnt1, &quot;Число тактов записи в FIFO, 0 - постоянная запись в FIFO&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;Cnt2&quot;,    &quot;0&quot;,  (U32*)&amp;Cnt2, &quot;Число тактов паузы при записи в FIFO&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;DataType&quot;,    &quot;0&quot;,  (U32*)&amp;DataType, &quot;Тип данных при фиксированном типе блока, 6 - счётчик, 8 - псевдослучайная последовательность&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;DataFix&quot;, &quot;0&quot;,  (U32*)&amp;DataFix, &quot;1 - фиксированный тип блока, 0 - данные в блоке записят от номера блока" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isTestCtrl&quot;,  &quot;0&quot;,  (U32*)&amp;isTestCtrl, &quot;1 - подготовка тетрады TEST_CTRL&quot; );


    array_cfg[ii++]=STR_CFG(  0, &quot;TestSeq&quot;,         &quot;0&quot;,  (U32*)&amp;TestSeq, &quot;Значение регистра TEST_SEQ&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFMC&quot;,           &quot;0&quot;,  &amp;isFMC, &quot;Подготовка субмодуля FMC&quot; );


    DirName=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;DirName&quot;,     &quot;d:\\&quot;,  (U32*)&amp;DirName, &quot;путь файлов&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isWriteFile&quot;,         &quot;0&quot;,  &amp;isWriteFile, &quot;1 - запись в файл&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;DiskBufferMax&quot;,           &quot;0&quot;,  &amp;DiskBufferMax, &quot;общее число буферов записи&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;FileBufferMax&quot;,           &quot;0&quot;,  &amp;FileBufferMax, &quot;число буферов в одном файле" );

    array_cfg[ii++]=STR_CFG(  0, &quot;CHAN_IN&quot;,     &quot;0&quot;,  (U32*)&amp;maskChanIn,  &quot;разрешение каналов для приёма&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;CHAN_OUT&quot;,    &quot;0&quot;,  (U32*)&amp;maskChanOut, &quot;разрешение каналов для передачи&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;GEN&quot;, &quot;150000000&quot;,  (U32*)&amp;genValue, &quot;частота генератора [Гц]&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdsp&quot;,  &quot;0&quot;,  (U32*)&amp;isFdsp, &quot;1 - подготовка ПЛИС ЦОС" );

    m_sFdspPldBase=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;FdspPldBase&quot;,     &quot;&quot;, (U32*)&amp;m_sFdspPldBase, &quot;Имя файла базовой прошивки ПЛИС ЦОС" );


    array_cfg[ii++]=STR_CFG(  0, &quot;FDSP_CHECK_REG&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCheckReg, &quot;1 -прроверка обращения к регистрам ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspShowMgtErr&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspShowMgtErr, &quot; 1 -отображение счётчика ошибок MGT&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0Start&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh0Start, &quot;1 - разрешение передачи через канал 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0Prs&quot;, &quot;0&quot;,  (U32*)&amp;isAdmCh0Prs, &quot;1 - включение тестового режима для канала 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1Prs&quot;, &quot;0&quot;,  (U32*)&amp;isAdmCh1Prs, &quot;1 - включение тестового режима для канала 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh0Prs&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspCh0Prs, &quot;1 - включение тестового режима для канала 0 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1Start&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh1Start, &quot;1 - разрешение передачи через канал 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh1Prs&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspCh1Prs, &quot;1 - включение тестового режима для канала 1 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0FullSpeed&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh0FullSpeed, &quot;1 -включение максимальной скорости для канала 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1FullSpeed&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh1FullSpeed, &quot;1 - включение максимальной скорости для канала 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh0FullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCh0FullSpeed, &quot;1 - включение максимальной скорости для канала 0 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh1FullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCh1FullSpeed, &quot;1 - включение максимальной скорости для канала 1 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtCheck&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtCheck, &quot;1 - проверка потока данных на соответствие PSD256&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtReady&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtReady, &quot;1 - установка постоянной готовности к приёму по MGT&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspSysmon&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspSysmon, &quot;1 - чтение регистров системного монитора на ПЛИС ЦОС" );


    array_cfg[ii++]=STR_CFG(  0, &quot;isSdramEnable&quot;,   &quot;0&quot;,  (U32*)&amp;isSdramEnable, &quot;Инициализация SDRAM: 0 - нет, 1 - SODIMM0, 3 - SODIMM0 и SODIMM1&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram0Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram0Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram0TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram0Adr, &quot;Начальный адрес для проверки памяти&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram1Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram1Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram1TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram1Adr, &quot;Начальный адрес для проверки памяти&quot; );


    m_sAdcIni=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdcIni&quot;,      &quot;&quot;, (U32*)&amp;m_sAdcIni, &quot;Имя файла инициализации АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdcPrepare&quot;,    &quot;0&quot;,  (U32*)&amp;isAdcPrepare, &quot;1 - подготовка субмодуля АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;MaskMode0&quot;,   &quot;0x2018&quot;,  (U32*)&amp;m_MaskMode0, &quot;Маска для программирования регистра MODE0 при запуске" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isRemoteEnable&quot;,  &quot;0&quot;,  (U32*)&amp;m_isRemoteEnable, &quot;1 - разрешение установки соединения с удалённой ПЛИС&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFillAfterCheck&quot;,    &quot;0&quot;,  (U32*)&amp;m_isFillAfterCheck, &quot;1 - заполнение памяти после проверки&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isCheckCompletion&quot;,   &quot;0&quot;,  (U32*)&amp;m_isCheckCompletion, &quot;1 - проверка CompletionTimeout&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSimulink&quot;,  &quot;0&quot;,    (U32*)&amp;m_isSimulink, &quot;1 - подключение к Simulink&quot; );

    

    max_item=ii;

   {
    char str[1024];
    for( int ii=0; ii&lt;max_item; ii++ )
    {
        sprintf( str, &quot;%s  %s&quot;, array_cfg[ii].name, array_cfg[ii].def );
        GetParamFromStr( str );
    }


   }

}

//! Расчёт параметров
void TF_TestStrm::CalculateParams( void )
{
    SizeBlockOfBytes = SizeBlockOfWords * 4;                        // Размер блока в байтах
    SizeBuferOfBytes    = CntBlockInBuffer * SizeBlockOfBytes  ;    // Размер буфера в байтах
    SizeStreamOfBytes   = CntBuffer * SizeBuferOfBytes;             // Общий размер буфера стрима

    ShowParam();
}

//! Отображение параметров
void TF_TestStrm::ShowParam( void )
{

    if( 1==isShowParam )
    {
        TF_WorkParam::ShowParam();

        BRDC_printf( _BRDC(&quot;Общий размер буфера стрима: %d МБ\n\n&quot;), SizeStreamOfBytes/(1024*1024) );
    }

    if( isWriteFile )
    {
        __int64 file_size = SizeBuferOfBytes;
        file_size *=FileBufferMax;

        __int64 disk_size = SizeBuferOfBytes;
        disk_size *=DiskBufferMax;

        __int64 file_cnt = disk_size/file_size;
        __int64 file_cnt_x =disk_size%file_size;

        if( file_cnt_x )
            file_cnt++;

        file_size /=1024*1024;
        disk_size /=1024*1024;

        BRDC_printf( _BRDC( &quot;Размер одного файла:   %10I64d МБ\n&quot;), file_size );
        BRDC_printf( _BRDC( &quot;Общий размер данных:   %10I64d МБ\n&quot;), disk_size );
        BRDC_printf( _BRDC( &quot;Число  файлов:   %I64d \n\n&quot;), file_cnt );
    }
}


U32 TF_TestStrm::Execute( void )
{
    rd0.testBuf.buf_check_start( 32, 64 );

    
    if( isWriteFile )
        BufWriteStart();

    //Sleep( 100 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

    
    //if( 1==isFdspOutCh0 )
    /*
    {
        //pBrd-&gt;RegPokeInd( 8, 11, 0x17 ); // включение тестового режима FI0
        //pBrd-&gt;RegPokeInd( 8, 11, 0x07 );

        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );
    } 
    */
    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();


    U32 trd=4;
    
    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );


    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );

    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    Sleep( 1 );
    */

    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();

    /*
    if( isSdram0Test )
        Sdram0Start();

    if( isSdram0Test )
        Sdram1Start();
    */

    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x02 ); // разрешение анализа готовности FIFO в тетраде TRD_DDR3x
        //  pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        } else
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x01 ); // разрешение анализа готовности FIFO в тетраде TRD_FDSP
        }
    }


    U32 *ptrBuf0=pBrd-&gt;StreamGetBufByNum( rd0.Strm, 0 );

    m_TimeBlockStart=GetTickCount();

    pBrd-&gt;StreamStart( rd0.Strm );

    //{
    //  U32 mode3=pBrd-&gt;RegPeekInd( 5, 0x0B );
    //  //mode3|=0x40;
    //  mode3&amp;=~0x40;
    //  pBrd-&gt;RegPokeInd( 5, 0x0B, mode3 );
    //  BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n MODE3: 0x%.4X \n&quot;), mode3 );
    //}

    //Sleep(1);
    /*
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }
    */
    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        }
    }

    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0Enable();

    if( isAdmCh1Start )
        m_pFDSP-&gt;Ch1Enable();
    


    if( isTestCtrl )
    {
        StartTestCtrl();
    }


    if( isAdmReg2 )
        PrepareAdmReg( fnameAdmReg2, 0 );

    if( isFdsp )
        m_pFDSP-&gt;SetFullSpeedMode( isAdmCh0FullSpeed, isAdmCh1FullSpeed, isFdspCh0FullSpeed, isFdspCh1FullSpeed );

    if( isSdram0Test ) 
        Sdram0Start();

    if( isSdram1Test ) 
        Sdram1Start();

    //pBrd-&gt;RegPokeInd( 9, 0x10, 0x020 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );  

    
    //if( 1==isFdspOutCh0 )
    {
        /*
        pBrd-&gt;RegPokeInd( 8, 11, 0x17 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        */

        //pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        //pBrd-&gt;RegPokeInd( 9, 0x10, 0 );

        //pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС
      //pBrd-&gt;RegPokeInd( 9, 0, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС

        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        //pBrd-&gt;RegPokeInd( 8, 9, 0x100 );  // запуск потока из ПЛИС ЦОС
  } 

    if( isFdspMgtReady )
    {
        pBrd-&gt;RegPokeInd( 8, 0x3E0, 0x10 );
    }

    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 1  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }

    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }

    if( isAdcPrepare )
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( 4, 0, mode0 );
    }


    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 2  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }



    flagFirstBlock=0;
    rd0.time_last=rd0.time_start=GetTickCount();

    sdram0.time_last=sdram0.time_start=rd0.time_start;
    sdram1.time_last=sdram1.time_start=rd0.time_start;
    mgt.time_last=mgt.time_start=rd0.time_start;        

    U32 current_time;
    for( ; ; )
    {
        if( Terminate )
        {
            //printf( &quot;\nTerminate=%d\n&quot;, Terminate );
            break;
        }

        ReceiveData( &amp;rd0 );
        current_time = GetTickCount();
        CalculateVelocity( &amp;sdram0, current_time, 10000, 2 );
        CalculateVelocity( &amp;sdram1, current_time, 10000, 2 );
        CalculateVelocity( &amp;mgt, current_time, 10000, 1 );

        //Sleep( 100 );
    }

    if( isWriteFile )
        BufWriteStop();

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    if( isTestCtrl )
    {
        pBrd-&gt;RegPokeInd( 1, 0x1E, 0 );
        pBrd-&gt;RegPokeInd( 1, 0x1C, 0 );
    }


    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    Sleep( 1400 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );   
    

    lc_status=4;
    Sleep( 100 );
    return 1;
}




void TF_TestStrm::ReceiveData(  ParamExchange *pr )
{
    U32 *ptr;
    U32 *ptrBlock;
    U32 mode=0;
    mode |= pr-&gt;DataType&lt;&lt;8;
    mode |= pr-&gt;DataFix&lt;&lt;7;

    int ret;
    int kk;

    //pr-&gt;BlockRd++;
    //Sleep( 10 );
    //return;

    for( kk=0; kk&lt;16; kk++ )
    {

        if( Terminate )
        {
            break;
        }

        ret=pBrd-&gt;StreamGetBuf( pr-&gt;Strm, &amp;ptr );
        if( ret )
        { // Проверка буфера стрима

            if( m_TimeBlockIndex&lt;32 )
            {
                U32 curr_time = GetTickCount();
                m_TimeBlockReceive[m_TimeBlockIndex]=curr_time;
                m_TimeBlockIndex++;
            }

            m_ptrCurrentBlock = ptr;
            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_start();

            SetEvent( m_EventCheck0Start );
            //SetEvent( m_EventCheck1Start );
            //SetEvent( m_EventCheck2Start );
            //SetEvent( m_EventCheck3Start );

            if( 0==flagFirstBlock )
            {
                currentTime=rd0.time_last=rd0.time_start=GetTickCount();
                flagFirstBlock=1;

                FILE *outFile = fopen( &quot;first_data.bin&quot;, &quot;wb&quot; );
                fwrite(  ptr, 32768, 1, outFile );
                fclose( outFile );
            }

            if( isWriteFile )
            {
                ret=BufWrite( ptr, SizeBuferOfBytes );
                if( ret )
                    Stop();
            }

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                ptrBlock=ptr+ii*SizeBlockOfWords;
                if( isIsvi )
                    IsviStep( ptrBlock );

                if( 1==isTest )
                    pr-&gt;testBuf.buf_check_psd( ptrBlock, SizeBlockOfWords );
                    //int a=0;
                else if( 2==isTest )
                    pr-&gt;testBuf.buf_check( ptrBlock, pr-&gt;BlockRd, SizeBlockOfWords, BlockMode );
                else if( 6==isTest )
                    pr-&gt;testBuf.buf_check_psd128_low( ptrBlock, SizeBlockOfWords );
                else if( 7==isTest )
                {
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 0 );
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                }
                else if( 8==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                }
                else if( 9==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                    int ret;
                    ret=pr-&gt;testBuf.buf_check_cnt256_single( ptrBlock, SizeBlockOfWords );
                    //if( ret )
                    //  this-&gt;Stop();
                }
                pr-&gt;BlockRd++;
            }

             if( (6==isTest) || (7==isTest) || (8==isTest) )
             {
                int flag1=0;
                int flag2=0;
                int flag3=0;

                Sleep(1);

                HANDLE aHandle[4] = { m_EventCheck0Result, m_EventCheck1Result, m_EventCheck2Result, m_EventCheck3Result };

                for( ; ; )
                {
                    //int ret1=WaitForSingleObject( m_EventCheck1Result, 0 );
                    //int ret2=WaitForSingleObject( m_EventCheck2Result, 0 );
                    //int ret3=WaitForSingleObject( m_EventCheck3Result, 0 );
                    ret = WaitForMultipleObjects( 1, aHandle, TRUE, 200 );
                    if( Terminate )
                    {
                        break;
                    }
                    if( (WAIT_OBJECT_0&lt;=ret) &amp;&amp; ((WAIT_OBJECT_0+3)&gt;=ret) )
                    {
                        break;
                    }
                    //Sleep(1);
                }
             }


            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_step();

            if( m_isFillAfterCheck )
            {
                U32 *dst=ptr;
                for( int ii=0; ii&lt;SizeBlockOfWords*CntBlockInBuffer; ii++ )
                {
                    *ptr++=0xBBBBBBBB;
                }
            }


            if( isAgreeMode )
            {
                //getch();
                pBrd-&gt;StreamGetBufDone( pr-&gt;Strm );
            }

            if( (isRestart&gt;=1) &amp;&amp; (pr-&gt;BlockRd==(CntBuffer*CntBlockInBuffer) ) )
            {
                Sleep( 100 );
                if( 0==SdramFifoOutRestart )
                    pr-&gt;testBuf.restart();
                if( 1==isRestart )
                 RestartAdc();
                else if( 2==isRestart )
                    RestartTrd();
                else if( 3==isRestart )
                    RestartTrdAndSdram();
            }

        } else
        {
            //Sleep( 0 );
            pr-&gt;freeCycle++;
            break;
        }
    }
    Sleep( 0 );

    
    currentTime = GetTickCount();
    if( (currentTime - pr-&gt;time_last)&gt;4000 )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*SizeBlockOfBytes/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v;

        v = 1000.0*(pr-&gt;BlockRd)*SizeBlockOfBytes/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
        pr-&gt;freeCycleZ=pr-&gt;freeCycle;
        pr-&gt;freeCycle=0;
    
    }
    //Sleep(1);
    

}



U32 TF_TestStrm::ExecuteCheck0( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck0Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck0Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck1( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck1Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck1Result );
        }

    }

    return 0;
}

U32 TF_TestStrm::ExecuteCheck2( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck2Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck2Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck3( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck3Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck3Result );
        }

    }

    return 0;
}


void TF_TestStrm::PrepareAdm( void )
{
    U32 trd=trdNo;
    U32 ii;
    U32 id, id_mod, ver;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады\n&quot;) );


    id = pBrd-&gt;RegPeekInd( trd, 0x100 );
    id_mod = pBrd-&gt;RegPeekInd( trd, 0x101 );
    ver = pBrd-&gt;RegPeekInd( trd, 0x102 );

    //pBrd-&gt;RegPokeInd( trd, 0, 0x2038 );

    BRDC_printf( _BRDC(&quot;\nТетрада %d  ID: 0x%.2X MOD: %d  VER: %d.%d \n\n&quot;),
        trd, id, id_mod, (ver&gt;&gt;8) &amp; 0xFF, ver&amp;0xFF );

    BRDC_printf( _BRDC(&quot; Сброс тетрады TRD %2d &quot;), trd );
    pBrd-&gt;RegPokeInd( trd, 0, 1 );
    for( int ii=1; ii&lt;32; ii++ )
    {
        pBrd-&gt;RegPokeInd( trd, ii, 0 );
    }
    pBrd-&gt;RegPokeInd( trd, 0, 0 );
    BRDC_printf( _BRDC(&quot; - Ok\n&quot;) );


    {
        U32 reg2F0;
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x4383 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x000 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

    }

    //if( fnameDDS )
    //  PrepareDDS();


    if( isMainTest )
        PrepareMain();


    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( isTestCtrl )
        PrepareTestCtrl();
    

    //if( isFMC )
    //  PrepereFMC();

    if( isAdcPrepare )
        PrepareAdc( m_sAdcIni );

    if( isAdmReg )
        PrepareAdmReg( fnameAdmReg, 1 );

    if( 1==isSdram )
        PrepareDDR3();

    if(2==isSdram )
        PrepareSDRAM();

    if(4 == isSdram)
        PrepareDDR4();

    if( isFdsp )
        PrepareFDSP();

    IsviStatus=0;
    IsviCnt=0;
    isIsvi=0;
    if( fnameIsvi )
    {
        IsviStatus=1;
        isIsvi=1;
    }
    /*
    pBrd-&gt;RegPokeInd( trd, 25, 3 );
    pBrd-&gt;RegPokeInd( trd, 16, 3 );
    pBrd-&gt;RegPokeInd( trd, 0x13, 0);
    pBrd-&gt;RegPokeInd( trd, 28, 0 );
    */
    //pBrd-&gt;RegPokeInd( trd, 0x1B, 0x100 );

//      pBrd-&gt;RegPokeInd( trdSdram, 0, 1 );

    //PrepareSwitch();

}




//! Подготовка MAIN
void TF_TestStrm::PrepareMain( void )
{

    BRDC_printf( _BRDC(&quot;В тетраде MAIN установлен режим формирования псевдослучайной последовательности\n&quot;) );
    pBrd-&gt;RegPokeInd( 0, 12, 1 );  // Регистр TEST_MODE[0]=1 - режим формирования псевдослучайной последовательности
    pBrd-&gt;RegPokeInd( 0, 0, 2 );   // Сброс FIFO - перевод в начальное состояние
 Sleep( 1 );
    pBrd-&gt;RegPokeInd( 0, 0, 0 );
    Sleep( 1 );
}

void TF_TestStrm::IsviStep( U32* ptr )
{
    int ii;
    if( (1==IsviStatus) || (4==IsviStatus ) )
    {
        for( ii=0; ii&lt;SizeBlockOfWords; ii++ ) bufIsvi[ii]=ptr[ii];
        IsviStatus++;
    }
}

void TF_TestStrm::WriteFlagSinc(int flg, int isNewParam)
{
    int fs = -1;
    int val[2];

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    val[0] = flg;
    val[1] = isNewParam;
    write( fs, val, 8 );
    close( fs );
}

int  TF_TestStrm::ReadFlagSinc(void)
{
    int fs = -1;
    int flg;

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    read( fs, &amp;flg, 4 );
    close( fs );

    return flg;
}

void TF_TestStrm::WriteDataFile( U32 *pBuf, U32 sizew )
{
    char fname[256];
    sprintf( fname, &quot;%s.bin&quot;, fnameIsvi );
    int     fl = sopen(fname, O_WRONLY|O_BINARY|O_CREAT|O_TRUNC, SH_DENYNO, S_IWRITE|S_IREAD);
    U32     ii;

    if( fl==-1 )
    {
        return;
    }

    
    write( fl, pBuf, sizew*4 );

    write( fl, IsviHeaderStr, IsviHeaderLen );

    close( fl );
}


U32 TF_TestStrm::ExecuteIsvi( void )
{
    for( ; ; )
    {
        if( Terminate )
        {
            break;
        }


        int ii;
        int rr;
        switch( IsviStatus )
        {
            case 2: // Подготовка суффикса
                {
                    IsviHeaderStr[0]=0;
                    /*
                    switch( IsviHeaderMode )
                    {
                        case 1:  SetFileHeaderDdc( SizeBlockOfWords, IsviHeaderStr ); break;
                        case 2:  SetFileHeaderAdc( SizeBlockOfWords, IsviHeaderStr ); break;
                    }
                    */
                    IsviHeaderLen = strlen( IsviHeaderStr );
                    WriteFlagSinc(0,0);
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0xffffffff);

                    IsviCnt++;
                    IsviStatus=3;
                }
                break;

            case 3:
                {
                  rr=ReadFlagSinc();
                  if( 0==rr )
                      IsviStatus=4;

                }
                break;

            case 4:
                // Ожидание получения данных
                Sleep( 100 );
                break;

            case 5:
                {
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0 );
                    IsviStatus=3;
                    IsviCnt++;
                }
                break;

        }

        Sleep( 100 );
    }
    IsviStatus=100;
    return 0;
}

/*
//! Подготовка DDS
void TF_TestStrm::PrepareDDS( void )
{

    if( pDds )
        delete pDds;

    pDds = new TF_TestDDS( fnameDDS );
}
*/

#define TRD_CTRL 1

#define REG_MUX_CTRL  0x0F
#define REG_GEN_CNT1  0x1A
#define REG_GEN_CNT2  0x1B
#define REG_GEN_CTRL  0x1E
#define REG_GEN_SIZE  0x1F
#define TRD_DIO_IN    6
#define TRD_CTRL      1
//#define TRD_DIO_IN
//! Подготовка TEST_CTRL

void TF_TestStrm::PrepareTestCtrl( void )
{
    U32 trd=1;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады TEST_CTRL\n&quot;) );

    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( !isFifoRdy )
        BlockMode |=0x1000;

    U32 block_mode=BlockMode;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 1 );

          //U32 mode0=pBrd-&gt;RegPeekInd( TRD_DIO_IN, 0 );
         // pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 2 );

          Sleep( 1 );

          //pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_MUX_CTRL, 1 );

          U32  val=SizeBlockOfBytes/4096;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_SIZE, val );

          if( block_mode &amp; 0x80 )
          {
            BRDC_printf( _BRDC(&quot;Используется сокращённая тестовая последовательность\r\n&quot;) );
          } else
          {
            BRDC_printf( _BRDC(&quot;Используется полная тестовая последовательность\r\n&quot;) );
          }


          if( Cnt1 || Cnt2 )
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, Cnt1 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, Cnt2 );
            float sp=1907.348632812 * (Cnt1-1)/(Cnt1+Cnt2-2);
            BRDC_printf( _BRDC(&quot;Установлено ограничение скорости формирования потока:  %6.1f МБайт/с \r\nREG_CNT1=%d  REGH_CNT2=%d   \r\n&quot;), sp, Cnt1, Cnt2 );
            if( block_mode&amp;0x1000 )
            {
             BRDC_printf( _BRDC(&quot;Установлен режим без ожидания готовности FIFO\r\n\r\n&quot;) );
            } else
            {
             BRDC_printf( _BRDC(&quot;Установлено ожидание готовности FIFO \r\n\r\n&quot;)        );
            }
          }  else
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, 0 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, 0 );
            BRDC_printf( _BRDC(&quot;Установлено формирование потока на максимальной скорости: 1907 МБайт/с \r\nУстановлено ожидание готовности FIFO \r\n\r\n&quot;)        );
          }


}

//! Запуск TestCtrl
void TF_TestStrm::StartTestCtrl( void )
{

          U32 ctrl=0x20;
          ctrl|=BlockMode;
          if( Cnt1 || Cnt2 )
           ctrl|=0x40;

          if( !isFifoRdy )
              ctrl |=0x1000;
        //  ctrl&amp;= ~0x1000;
         //BRDC_printf( &quot;TEST_CTRL: REG_GEN_CTRL = 0x%.4X \r\n&quot;, ctrl );
                
         pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, ctrl );  // Запуск DIO_IN

         //U32 mode0=pBrd-&gt;RegPeekInd( 6, 0 );  
         //mode0 |=0x30;
         //pBrd-&gt;RegPokeInd( 6, 0, mode0 );     // Запуск DIO_IN


}

//! Подготовка SDRAM
void TF_TestStrm::PrepareSDRAM( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={3, 4, 5, 17, 18, 36, 40, 42, 30, 13};
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    U32     DDR2_trdNo = 5;

    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 

    //----------- Reading SPD data ---------------------------------------------
    //{
    //  U32 Bytes_Num;
    //  U32 val;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, 0);
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //  Bytes_Num=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  Bytes_Num&amp;=0xFF;
    //  for(ii=0;ii&lt;Bytes_Num;ii++)
    //  {
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii);
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //      val=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //      BRDC_printf(&quot;Byte %03d: - 0x%02X\n&quot;, ii, val &amp; 0xFF);
    //  }
    //}


    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    }
    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 mode1=0;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
                    columns=spd_data[1] &amp; 0xFF; // Num of columns
                    columns=(columns-8) &amp; 7;
                    rows=spd_data[0] &amp; 0xFF; // Num of Rows
                    rows=(rows-8) &amp; 7;
                    {
                            U32 bank_width;
        
                            if ((spd_data[3] &amp; 0xFF)==4)
                                    bank_width = 2;
                            else
                                    bank_width = 3;
        
                            bank_width &amp;= 0xFF; // Num of Banks
                            banks=(bank_width==2) ? 0 : 1;
                    }
        
                    ranks=spd_data[2] &amp; 0x3; // Num of Ranks
                    ranks=(ranks==0) ? 0 : 1;

                    mode1=(rows&lt;&lt;2) | (columns&lt;&lt;5) | (ranks&lt;&lt;8) | (banks&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         BRDC_printf(_BRDC(&quot;COLUMNS :\t\t%d;\nROWS    :\t\t%d;\nBANKS   :\t\t%d;\nRANKS   :\t\t%d;\n&quot;),
            spd_data[1] &amp; 0xFF, spd_data[0] &amp; 0xFF, spd_data[3] &amp; 0xFF, (spd_data[2] &amp; 0x3)+1);
        
         BRDC_printf(_BRDC(&quot;MODE1 :\t\t0x%X\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    {
        U32 CAS_latency;
        float Twr;
        U32 Twr_value;
        U32 latency_reg;

        if (spd_data[4] &amp; 0x8)
            CAS_latency = 3;
        else if (spd_data[4] &amp; 0x10)
            CAS_latency = 4;
        else if (spd_data[4] &amp; 0x20)
            CAS_latency = 5;
        else if (spd_data[4] &amp; 0x40)
            CAS_latency = 6;
        else
             BRDC_printf( _BRDC(&quot;ERROR!: Неверное значение СAS\r\n&quot;));

        Twr = ((spd_data[5] &amp; 0xFF) &gt;&gt; 2) + ((spd_data[5] &amp; 0x3) * 0.25);
//      Twr_value = (U32)ceil(Twr * 0.250);
//      latency_reg = (Twr_value&lt;&lt;4) | CAS_latency;
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_LATENCY_REG, latency_reg);    // CONF_REG
         BRDC_printf(_BRDC(&quot;Twr=%f ns\n&quot;), Twr);
    }

    

    //----------------------------------------------------------------------------
    {
        U32 CAS_latency;
        float Trfc;
        U32 Subfield_A;
        U32 Subfield_B;
        U32 Trfc_value;

        Subfield_A=spd_data[6] &amp; 1;
        Subfield_B=(spd_data[6] &gt;&gt; 1) &amp; 7;

        Trfc=256*Subfield_A;
        switch (Subfield_B)
        {
        case 0 :
            Trfc+=0.0;
            break;
        case 1 :
            Trfc+=0.25;
            break;
        case 2 :
            Trfc+=0.33;
            break;
        case 3 :
            Trfc+=0.5;
            break;
        case 4 :
            Trfc+=0.66;
            break;
        case 5 :
            Trfc+=0.75;
            break;

        default:
            ;
        }
        Trfc+=spd_data[7] &amp; 0xFF;

//      Trfc_value = (U32)ceil(Trfc * 0.250);
         BRDC_printf(_BRDC(&quot;Trfc=%f ns\n&quot;), Trfc);
    }

    //----------------------------------------------------------------------------
    {
        U32 Tras=spd_data[8] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Tras=%d ns\n&quot;), Tras);
    }
    //----------------------------------------------------------------------------
    {
        U32 prim_width=spd_data[9] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Primary SDRAM width x%d \n&quot;), prim_width);
    }
    ///----------------------------------------------------------------------------

    //return;
    
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
        

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x0);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x1);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0x100C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0x140C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0x300C);

    //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0x0300);


        /*
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x3);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x0);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x10, 0x3); // CHAN 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x13, 0x81);    // FSRC 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x14, 0x0); // FDVR 
        */

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
    



    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
    {
        U32 status;
        U32 loop=0;
        do
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;
            
            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 300 ); loop++;
        }while( !(status &amp; 0x800));
    }
     BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
    {
        U32 DDR2_mode0;
        DDR2_mode0=pBrd-&gt;RegPeekInd( DDR2_trdNo, TRDIND_MODE0);
        DDR2_mode0|=0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO
        DDR2_mode0&amp;=~0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO


        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 2 );  // Сброс FIFO
        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 0 );  // Сброс FIFO

    //return;

        DDR2_mode0|=0x0030;
        //DDR2_mode0|=0x0010;
        BRDC_printf( _BRDC(&quot;DDR_mode0: %.4X \n&quot;), DDR2_mode0 );

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  

        //pBrd-&gt;RegPokeInd( DDR2_trdNo, 0, 0x2038 );  // Запуск DIO_IN
        //pBrd-&gt;RegPokeInd(ADC_trdNo, TRDIND_MODE1, 0x80);  // Переключение тетрады ADC на тестовую последовательность 
    }


}

//! Подготовка DDR3
void TF_TestStrm::PrepareDDR3( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={ 4, 5, 7, 8, 10, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 26, 27, 28, 29 };
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    //U32       DDR2_trdNo = 5;
    U32     DDR2_trdNo = this-&gt;trdNo;

    //BRDC_printf( _BRDC( &quot;\nТетрада памяти: %d   &quot;), DDR2_trdNo );

    // Проверка идентификатора тетрады 
    {
        U32 trdId = pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x100 );
        if( (0x9B == trdId) || (0x8F==trdId) )
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Ok\n\n&quot;), trdId );
        } else
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Error\n\n&quot;), trdId );
            throw( _BRDC( &quot;Тетрада TRD_DDR3x не обнаружена&quot;));
        }
    }


    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 



    
    ////for( ii=0; ii&lt;16; ii++ )
    //int xx=0;
    //for( ii=4; ;  )
    //{
    //  U32 adr=3;
    //  U32 data;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii );
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2 );

    //  data=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  //printf( &quot;%5d 0x%.2X  \n&quot;, ii, data );
    //  printf( &quot;%5d 0x%.2X  \r&quot;, xx, data ); xx++;
    //  Sleep( 100 );
    //}
    //

    U32 status;
    //for( ; ; )
    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2);
        /*
        for( ; ; )
        {
            status = pBrd-&gt;RegPeekDir( DDR2_trdNo, 0 );
            if( status &amp; 1 )
                break;
            Sleep( 2 );

        }
        */
        
        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
        printf( &quot;%d SPD[%d] = 0x%.2X  %d \n&quot;, ii, spd_addr[ii], spd_data[ii], spd_data[ii] );
    }

    // Проверка наличия SPD или имитатора SPD
    {
        if( (0xFF==spd_data[0]) || (0xFF==spd_data[1]) || (0xFF==spd_data[2]) )
        {
            throw( _BRDC( &quot;Память не установлена") );
        }

    }

        U32 mode1=0;

    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
        U32 size;
        U32 primary_bus;
        U32 sdram_widht;

        switch( (spd_data[0]&gt;&gt;4) &amp; 0x7 )
        {
            case 0: banks = 3; break;
            case 1: banks = 4; break;
            case 2: banks = 5; break;
            case 3: banks = 6; break;
            default: banks=0; break;
        }
        
        switch(spd_data[0] &amp; 0xF )
        {
            case 0: size=256; break;
            case 1: size=512; break;
            case 2: size=1024; break;
            case 3: size=2048; break;
            case 4: size=4096; break;
            case 5: size=8192; break;
            case 6: size=16384; break;
            default: size=0;

        }

        switch( (spd_data[1]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: rows=12; break;
            case 1: rows=13; break;
            case 2: rows=14; break;
            case 3: rows=15; break;
            case 4: rows=16; break;
            default: rows=0; break;
        }
    
        switch( (spd_data[1] &amp; 0x7 ) )
        {
            case 0: columns=9; break;
            case 1: columns=10; break;
            case 2: columns=11; break;
            case 3: columns=12; break;
            default: columns=0; break;
        }
    
    
        switch( (spd_data[2]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: ranks=1; break;
            case 1: ranks=2; break;
            case 2: ranks=3; break;
            case 3: ranks=4; break;
            default: ranks=0; break;
        }
        
        switch( (spd_data[2]) &amp; 0x7 )
        {
            case 0: sdram_widht=4; break;
            case 1: sdram_widht=8; break;
            case 2: sdram_widht=16; break;
            case 3: sdram_widht=32; break;
            default: ranks=0; break;
        }
        switch( (spd_data[3]) &amp; 0x7 )
        {
            case 0: primary_bus=8; break;
            case 1: primary_bus=16; break;
            case 2: primary_bus=32; break;
            case 3: primary_bus=64; break;
            default: primary_bus=0; break;
        }

                    mode1=((rows-8)&lt;&lt;2)&amp;0x1C;
                    mode1|= ((columns-8)&lt;&lt;5) &amp; 0xE0;
                    mode1|= ((ranks-1)&lt;&lt;8) ;
                    mode1|= (1&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         U32 total_size=size/8*primary_bus/sdram_widht*ranks;
         BRDC_printf(_BRDC(&quot;\nCOLUMNS \t\t%d\nROWS    \t\t%d\nBANKS   \t\t%d\nRANKS   \t\t%d\nSDRAM SIZE   \t\t%d \nSDRAM WITH \t\t%d\nPRIMARY BUS \t\t%d\nTOTAL SIZE \t\t%d [MB]\n&quot;),
                columns, rows, banks, ranks, size, sdram_widht, primary_bus, total_size );


        
         BRDC_printf(_BRDC(&quot;\nMODE1 :\t\t0x%X\n\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    



        {
            U32 mode3=0;
            if( SdramSource )
                mode3|=1;
            if( SdramFullSpeed )
                mode3|=0x20;

            if( SdramFifoOutRestart )
                mode3|=0x100;

            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    // управление источником и режимом полной скорости
        }

        
        pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0C, SdramTestSequence  );   // 0x100 - включение тестового режима





    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
     for( int kk=0; ; kk++ )
    {
        U32 status;
        U32 loop=0;
        int flag_init=0;
        for( int jj=0; jj&lt;8; jj++ )
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;

            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 200 ); loop++;

            // Проверка чтения регистра STATUS
            {
                if( 0xFFFF == status )
                {
                    BRDC_printf( _BRDC(&quot;\n\n&quot;)); 
                    throw( _BRDC( &quot;STATUS=0xFFFF - Ошибка чтения регистра STATUS&quot;));
                }
            }

            if( status &amp; 0x800) 
            {
                flag_init=1;
                break;
            }
        }
        
        if( 1==flag_init )
        {
         BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
         break;
        } else
        {
            //throw( _BRDC(&quot;Не удалось инициализировать DDR память&quot;) );
            BRDC_printf( _BRDC(&quot;Restart: %kk                  \r&quot;), kk );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; ~0x20000 );  // CONF_REG
            Sleep( 400 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; 0x20000 );   // CONF_REG
        }
    }
    {




        if( 1==SdramFifoMode )
        { // Режим FIFO 
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

            //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x14 ); // Режим FIFO
            BRDC_printf( _BRDC(&quot;\r\nРежим FIFO\r\n&quot;)  );
        } else
        { // Режим с автоматическим чтением

            // Начало активной зоны
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, SdramAzBase &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, SdramAzBase &gt;&gt; 16 );

            U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
            U32 AzEnd;

            if( -1==SdramAzSize ) 
            {
                AzEnd= SdramAzBase + size - 1;
            } else
            {
                AzEnd= SdramAzBase + SdramAzSize*(1024/4) - 1;
            }

            SdramAzSizeOfKb = (AzEnd+1-SdramAzBase)/(256);
            BRDC_printf( _BRDC(&quot;\r\nРежим с автоматическим чтением\r\n&quot;)  );
            BRDC_printf( _BRDC(&quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot;), SdramAzBase  );
            BRDC_printf( _BRDC(&quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot;), AzEnd  );
            BRDC_printf( _BRDC(&quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot;), SdramAzSizeOfKb/1024, SdramAzSize );
            
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, AzEnd &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, AzEnd &gt;&gt; 16 );

        }
    

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 2 );  // Сброс FIFO

        if( SdramFifoOutRestart )
        {
            U32 mode3=0;
            mode3=pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x0B );    
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 | 0x200 );    // сброс входного FIFO
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    
        }

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 0 );  

    }


}


//! 
#define TRDIND_ID 0x100
#define TRDIND_INSTNUM 0x107
#define TRD_DDR4_ID 0xE7

int TF_TestStrm::PrepareDDR4( void )
{
    BRDCHAR log_out[1024];
    //int ret;

    U32 ii;
    U32 trdId;
    U32 trdInst;

    U32     spd_addr[] = { 2, 3, 4, 5, 12, 13 };
    U32     spd_data[sizeof( spd_addr ) / sizeof( U32 )];
    U32     confreg;

    ////Поиск тетрады TRD_DDR4
    //for (ii = 1; ii&lt;8; ii++)
    //{
    //  trdId = pBrd-&gt;RegPeekInd( ii, TRDIND_ID );
    //  if (trdId == TRD_DDR4_ID)
    //  {
    //      trdInst = pBrd-&gt;RegPeekInd( ii, TRDIND_INSTNUM );
    //      if (trdInst == m_SdramInst)
    //      {
    //          trdDDR4 = ii;
    //          break;
    //      }
    //  }
    //}

    //if (trdDDR4 == 0)
    //{
    //  BRDC_printf( _BRDC( &quot;ERROR : Тетрада DDR4 не нейдена \n&quot; ) );
    //  return -1;
    //}
    //else
    //  BRDC_printf( _BRDC( &quot;Номер тетрада DDR4 : %d\n&quot; ), trdDDR4 );

    U32 trdDDR4 = this-&gt;trdNo;

    // Сброс тетрады 
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 1 );
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 0 );

    //Чтение данных ПЗУ SPD

    for (ii = 0; ii&lt;sizeof( spd_addr ) / sizeof( U32 ); ii++)
    {
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_ADDR, spd_addr[ii] );
        //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_SPD_CTRL, 1);
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_CTRL, 2 );

        spd_data[ii] = pBrd-&gt;RegPeekInd( trdDDR4, TRDIND_SPD_DATA );
    }

    // Byte 2
    // Проверка типа памяти (DDR4 SDRAM - 0xC) 
    spd_data[0] &amp;= 0xFF;
    if (spd_data[0] != 0xC)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Неверный тип памяти (0x%X). Ожидается 0xC\r\n&quot; ), spd_data[0] );
        throw(log_out);
    }

    // Byte 3
    // Проверка типа модуля
    spd_data[1] &amp;= 0x7;
    if (spd_data[1] != 0x3)
    {
        switch (spd_data[1])
        {
        case 0x0:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UNDEFINED\&quot;\r\n&quot; ) );
            break;
        case 0x1:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;RDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x2:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x3: //тип модуля (SO-DIMM - 0x3)
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;SODIMM\&quot;\r\n&quot; ) );
            break;
        case 0x4:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;LRDIMM\&quot;\r\n&quot; ) );
            break;
        default: break;
        }
    }

    // Byte 4
    // Total SDRAM capacity, in megabits
    U32 sdram_capacity;
    switch (spd_data[2] &amp; 0xF)
    {
    case 0:
        sdram_capacity = 256;
        break;
    case 1:
        sdram_capacity = 512;
        break;
    case 2:
        sdram_capacity = 1024;
        break;
    case 3:
        sdram_capacity = 2048;
        break;
    case 4:
        sdram_capacity = 4096;
        break;
    case 5:
        sdram_capacity = 8198;
        break;
    case 6:
        sdram_capacity = 16384;
        break;
    case 7:
        sdram_capacity = 32768;
        break;
    case 8:
        sdram_capacity = 12288; // 12Gb
        break;
    case 9:
        sdram_capacity = 24576; // 24Gb
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти, Мбит):&quot; ), sdram_capacity );

    U32 bank_addr_bits = (spd_data[2] &gt;&gt; 4) &amp; 0x3;
    bank_addr_bits += 2;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса банка):&quot; ), bank_addr_bits );

    U32 bank_group_bits = (spd_data[2] &gt;&gt; 6) &amp; 0x3;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число груп банков):&quot; ), bank_group_bits );


    // Byte 5
    U32 col_addr_bits = spd_data[3] &amp; 0x7;
    col_addr_bits += 9;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса колонки):&quot; ), col_addr_bits );

    U32 row_addr_bits = (spd_data[3] &gt;&gt; 3) &amp; 0x7;
    row_addr_bits += 12;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса строки):&quot; ), row_addr_bits );


    // Byte 12
    // Организация модуля
    U32 sdram_width;
    switch (spd_data[4] &amp; 0x7)
    {
    case 0:
        sdram_width = 4;
        break;
    case 1:
        sdram_width = 8;
        break;
    case 2:
        sdram_width = 16;
        break;
    case 3:
        sdram_width = 32;
        break;
    default:;
    }
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины памяти):&quot; ), sdram_width );

    // Number of Package Panks per DIMM
    U32 ranks = (spd_data[4] &gt;&gt; 3) &amp; 0x7;
    ranks += 1;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число ранков):&quot; ), ranks );

    // Byte 13
    // Module Memory Bus Width
    U32 primary_bus_width;
    switch (spd_data[5] &amp; 0x7)
    {
    case 0:
        primary_bus_width = 8;
        break;
    case 1:
        primary_bus_width = 16;
        break;
    case 2:
        primary_bus_width = 32;
        break;
    case 3:
        primary_bus_width = 64;
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины модуля):&quot; ), primary_bus_width );

    U32 module_capacity = (sdram_capacity / 8)*(primary_bus_width / sdram_width)*ranks;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти модуля МБайт)&quot; ), module_capacity );

    //g_SdramSize = module_capacity * 262144;

    U32 mode1 = 0;
    mode1 |= ((row_addr_bits - 8) &amp; 0x7) &lt;&lt; 2;
    mode1 |= ((col_addr_bits - 8) &amp; 0x7) &lt;&lt; 5;
    mode1 |= (ranks == 1) ? 0 : 0x100;
    mode1 |= 0x2200;

    // Разрешение инициализации памяти
    //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_MODE1, 0);
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE1, mode1 );

    // Ожидание окончания инициализации памяти DDR4
    BRDC_printf( _BRDC( &quot;\n\t%-46s\n&quot; ), _BRDC( &quot;Инициализации модуля DDR4...&quot; ) );
    int attempt;
    int attempt_max = 100;
    U32 status;

    for (attempt = 0; attempt&lt;attempt_max; attempt++)
    {
        status = pBrd-&gt;RegPeekDir( trdDDR4, TRDREG_STATUS );

        if (status &amp; 0x800)
            break;
        else
            Sleep( 100 );
    }

    if (attempt == attempt_max)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Первышен интервал ожидания инициализации модуля DDR4\r\n&quot; ) );
        throw(log_out);
    }

    if (SdramFifoMode == 1)
    {
        // Установка режима FIFO
        U32 mode2 = 0x10; // FIFO_MODE
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );
        BRDC_printf( _BRDC( &quot;\t%-46s\n&quot; ), _BRDC( &quot;Режим FIFO&quot; ) );
    }
    else
    {
        // Режим активной зоны
        U32 mode2 = 0;
        //Установка блокировки сброса входного FIFO
        //mode2 |= (SdramFifoInRstBlock == 1) ? 0x100 : 0;
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );

        U32 azbase_reg_l = SdramAzBase &amp; 0xFFFF;
        U32 azbase_reg_h = (SdramAzBase &gt;&gt; 16) &amp; 0xFFFF;

        U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
        U32 AzEnd;

        if (-1 == SdramAzSize)
        {
            AzEnd = SdramAzBase + size - 1;
        }
        else
        {
            AzEnd = SdramAzBase + SdramAzSize*(1024 / 4) - 1;
        }

        SdramAzSizeOfKb = (AzEnd + 1 - SdramAzBase) / (256);
        BRDC_printf( _BRDC( &quot;\r\nРежим с автоматическим чтением\r\n&quot; ) );
        BRDC_printf( _BRDC( &quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot; ), SdramAzBase );
        BRDC_printf( _BRDC( &quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot; ), AzEnd );
        BRDC_printf( _BRDC( &quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
&quot;</span> );</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a262c9276a0f23f98fb425fe5978b8676">fnameDdcParam</a>=NULL;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  2, <span class="stringliteral">&quot;DdcParam&quot;</span>,    <span class="stringliteral">&quot;examddc.ini&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a262c9276a0f23f98fb425fe5978b8676">fnameDdcParam</a>, <span class="stringliteral">&quot;имя файла параметров для режима DDC&quot;</span> );</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aec0ff582bfbe7e72ec3caadb569e8537">fnameAdmReg</a>=NULL;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  2, <span class="stringliteral">&quot;AdmReg&quot;</span>,      <span class="stringliteral">&quot;adcreg.ini&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aec0ff582bfbe7e72ec3caadb569e8537">fnameAdmReg</a>, <span class="stringliteral">&quot;имя файла регистров (выполняется после старта стрима)&quot;</span> );</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isAdmReg&quot;</span>,    <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a33aad69cfe8ec4ddab1ee14346d8e6bd">isAdmReg</a>, <span class="stringliteral">&quot;1 - разрешение записи регистров из файла AdmReg&quot;</span> );</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab7385699a2aa58afa645d5aaf6bc02ef">fnameAdmReg2</a>=NULL;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  2, <span class="stringliteral">&quot;AdmReg2&quot;</span>,     <span class="stringliteral">&quot;adcreg2.ini&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab7385699a2aa58afa645d5aaf6bc02ef">fnameAdmReg2</a>, <span class="stringliteral">&quot;имя файла регистров (выполняется после старта стрима)&quot;</span> );</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isAdmReg2&quot;</span>,   <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab015a45b9884757f96e7db76cd04da7f">isAdmReg2</a>, <span class="stringliteral">&quot;1 - разрешение записи регистров из файла AdmReg2&quot;</span> );</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a8e641af6abcac45d55a801c473c5b266">fnameIsvi</a>=NULL;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  2, <span class="stringliteral">&quot;ISVI_FILE&quot;</span>,   <span class="stringliteral">&quot;&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a8e641af6abcac45d55a801c473c5b266">fnameIsvi</a>, <span class="stringliteral">&quot;имя файла данных ISVI&quot;</span> );</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;ISVI_HEADER&quot;</span>, <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a89f6d4ede86a816500d63bee69fd6603">IsviHeaderMode</a>, <span class="stringliteral">&quot;режим формирования суффикса ISVI, 0 - нет, 1 - DDC, 2 - ADC&quot;</span> );</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;FifoRdy&quot;</span>,     <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad26f270d36ea06ae5b54f9925281b094">isFifoRdy</a>, <span class="stringliteral">&quot;1 - генератор тестовой последовательности анализирует флаг готовности FIFO&quot;</span> );</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;Cnt1&quot;</span>,    <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a10898a7937a84d3cb8922d2d892bf79c">Cnt1</a>, <span class="stringliteral">&quot;Число тактов записи в FIFO, 0 - постоянная запись в FIFO&quot;</span> );</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;Cnt2&quot;</span>,    <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1f882466a298fd7e5f7cf72a8a31d291">Cnt2</a>, <span class="stringliteral">&quot;Число тактов паузы при записи в FIFO&quot;</span> );</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;DataType&quot;</span>,    <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aba8a3cbf4231c7116d16a7f08b67b908">DataType</a>, <span class="stringliteral">&quot;Тип данных при фиксированном типе блока, 6 - счётчик, 8 - псевдослучайная последовательность&quot;</span> );</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;DataFix&quot;</span>, <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae50bde6fe2c457445a87b352a064569f">DataFix</a>, <span class="stringliteral">&quot;1 - фиксированный тип блока, 0 - данные в блоке записят от номера блока  );

    array_cfg[ii++]=STR_CFG(  0, &quot;isTestCtrl&quot;,  &quot;0&quot;,  (U32*)&amp;isTestCtrl, &quot;1 - подготовка тетрады TEST_CTRL&quot; );


    array_cfg[ii++]=STR_CFG(  0, &quot;TestSeq&quot;,         &quot;0&quot;,  (U32*)&amp;TestSeq, &quot;Значение регистра TEST_SEQ&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFMC&quot;,           &quot;0&quot;,  &amp;isFMC, &quot;Подготовка субмодуля FMC&quot; );


    DirName=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;DirName&quot;,     &quot;d:\\&quot;,  (U32*)&amp;DirName, &quot;путь файлов&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isWriteFile&quot;,         &quot;0&quot;,  &amp;isWriteFile, &quot;1 - запись в файл&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;DiskBufferMax&quot;,           &quot;0&quot;,  &amp;DiskBufferMax, &quot;общее число буферов записи&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;FileBufferMax&quot;,           &quot;0&quot;,  &amp;FileBufferMax, &quot;число буферов в одном файле" );

    array_cfg[ii++]=STR_CFG(  0, &quot;CHAN_IN&quot;,     &quot;0&quot;,  (U32*)&amp;maskChanIn,  &quot;разрешение каналов для приёма&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;CHAN_OUT&quot;,    &quot;0&quot;,  (U32*)&amp;maskChanOut, &quot;разрешение каналов для передачи&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;GEN&quot;, &quot;150000000&quot;,  (U32*)&amp;genValue, &quot;частота генератора [Гц]&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdsp&quot;,  &quot;0&quot;,  (U32*)&amp;isFdsp, &quot;1 - подготовка ПЛИС ЦОС" );

    m_sFdspPldBase=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;FdspPldBase&quot;,     &quot;&quot;, (U32*)&amp;m_sFdspPldBase, &quot;Имя файла базовой прошивки ПЛИС ЦОС" );


    array_cfg[ii++]=STR_CFG(  0, &quot;FDSP_CHECK_REG&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCheckReg, &quot;1 -прроверка обращения к регистрам ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspShowMgtErr&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspShowMgtErr, &quot; 1 -отображение счётчика ошибок MGT&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0Start&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh0Start, &quot;1 - разрешение передачи через канал 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0Prs&quot;, &quot;0&quot;,  (U32*)&amp;isAdmCh0Prs, &quot;1 - включение тестового режима для канала 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1Prs&quot;, &quot;0&quot;,  (U32*)&amp;isAdmCh1Prs, &quot;1 - включение тестового режима для канала 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh0Prs&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspCh0Prs, &quot;1 - включение тестового режима для канала 0 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1Start&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh1Start, &quot;1 - разрешение передачи через канал 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh1Prs&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspCh1Prs, &quot;1 - включение тестового режима для канала 1 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0FullSpeed&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh0FullSpeed, &quot;1 -включение максимальной скорости для канала 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1FullSpeed&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh1FullSpeed, &quot;1 - включение максимальной скорости для канала 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh0FullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCh0FullSpeed, &quot;1 - включение максимальной скорости для канала 0 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh1FullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCh1FullSpeed, &quot;1 - включение максимальной скорости для канала 1 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtCheck&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtCheck, &quot;1 - проверка потока данных на соответствие PSD256&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtReady&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtReady, &quot;1 - установка постоянной готовности к приёму по MGT&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspSysmon&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspSysmon, &quot;1 - чтение регистров системного монитора на ПЛИС ЦОС" );


    array_cfg[ii++]=STR_CFG(  0, &quot;isSdramEnable&quot;,   &quot;0&quot;,  (U32*)&amp;isSdramEnable, &quot;Инициализация SDRAM: 0 - нет, 1 - SODIMM0, 3 - SODIMM0 и SODIMM1&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram0Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram0Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram0TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram0Adr, &quot;Начальный адрес для проверки памяти&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram1Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram1Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram1TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram1Adr, &quot;Начальный адрес для проверки памяти&quot; );


    m_sAdcIni=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdcIni&quot;,      &quot;&quot;, (U32*)&amp;m_sAdcIni, &quot;Имя файла инициализации АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdcPrepare&quot;,    &quot;0&quot;,  (U32*)&amp;isAdcPrepare, &quot;1 - подготовка субмодуля АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;MaskMode0&quot;,   &quot;0x2018&quot;,  (U32*)&amp;m_MaskMode0, &quot;Маска для программирования регистра MODE0 при запуске" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isRemoteEnable&quot;,  &quot;0&quot;,  (U32*)&amp;m_isRemoteEnable, &quot;1 - разрешение установки соединения с удалённой ПЛИС&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFillAfterCheck&quot;,    &quot;0&quot;,  (U32*)&amp;m_isFillAfterCheck, &quot;1 - заполнение памяти после проверки&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isCheckCompletion&quot;,   &quot;0&quot;,  (U32*)&amp;m_isCheckCompletion, &quot;1 - проверка CompletionTimeout&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSimulink&quot;,  &quot;0&quot;,    (U32*)&amp;m_isSimulink, &quot;1 - подключение к Simulink&quot; );

    

    max_item=ii;

   {
    char str[1024];
    for( int ii=0; ii&lt;max_item; ii++ )
    {
        sprintf( str, &quot;%s  %s&quot;, array_cfg[ii].name, array_cfg[ii].def );
        GetParamFromStr( str );
    }


   }

}

//! Расчёт параметров
void TF_TestStrm::CalculateParams( void )
{
    SizeBlockOfBytes = SizeBlockOfWords * 4;                        // Размер блока в байтах
    SizeBuferOfBytes    = CntBlockInBuffer * SizeBlockOfBytes  ;    // Размер буфера в байтах
    SizeStreamOfBytes   = CntBuffer * SizeBuferOfBytes;             // Общий размер буфера стрима

    ShowParam();
}

//! Отображение параметров
void TF_TestStrm::ShowParam( void )
{

    if( 1==isShowParam )
    {
        TF_WorkParam::ShowParam();

        BRDC_printf( _BRDC(&quot;Общий размер буфера стрима: %d МБ\n\n&quot;), SizeStreamOfBytes/(1024*1024) );
    }

    if( isWriteFile )
    {
        __int64 file_size = SizeBuferOfBytes;
        file_size *=FileBufferMax;

        __int64 disk_size = SizeBuferOfBytes;
        disk_size *=DiskBufferMax;

        __int64 file_cnt = disk_size/file_size;
        __int64 file_cnt_x =disk_size%file_size;

        if( file_cnt_x )
            file_cnt++;

        file_size /=1024*1024;
        disk_size /=1024*1024;

        BRDC_printf( _BRDC( &quot;Размер одного файла:   %10I64d МБ\n&quot;), file_size );
        BRDC_printf( _BRDC( &quot;Общий размер данных:   %10I64d МБ\n&quot;), disk_size );
        BRDC_printf( _BRDC( &quot;Число  файлов:   %I64d \n\n&quot;), file_cnt );
    }
}


U32 TF_TestStrm::Execute( void )
{
    rd0.testBuf.buf_check_start( 32, 64 );

    
    if( isWriteFile )
        BufWriteStart();

    //Sleep( 100 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

    
    //if( 1==isFdspOutCh0 )
    /*
    {
        //pBrd-&gt;RegPokeInd( 8, 11, 0x17 ); // включение тестового режима FI0
        //pBrd-&gt;RegPokeInd( 8, 11, 0x07 );

        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );
    } 
    */
    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();


    U32 trd=4;
    
    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );


    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );

    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    Sleep( 1 );
    */

    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();

    /*
    if( isSdram0Test )
        Sdram0Start();

    if( isSdram0Test )
        Sdram1Start();
    */

    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x02 ); // разрешение анализа готовности FIFO в тетраде TRD_DDR3x
        //  pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        } else
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x01 ); // разрешение анализа готовности FIFO в тетраде TRD_FDSP
        }
    }


    U32 *ptrBuf0=pBrd-&gt;StreamGetBufByNum( rd0.Strm, 0 );

    m_TimeBlockStart=GetTickCount();

    pBrd-&gt;StreamStart( rd0.Strm );

    //{
    //  U32 mode3=pBrd-&gt;RegPeekInd( 5, 0x0B );
    //  //mode3|=0x40;
    //  mode3&amp;=~0x40;
    //  pBrd-&gt;RegPokeInd( 5, 0x0B, mode3 );
    //  BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n MODE3: 0x%.4X \n&quot;), mode3 );
    //}

    //Sleep(1);
    /*
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }
    */
    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        }
    }

    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0Enable();

    if( isAdmCh1Start )
        m_pFDSP-&gt;Ch1Enable();
    


    if( isTestCtrl )
    {
        StartTestCtrl();
    }


    if( isAdmReg2 )
        PrepareAdmReg( fnameAdmReg2, 0 );

    if( isFdsp )
        m_pFDSP-&gt;SetFullSpeedMode( isAdmCh0FullSpeed, isAdmCh1FullSpeed, isFdspCh0FullSpeed, isFdspCh1FullSpeed );

    if( isSdram0Test ) 
        Sdram0Start();

    if( isSdram1Test ) 
        Sdram1Start();

    //pBrd-&gt;RegPokeInd( 9, 0x10, 0x020 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );  

    
    //if( 1==isFdspOutCh0 )
    {
        /*
        pBrd-&gt;RegPokeInd( 8, 11, 0x17 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        */

        //pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        //pBrd-&gt;RegPokeInd( 9, 0x10, 0 );

        //pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС
      //pBrd-&gt;RegPokeInd( 9, 0, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС

        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        //pBrd-&gt;RegPokeInd( 8, 9, 0x100 );  // запуск потока из ПЛИС ЦОС
  } 

    if( isFdspMgtReady )
    {
        pBrd-&gt;RegPokeInd( 8, 0x3E0, 0x10 );
    }

    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 1  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }

    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }

    if( isAdcPrepare )
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( 4, 0, mode0 );
    }


    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 2  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }



    flagFirstBlock=0;
    rd0.time_last=rd0.time_start=GetTickCount();

    sdram0.time_last=sdram0.time_start=rd0.time_start;
    sdram1.time_last=sdram1.time_start=rd0.time_start;
    mgt.time_last=mgt.time_start=rd0.time_start;        

    U32 current_time;
    for( ; ; )
    {
        if( Terminate )
        {
            //printf( &quot;\nTerminate=%d\n&quot;, Terminate );
            break;
        }

        ReceiveData( &amp;rd0 );
        current_time = GetTickCount();
        CalculateVelocity( &amp;sdram0, current_time, 10000, 2 );
        CalculateVelocity( &amp;sdram1, current_time, 10000, 2 );
        CalculateVelocity( &amp;mgt, current_time, 10000, 1 );

        //Sleep( 100 );
    }

    if( isWriteFile )
        BufWriteStop();

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    if( isTestCtrl )
    {
        pBrd-&gt;RegPokeInd( 1, 0x1E, 0 );
        pBrd-&gt;RegPokeInd( 1, 0x1C, 0 );
    }


    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    Sleep( 1400 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );   
    

    lc_status=4;
    Sleep( 100 );
    return 1;
}




void TF_TestStrm::ReceiveData(  ParamExchange *pr )
{
    U32 *ptr;
    U32 *ptrBlock;
    U32 mode=0;
    mode |= pr-&gt;DataType&lt;&lt;8;
    mode |= pr-&gt;DataFix&lt;&lt;7;

    int ret;
    int kk;

    //pr-&gt;BlockRd++;
    //Sleep( 10 );
    //return;

    for( kk=0; kk&lt;16; kk++ )
    {

        if( Terminate )
        {
            break;
        }

        ret=pBrd-&gt;StreamGetBuf( pr-&gt;Strm, &amp;ptr );
        if( ret )
        { // Проверка буфера стрима

            if( m_TimeBlockIndex&lt;32 )
            {
                U32 curr_time = GetTickCount();
                m_TimeBlockReceive[m_TimeBlockIndex]=curr_time;
                m_TimeBlockIndex++;
            }

            m_ptrCurrentBlock = ptr;
            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_start();

            SetEvent( m_EventCheck0Start );
            //SetEvent( m_EventCheck1Start );
            //SetEvent( m_EventCheck2Start );
            //SetEvent( m_EventCheck3Start );

            if( 0==flagFirstBlock )
            {
                currentTime=rd0.time_last=rd0.time_start=GetTickCount();
                flagFirstBlock=1;

                FILE *outFile = fopen( &quot;first_data.bin&quot;, &quot;wb&quot; );
                fwrite(  ptr, 32768, 1, outFile );
                fclose( outFile );
            }

            if( isWriteFile )
            {
                ret=BufWrite( ptr, SizeBuferOfBytes );
                if( ret )
                    Stop();
            }

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                ptrBlock=ptr+ii*SizeBlockOfWords;
                if( isIsvi )
                    IsviStep( ptrBlock );

                if( 1==isTest )
                    pr-&gt;testBuf.buf_check_psd( ptrBlock, SizeBlockOfWords );
                    //int a=0;
                else if( 2==isTest )
                    pr-&gt;testBuf.buf_check( ptrBlock, pr-&gt;BlockRd, SizeBlockOfWords, BlockMode );
                else if( 6==isTest )
                    pr-&gt;testBuf.buf_check_psd128_low( ptrBlock, SizeBlockOfWords );
                else if( 7==isTest )
                {
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 0 );
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                }
                else if( 8==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                }
                else if( 9==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                    int ret;
                    ret=pr-&gt;testBuf.buf_check_cnt256_single( ptrBlock, SizeBlockOfWords );
                    //if( ret )
                    //  this-&gt;Stop();
                }
                pr-&gt;BlockRd++;
            }

             if( (6==isTest) || (7==isTest) || (8==isTest) )
             {
                int flag1=0;
                int flag2=0;
                int flag3=0;

                Sleep(1);

                HANDLE aHandle[4] = { m_EventCheck0Result, m_EventCheck1Result, m_EventCheck2Result, m_EventCheck3Result };

                for( ; ; )
                {
                    //int ret1=WaitForSingleObject( m_EventCheck1Result, 0 );
                    //int ret2=WaitForSingleObject( m_EventCheck2Result, 0 );
                    //int ret3=WaitForSingleObject( m_EventCheck3Result, 0 );
                    ret = WaitForMultipleObjects( 1, aHandle, TRUE, 200 );
                    if( Terminate )
                    {
                        break;
                    }
                    if( (WAIT_OBJECT_0&lt;=ret) &amp;&amp; ((WAIT_OBJECT_0+3)&gt;=ret) )
                    {
                        break;
                    }
                    //Sleep(1);
                }
             }


            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_step();

            if( m_isFillAfterCheck )
            {
                U32 *dst=ptr;
                for( int ii=0; ii&lt;SizeBlockOfWords*CntBlockInBuffer; ii++ )
                {
                    *ptr++=0xBBBBBBBB;
                }
            }


            if( isAgreeMode )
            {
                //getch();
                pBrd-&gt;StreamGetBufDone( pr-&gt;Strm );
            }

            if( (isRestart&gt;=1) &amp;&amp; (pr-&gt;BlockRd==(CntBuffer*CntBlockInBuffer) ) )
            {
                Sleep( 100 );
                if( 0==SdramFifoOutRestart )
                    pr-&gt;testBuf.restart();
                if( 1==isRestart )
                 RestartAdc();
                else if( 2==isRestart )
                    RestartTrd();
                else if( 3==isRestart )
                    RestartTrdAndSdram();
            }

        } else
        {
            //Sleep( 0 );
            pr-&gt;freeCycle++;
            break;
        }
    }
    Sleep( 0 );

    
    currentTime = GetTickCount();
    if( (currentTime - pr-&gt;time_last)&gt;4000 )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*SizeBlockOfBytes/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v;

        v = 1000.0*(pr-&gt;BlockRd)*SizeBlockOfBytes/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
        pr-&gt;freeCycleZ=pr-&gt;freeCycle;
        pr-&gt;freeCycle=0;
    
    }
    //Sleep(1);
    

}



U32 TF_TestStrm::ExecuteCheck0( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck0Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck0Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck1( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck1Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck1Result );
        }

    }

    return 0;
}

U32 TF_TestStrm::ExecuteCheck2( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck2Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck2Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck3( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck3Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck3Result );
        }

    }

    return 0;
}


void TF_TestStrm::PrepareAdm( void )
{
    U32 trd=trdNo;
    U32 ii;
    U32 id, id_mod, ver;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады\n&quot;) );


    id = pBrd-&gt;RegPeekInd( trd, 0x100 );
    id_mod = pBrd-&gt;RegPeekInd( trd, 0x101 );
    ver = pBrd-&gt;RegPeekInd( trd, 0x102 );

    //pBrd-&gt;RegPokeInd( trd, 0, 0x2038 );

    BRDC_printf( _BRDC(&quot;\nТетрада %d  ID: 0x%.2X MOD: %d  VER: %d.%d \n\n&quot;),
        trd, id, id_mod, (ver&gt;&gt;8) &amp; 0xFF, ver&amp;0xFF );

    BRDC_printf( _BRDC(&quot; Сброс тетрады TRD %2d &quot;), trd );
    pBrd-&gt;RegPokeInd( trd, 0, 1 );
    for( int ii=1; ii&lt;32; ii++ )
    {
        pBrd-&gt;RegPokeInd( trd, ii, 0 );
    }
    pBrd-&gt;RegPokeInd( trd, 0, 0 );
    BRDC_printf( _BRDC(&quot; - Ok\n&quot;) );


    {
        U32 reg2F0;
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x4383 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x000 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

    }

    //if( fnameDDS )
    //  PrepareDDS();


    if( isMainTest )
        PrepareMain();


    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( isTestCtrl )
        PrepareTestCtrl();
    

    //if( isFMC )
    //  PrepereFMC();

    if( isAdcPrepare )
        PrepareAdc( m_sAdcIni );

    if( isAdmReg )
        PrepareAdmReg( fnameAdmReg, 1 );

    if( 1==isSdram )
        PrepareDDR3();

    if(2==isSdram )
        PrepareSDRAM();

    if(4 == isSdram)
        PrepareDDR4();

    if( isFdsp )
        PrepareFDSP();

    IsviStatus=0;
    IsviCnt=0;
    isIsvi=0;
    if( fnameIsvi )
    {
        IsviStatus=1;
        isIsvi=1;
    }
    /*
    pBrd-&gt;RegPokeInd( trd, 25, 3 );
    pBrd-&gt;RegPokeInd( trd, 16, 3 );
    pBrd-&gt;RegPokeInd( trd, 0x13, 0);
    pBrd-&gt;RegPokeInd( trd, 28, 0 );
    */
    //pBrd-&gt;RegPokeInd( trd, 0x1B, 0x100 );

//      pBrd-&gt;RegPokeInd( trdSdram, 0, 1 );

    //PrepareSwitch();

}




//! Подготовка MAIN
void TF_TestStrm::PrepareMain( void )
{

    BRDC_printf( _BRDC(&quot;В тетраде MAIN установлен режим формирования псевдослучайной последовательности\n&quot;) );
    pBrd-&gt;RegPokeInd( 0, 12, 1 );  // Регистр TEST_MODE[0]=1 - режим формирования псевдослучайной последовательности
    pBrd-&gt;RegPokeInd( 0, 0, 2 );   // Сброс FIFO - перевод в начальное состояние
 Sleep( 1 );
    pBrd-&gt;RegPokeInd( 0, 0, 0 );
    Sleep( 1 );
}

void TF_TestStrm::IsviStep( U32* ptr )
{
    int ii;
    if( (1==IsviStatus) || (4==IsviStatus ) )
    {
        for( ii=0; ii&lt;SizeBlockOfWords; ii++ ) bufIsvi[ii]=ptr[ii];
        IsviStatus++;
    }
}

void TF_TestStrm::WriteFlagSinc(int flg, int isNewParam)
{
    int fs = -1;
    int val[2];

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    val[0] = flg;
    val[1] = isNewParam;
    write( fs, val, 8 );
    close( fs );
}

int  TF_TestStrm::ReadFlagSinc(void)
{
    int fs = -1;
    int flg;

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    read( fs, &amp;flg, 4 );
    close( fs );

    return flg;
}

void TF_TestStrm::WriteDataFile( U32 *pBuf, U32 sizew )
{
    char fname[256];
    sprintf( fname, &quot;%s.bin&quot;, fnameIsvi );
    int     fl = sopen(fname, O_WRONLY|O_BINARY|O_CREAT|O_TRUNC, SH_DENYNO, S_IWRITE|S_IREAD);
    U32     ii;

    if( fl==-1 )
    {
        return;
    }

    
    write( fl, pBuf, sizew*4 );

    write( fl, IsviHeaderStr, IsviHeaderLen );

    close( fl );
}


U32 TF_TestStrm::ExecuteIsvi( void )
{
    for( ; ; )
    {
        if( Terminate )
        {
            break;
        }


        int ii;
        int rr;
        switch( IsviStatus )
        {
            case 2: // Подготовка суффикса
                {
                    IsviHeaderStr[0]=0;
                    /*
                    switch( IsviHeaderMode )
                    {
                        case 1:  SetFileHeaderDdc( SizeBlockOfWords, IsviHeaderStr ); break;
                        case 2:  SetFileHeaderAdc( SizeBlockOfWords, IsviHeaderStr ); break;
                    }
                    */
                    IsviHeaderLen = strlen( IsviHeaderStr );
                    WriteFlagSinc(0,0);
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0xffffffff);

                    IsviCnt++;
                    IsviStatus=3;
                }
                break;

            case 3:
                {
                  rr=ReadFlagSinc();
                  if( 0==rr )
                      IsviStatus=4;

                }
                break;

            case 4:
                // Ожидание получения данных
                Sleep( 100 );
                break;

            case 5:
                {
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0 );
                    IsviStatus=3;
                    IsviCnt++;
                }
                break;

        }

        Sleep( 100 );
    }
    IsviStatus=100;
    return 0;
}

/*
//! Подготовка DDS
void TF_TestStrm::PrepareDDS( void )
{

    if( pDds )
        delete pDds;

    pDds = new TF_TestDDS( fnameDDS );
}
*/

#define TRD_CTRL 1

#define REG_MUX_CTRL  0x0F
#define REG_GEN_CNT1  0x1A
#define REG_GEN_CNT2  0x1B
#define REG_GEN_CTRL  0x1E
#define REG_GEN_SIZE  0x1F
#define TRD_DIO_IN    6
#define TRD_CTRL      1
//#define TRD_DIO_IN
//! Подготовка TEST_CTRL

void TF_TestStrm::PrepareTestCtrl( void )
{
    U32 trd=1;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады TEST_CTRL\n&quot;) );

    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( !isFifoRdy )
        BlockMode |=0x1000;

    U32 block_mode=BlockMode;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 1 );

          //U32 mode0=pBrd-&gt;RegPeekInd( TRD_DIO_IN, 0 );
         // pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 2 );

          Sleep( 1 );

          //pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_MUX_CTRL, 1 );

          U32  val=SizeBlockOfBytes/4096;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_SIZE, val );

          if( block_mode &amp; 0x80 )
          {
            BRDC_printf( _BRDC(&quot;Используется сокращённая тестовая последовательность\r\n&quot;) );
          } else
          {
            BRDC_printf( _BRDC(&quot;Используется полная тестовая последовательность\r\n&quot;) );
          }


          if( Cnt1 || Cnt2 )
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, Cnt1 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, Cnt2 );
            float sp=1907.348632812 * (Cnt1-1)/(Cnt1+Cnt2-2);
            BRDC_printf( _BRDC(&quot;Установлено ограничение скорости формирования потока:  %6.1f МБайт/с \r\nREG_CNT1=%d  REGH_CNT2=%d   \r\n&quot;), sp, Cnt1, Cnt2 );
            if( block_mode&amp;0x1000 )
            {
             BRDC_printf( _BRDC(&quot;Установлен режим без ожидания готовности FIFO\r\n\r\n&quot;) );
            } else
            {
             BRDC_printf( _BRDC(&quot;Установлено ожидание готовности FIFO \r\n\r\n&quot;)        );
            }
          }  else
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, 0 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, 0 );
            BRDC_printf( _BRDC(&quot;Установлено формирование потока на максимальной скорости: 1907 МБайт/с \r\nУстановлено ожидание готовности FIFO \r\n\r\n&quot;)        );
          }


}

//! Запуск TestCtrl
void TF_TestStrm::StartTestCtrl( void )
{

          U32 ctrl=0x20;
          ctrl|=BlockMode;
          if( Cnt1 || Cnt2 )
           ctrl|=0x40;

          if( !isFifoRdy )
              ctrl |=0x1000;
        //  ctrl&amp;= ~0x1000;
         //BRDC_printf( &quot;TEST_CTRL: REG_GEN_CTRL = 0x%.4X \r\n&quot;, ctrl );
                
         pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, ctrl );  // Запуск DIO_IN

         //U32 mode0=pBrd-&gt;RegPeekInd( 6, 0 );  
         //mode0 |=0x30;
         //pBrd-&gt;RegPokeInd( 6, 0, mode0 );     // Запуск DIO_IN


}

//! Подготовка SDRAM
void TF_TestStrm::PrepareSDRAM( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={3, 4, 5, 17, 18, 36, 40, 42, 30, 13};
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    U32     DDR2_trdNo = 5;

    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 

    //----------- Reading SPD data ---------------------------------------------
    //{
    //  U32 Bytes_Num;
    //  U32 val;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, 0);
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //  Bytes_Num=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  Bytes_Num&amp;=0xFF;
    //  for(ii=0;ii&lt;Bytes_Num;ii++)
    //  {
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii);
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //      val=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //      BRDC_printf(&quot;Byte %03d: - 0x%02X\n&quot;, ii, val &amp; 0xFF);
    //  }
    //}


    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    }
    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 mode1=0;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
                    columns=spd_data[1] &amp; 0xFF; // Num of columns
                    columns=(columns-8) &amp; 7;
                    rows=spd_data[0] &amp; 0xFF; // Num of Rows
                    rows=(rows-8) &amp; 7;
                    {
                            U32 bank_width;
        
                            if ((spd_data[3] &amp; 0xFF)==4)
                                    bank_width = 2;
                            else
                                    bank_width = 3;
        
                            bank_width &amp;= 0xFF; // Num of Banks
                            banks=(bank_width==2) ? 0 : 1;
                    }
        
                    ranks=spd_data[2] &amp; 0x3; // Num of Ranks
                    ranks=(ranks==0) ? 0 : 1;

                    mode1=(rows&lt;&lt;2) | (columns&lt;&lt;5) | (ranks&lt;&lt;8) | (banks&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         BRDC_printf(_BRDC(&quot;COLUMNS :\t\t%d;\nROWS    :\t\t%d;\nBANKS   :\t\t%d;\nRANKS   :\t\t%d;\n&quot;),
            spd_data[1] &amp; 0xFF, spd_data[0] &amp; 0xFF, spd_data[3] &amp; 0xFF, (spd_data[2] &amp; 0x3)+1);
        
         BRDC_printf(_BRDC(&quot;MODE1 :\t\t0x%X\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    {
        U32 CAS_latency;
        float Twr;
        U32 Twr_value;
        U32 latency_reg;

        if (spd_data[4] &amp; 0x8)
            CAS_latency = 3;
        else if (spd_data[4] &amp; 0x10)
            CAS_latency = 4;
        else if (spd_data[4] &amp; 0x20)
            CAS_latency = 5;
        else if (spd_data[4] &amp; 0x40)
            CAS_latency = 6;
        else
             BRDC_printf( _BRDC(&quot;ERROR!: Неверное значение СAS\r\n&quot;));

        Twr = ((spd_data[5] &amp; 0xFF) &gt;&gt; 2) + ((spd_data[5] &amp; 0x3) * 0.25);
//      Twr_value = (U32)ceil(Twr * 0.250);
//      latency_reg = (Twr_value&lt;&lt;4) | CAS_latency;
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_LATENCY_REG, latency_reg);    // CONF_REG
         BRDC_printf(_BRDC(&quot;Twr=%f ns\n&quot;), Twr);
    }

    

    //----------------------------------------------------------------------------
    {
        U32 CAS_latency;
        float Trfc;
        U32 Subfield_A;
        U32 Subfield_B;
        U32 Trfc_value;

        Subfield_A=spd_data[6] &amp; 1;
        Subfield_B=(spd_data[6] &gt;&gt; 1) &amp; 7;

        Trfc=256*Subfield_A;
        switch (Subfield_B)
        {
        case 0 :
            Trfc+=0.0;
            break;
        case 1 :
            Trfc+=0.25;
            break;
        case 2 :
            Trfc+=0.33;
            break;
        case 3 :
            Trfc+=0.5;
            break;
        case 4 :
            Trfc+=0.66;
            break;
        case 5 :
            Trfc+=0.75;
            break;

        default:
            ;
        }
        Trfc+=spd_data[7] &amp; 0xFF;

//      Trfc_value = (U32)ceil(Trfc * 0.250);
         BRDC_printf(_BRDC(&quot;Trfc=%f ns\n&quot;), Trfc);
    }

    //----------------------------------------------------------------------------
    {
        U32 Tras=spd_data[8] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Tras=%d ns\n&quot;), Tras);
    }
    //----------------------------------------------------------------------------
    {
        U32 prim_width=spd_data[9] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Primary SDRAM width x%d \n&quot;), prim_width);
    }
    ///----------------------------------------------------------------------------

    //return;
    
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
        

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x0);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x1);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0x100C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0x140C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0x300C);

    //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0x0300);


        /*
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x3);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x0);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x10, 0x3); // CHAN 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x13, 0x81);    // FSRC 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x14, 0x0); // FDVR 
        */

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
    



    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
    {
        U32 status;
        U32 loop=0;
        do
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;
            
            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 300 ); loop++;
        }while( !(status &amp; 0x800));
    }
     BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
    {
        U32 DDR2_mode0;
        DDR2_mode0=pBrd-&gt;RegPeekInd( DDR2_trdNo, TRDIND_MODE0);
        DDR2_mode0|=0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO
        DDR2_mode0&amp;=~0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO


        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 2 );  // Сброс FIFO
        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 0 );  // Сброс FIFO

    //return;

        DDR2_mode0|=0x0030;
        //DDR2_mode0|=0x0010;
        BRDC_printf( _BRDC(&quot;DDR_mode0: %.4X \n&quot;), DDR2_mode0 );

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  

        //pBrd-&gt;RegPokeInd( DDR2_trdNo, 0, 0x2038 );  // Запуск DIO_IN
        //pBrd-&gt;RegPokeInd(ADC_trdNo, TRDIND_MODE1, 0x80);  // Переключение тетрады ADC на тестовую последовательность 
    }


}

//! Подготовка DDR3
void TF_TestStrm::PrepareDDR3( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={ 4, 5, 7, 8, 10, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 26, 27, 28, 29 };
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    //U32       DDR2_trdNo = 5;
    U32     DDR2_trdNo = this-&gt;trdNo;

    //BRDC_printf( _BRDC( &quot;\nТетрада памяти: %d   &quot;), DDR2_trdNo );

    // Проверка идентификатора тетрады 
    {
        U32 trdId = pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x100 );
        if( (0x9B == trdId) || (0x8F==trdId) )
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Ok\n\n&quot;), trdId );
        } else
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Error\n\n&quot;), trdId );
            throw( _BRDC( &quot;Тетрада TRD_DDR3x не обнаружена&quot;));
        }
    }


    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 



    
    ////for( ii=0; ii&lt;16; ii++ )
    //int xx=0;
    //for( ii=4; ;  )
    //{
    //  U32 adr=3;
    //  U32 data;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii );
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2 );

    //  data=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  //printf( &quot;%5d 0x%.2X  \n&quot;, ii, data );
    //  printf( &quot;%5d 0x%.2X  \r&quot;, xx, data ); xx++;
    //  Sleep( 100 );
    //}
    //

    U32 status;
    //for( ; ; )
    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2);
        /*
        for( ; ; )
        {
            status = pBrd-&gt;RegPeekDir( DDR2_trdNo, 0 );
            if( status &amp; 1 )
                break;
            Sleep( 2 );

        }
        */
        
        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
        printf( &quot;%d SPD[%d] = 0x%.2X  %d \n&quot;, ii, spd_addr[ii], spd_data[ii], spd_data[ii] );
    }

    // Проверка наличия SPD или имитатора SPD
    {
        if( (0xFF==spd_data[0]) || (0xFF==spd_data[1]) || (0xFF==spd_data[2]) )
        {
            throw( _BRDC( &quot;Память не установлена") );
        }

    }

        U32 mode1=0;

    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
        U32 size;
        U32 primary_bus;
        U32 sdram_widht;

        switch( (spd_data[0]&gt;&gt;4) &amp; 0x7 )
        {
            case 0: banks = 3; break;
            case 1: banks = 4; break;
            case 2: banks = 5; break;
            case 3: banks = 6; break;
            default: banks=0; break;
        }
        
        switch(spd_data[0] &amp; 0xF )
        {
            case 0: size=256; break;
            case 1: size=512; break;
            case 2: size=1024; break;
            case 3: size=2048; break;
            case 4: size=4096; break;
            case 5: size=8192; break;
            case 6: size=16384; break;
            default: size=0;

        }

        switch( (spd_data[1]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: rows=12; break;
            case 1: rows=13; break;
            case 2: rows=14; break;
            case 3: rows=15; break;
            case 4: rows=16; break;
            default: rows=0; break;
        }
    
        switch( (spd_data[1] &amp; 0x7 ) )
        {
            case 0: columns=9; break;
            case 1: columns=10; break;
            case 2: columns=11; break;
            case 3: columns=12; break;
            default: columns=0; break;
        }
    
    
        switch( (spd_data[2]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: ranks=1; break;
            case 1: ranks=2; break;
            case 2: ranks=3; break;
            case 3: ranks=4; break;
            default: ranks=0; break;
        }
        
        switch( (spd_data[2]) &amp; 0x7 )
        {
            case 0: sdram_widht=4; break;
            case 1: sdram_widht=8; break;
            case 2: sdram_widht=16; break;
            case 3: sdram_widht=32; break;
            default: ranks=0; break;
        }
        switch( (spd_data[3]) &amp; 0x7 )
        {
            case 0: primary_bus=8; break;
            case 1: primary_bus=16; break;
            case 2: primary_bus=32; break;
            case 3: primary_bus=64; break;
            default: primary_bus=0; break;
        }

                    mode1=((rows-8)&lt;&lt;2)&amp;0x1C;
                    mode1|= ((columns-8)&lt;&lt;5) &amp; 0xE0;
                    mode1|= ((ranks-1)&lt;&lt;8) ;
                    mode1|= (1&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         U32 total_size=size/8*primary_bus/sdram_widht*ranks;
         BRDC_printf(_BRDC(&quot;\nCOLUMNS \t\t%d\nROWS    \t\t%d\nBANKS   \t\t%d\nRANKS   \t\t%d\nSDRAM SIZE   \t\t%d \nSDRAM WITH \t\t%d\nPRIMARY BUS \t\t%d\nTOTAL SIZE \t\t%d [MB]\n&quot;),
                columns, rows, banks, ranks, size, sdram_widht, primary_bus, total_size );


        
         BRDC_printf(_BRDC(&quot;\nMODE1 :\t\t0x%X\n\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    



        {
            U32 mode3=0;
            if( SdramSource )
                mode3|=1;
            if( SdramFullSpeed )
                mode3|=0x20;

            if( SdramFifoOutRestart )
                mode3|=0x100;

            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    // управление источником и режимом полной скорости
        }

        
        pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0C, SdramTestSequence  );   // 0x100 - включение тестового режима





    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
     for( int kk=0; ; kk++ )
    {
        U32 status;
        U32 loop=0;
        int flag_init=0;
        for( int jj=0; jj&lt;8; jj++ )
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;

            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 200 ); loop++;

            // Проверка чтения регистра STATUS
            {
                if( 0xFFFF == status )
                {
                    BRDC_printf( _BRDC(&quot;\n\n&quot;)); 
                    throw( _BRDC( &quot;STATUS=0xFFFF - Ошибка чтения регистра STATUS&quot;));
                }
            }

            if( status &amp; 0x800) 
            {
                flag_init=1;
                break;
            }
        }
        
        if( 1==flag_init )
        {
         BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
         break;
        } else
        {
            //throw( _BRDC(&quot;Не удалось инициализировать DDR память&quot;) );
            BRDC_printf( _BRDC(&quot;Restart: %kk                  \r&quot;), kk );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; ~0x20000 );  // CONF_REG
            Sleep( 400 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; 0x20000 );   // CONF_REG
        }
    }
    {




        if( 1==SdramFifoMode )
        { // Режим FIFO 
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

            //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x14 ); // Режим FIFO
            BRDC_printf( _BRDC(&quot;\r\nРежим FIFO\r\n&quot;)  );
        } else
        { // Режим с автоматическим чтением

            // Начало активной зоны
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, SdramAzBase &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, SdramAzBase &gt;&gt; 16 );

            U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
            U32 AzEnd;

            if( -1==SdramAzSize ) 
            {
                AzEnd= SdramAzBase + size - 1;
            } else
            {
                AzEnd= SdramAzBase + SdramAzSize*(1024/4) - 1;
            }

            SdramAzSizeOfKb = (AzEnd+1-SdramAzBase)/(256);
            BRDC_printf( _BRDC(&quot;\r\nРежим с автоматическим чтением\r\n&quot;)  );
            BRDC_printf( _BRDC(&quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot;), SdramAzBase  );
            BRDC_printf( _BRDC(&quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot;), AzEnd  );
            BRDC_printf( _BRDC(&quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot;), SdramAzSizeOfKb/1024, SdramAzSize );
            
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, AzEnd &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, AzEnd &gt;&gt; 16 );

        }
    

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 2 );  // Сброс FIFO

        if( SdramFifoOutRestart )
        {
            U32 mode3=0;
            mode3=pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x0B );    
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 | 0x200 );    // сброс входного FIFO
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    
        }

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 0 );  

    }


}


//! 
#define TRDIND_ID 0x100
#define TRDIND_INSTNUM 0x107
#define TRD_DDR4_ID 0xE7

int TF_TestStrm::PrepareDDR4( void )
{
    BRDCHAR log_out[1024];
    //int ret;

    U32 ii;
    U32 trdId;
    U32 trdInst;

    U32     spd_addr[] = { 2, 3, 4, 5, 12, 13 };
    U32     spd_data[sizeof( spd_addr ) / sizeof( U32 )];
    U32     confreg;

    ////Поиск тетрады TRD_DDR4
    //for (ii = 1; ii&lt;8; ii++)
    //{
    //  trdId = pBrd-&gt;RegPeekInd( ii, TRDIND_ID );
    //  if (trdId == TRD_DDR4_ID)
    //  {
    //      trdInst = pBrd-&gt;RegPeekInd( ii, TRDIND_INSTNUM );
    //      if (trdInst == m_SdramInst)
    //      {
    //          trdDDR4 = ii;
    //          break;
    //      }
    //  }
    //}

    //if (trdDDR4 == 0)
    //{
    //  BRDC_printf( _BRDC( &quot;ERROR : Тетрада DDR4 не нейдена \n&quot; ) );
    //  return -1;
    //}
    //else
    //  BRDC_printf( _BRDC( &quot;Номер тетрада DDR4 : %d\n&quot; ), trdDDR4 );

    U32 trdDDR4 = this-&gt;trdNo;

    // Сброс тетрады 
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 1 );
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 0 );

    //Чтение данных ПЗУ SPD

    for (ii = 0; ii&lt;sizeof( spd_addr ) / sizeof( U32 ); ii++)
    {
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_ADDR, spd_addr[ii] );
        //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_SPD_CTRL, 1);
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_CTRL, 2 );

        spd_data[ii] = pBrd-&gt;RegPeekInd( trdDDR4, TRDIND_SPD_DATA );
    }

    // Byte 2
    // Проверка типа памяти (DDR4 SDRAM - 0xC) 
    spd_data[0] &amp;= 0xFF;
    if (spd_data[0] != 0xC)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Неверный тип памяти (0x%X). Ожидается 0xC\r\n&quot; ), spd_data[0] );
        throw(log_out);
    }

    // Byte 3
    // Проверка типа модуля
    spd_data[1] &amp;= 0x7;
    if (spd_data[1] != 0x3)
    {
        switch (spd_data[1])
        {
        case 0x0:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UNDEFINED\&quot;\r\n&quot; ) );
            break;
        case 0x1:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;RDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x2:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x3: //тип модуля (SO-DIMM - 0x3)
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;SODIMM\&quot;\r\n&quot; ) );
            break;
        case 0x4:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;LRDIMM\&quot;\r\n&quot; ) );
            break;
        default: break;
        }
    }

    // Byte 4
    // Total SDRAM capacity, in megabits
    U32 sdram_capacity;
    switch (spd_data[2] &amp; 0xF)
    {
    case 0:
        sdram_capacity = 256;
        break;
    case 1:
        sdram_capacity = 512;
        break;
    case 2:
        sdram_capacity = 1024;
        break;
    case 3:
        sdram_capacity = 2048;
        break;
    case 4:
        sdram_capacity = 4096;
        break;
    case 5:
        sdram_capacity = 8198;
        break;
    case 6:
        sdram_capacity = 16384;
        break;
    case 7:
        sdram_capacity = 32768;
        break;
    case 8:
        sdram_capacity = 12288; // 12Gb
        break;
    case 9:
        sdram_capacity = 24576; // 24Gb
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти, Мбит):&quot; ), sdram_capacity );

    U32 bank_addr_bits = (spd_data[2] &gt;&gt; 4) &amp; 0x3;
    bank_addr_bits += 2;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса банка):&quot; ), bank_addr_bits );

    U32 bank_group_bits = (spd_data[2] &gt;&gt; 6) &amp; 0x3;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число груп банков):&quot; ), bank_group_bits );


    // Byte 5
    U32 col_addr_bits = spd_data[3] &amp; 0x7;
    col_addr_bits += 9;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса колонки):&quot; ), col_addr_bits );

    U32 row_addr_bits = (spd_data[3] &gt;&gt; 3) &amp; 0x7;
    row_addr_bits += 12;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса строки):&quot; ), row_addr_bits );


    // Byte 12
    // Организация модуля
    U32 sdram_width;
    switch (spd_data[4] &amp; 0x7)
    {
    case 0:
        sdram_width = 4;
        break;
    case 1:
        sdram_width = 8;
        break;
    case 2:
        sdram_width = 16;
        break;
    case 3:
        sdram_width = 32;
        break;
    default:;
    }
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины памяти):&quot; ), sdram_width );

    // Number of Package Panks per DIMM
    U32 ranks = (spd_data[4] &gt;&gt; 3) &amp; 0x7;
    ranks += 1;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число ранков):&quot; ), ranks );

    // Byte 13
    // Module Memory Bus Width
    U32 primary_bus_width;
    switch (spd_data[5] &amp; 0x7)
    {
    case 0:
        primary_bus_width = 8;
        break;
    case 1:
        primary_bus_width = 16;
        break;
    case 2:
        primary_bus_width = 32;
        break;
    case 3:
        primary_bus_width = 64;
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины модуля):&quot; ), primary_bus_width );

    U32 module_capacity = (sdram_capacity / 8)*(primary_bus_width / sdram_width)*ranks;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти модуля МБайт)&quot; ), module_capacity );

    //g_SdramSize = module_capacity * 262144;

    U32 mode1 = 0;
    mode1 |= ((row_addr_bits - 8) &amp; 0x7) &lt;&lt; 2;
    mode1 |= ((col_addr_bits - 8) &amp; 0x7) &lt;&lt; 5;
    mode1 |= (ranks == 1) ? 0 : 0x100;
    mode1 |= 0x2200;

    // Разрешение инициализации памяти
    //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_MODE1, 0);
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE1, mode1 );

    // Ожидание окончания инициализации памяти DDR4
    BRDC_printf( _BRDC( &quot;\n\t%-46s\n&quot; ), _BRDC( &quot;Инициализации модуля DDR4...&quot; ) );
    int attempt;
    int attempt_max = 100;
    U32 status;

    for (attempt = 0; attempt&lt;attempt_max; attempt++)
    {
        status = pBrd-&gt;RegPeekDir( trdDDR4, TRDREG_STATUS );

        if (status &amp; 0x800)
            break;
        else
            Sleep( 100 );
    }

    if (attempt == attempt_max)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Первышен интервал ожидания инициализации модуля DDR4\r\n&quot; ) );
        throw(log_out);
    }

    if (SdramFifoMode == 1)
    {
        // Установка режима FIFO
        U32 mode2 = 0x10; // FIFO_MODE
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );
        BRDC_printf( _BRDC( &quot;\t%-46s\n&quot; ), _BRDC( &quot;Режим FIFO&quot; ) );
    }
    else
    {
        // Режим активной зоны
        U32 mode2 = 0;
        //Установка блокировки сброса входного FIFO
        //mode2 |= (SdramFifoInRstBlock == 1) ? 0x100 : 0;
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );

        U32 azbase_reg_l = SdramAzBase &amp; 0xFFFF;
        U32 azbase_reg_h = (SdramAzBase &gt;&gt; 16) &amp; 0xFFFF;

        U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
        U32 AzEnd;

        if (-1 == SdramAzSize)
        {
            AzEnd = SdramAzBase + size - 1;
        }
        else
        {
            AzEnd = SdramAzBase + SdramAzSize*(1024 / 4) - 1;
        }

        SdramAzSizeOfKb = (AzEnd + 1 - SdramAzBase) / (256);
        BRDC_printf( _BRDC( &quot;\r\nРежим с автоматическим чтением\r\n&quot; ) );
        BRDC_printf( _BRDC( &quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot; ), SdramAzBase );
        BRDC_printf( _BRDC( &quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot; ), AzEnd );
        BRDC_printf( _BRDC( &quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
&quot;</span> );</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isTestCtrl&quot;</span>,  <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab8495046c7cf04c303d28a8c835ebcac">isTestCtrl</a>, <span class="stringliteral">&quot;1 - подготовка тетрады TEST_CTRL&quot;</span> );</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;TestSeq&quot;</span>,         <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ac9270e283461a8dd2b10441b56dc611f">TestSeq</a>, <span class="stringliteral">&quot;Значение регистра TEST_SEQ&quot;</span> );</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isFMC&quot;</span>,           <span class="stringliteral">&quot;0&quot;</span>,  &amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a377c52b7cf58d462dddec077e6005929">isFMC</a>, <span class="stringliteral">&quot;Подготовка субмодуля FMC&quot;</span> );</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ac537a2c990d8b2999c01a1c4a9c2b782">DirName</a>=NULL;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  2, <span class="stringliteral">&quot;DirName&quot;</span>,     <span class="stringliteral">&quot;d:\\&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ac537a2c990d8b2999c01a1c4a9c2b782">DirName</a>, <span class="stringliteral">&quot;путь файлов&quot;</span> );</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isWriteFile&quot;</span>,         <span class="stringliteral">&quot;0&quot;</span>,  &amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#adb84f3e842db8fffe2f48118b7367b98">isWriteFile</a>, <span class="stringliteral">&quot;1 - запись в файл&quot;</span> );</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;DiskBufferMax&quot;</span>,           <span class="stringliteral">&quot;0&quot;</span>,  &amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a48e0c988dff9a01373f370e1fae9da27">DiskBufferMax</a>, <span class="stringliteral">&quot;общее число буферов записи&quot;</span> );</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;FileBufferMax&quot;</span>,           <span class="stringliteral">&quot;0&quot;</span>,  &amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a89e09b1ace8e0dd5a200f455896a681c">FileBufferMax</a>, <span class="stringliteral">&quot;число буферов в одном файле  );

    array_cfg[ii++]=STR_CFG(  0, &quot;CHAN_IN&quot;,     &quot;0&quot;,  (U32*)&amp;maskChanIn,  &quot;разрешение каналов для приёма&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;CHAN_OUT&quot;,    &quot;0&quot;,  (U32*)&amp;maskChanOut, &quot;разрешение каналов для передачи&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;GEN&quot;, &quot;150000000&quot;,  (U32*)&amp;genValue, &quot;частота генератора [Гц]&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdsp&quot;,  &quot;0&quot;,  (U32*)&amp;isFdsp, &quot;1 - подготовка ПЛИС ЦОС" );

    m_sFdspPldBase=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;FdspPldBase&quot;,     &quot;&quot;, (U32*)&amp;m_sFdspPldBase, &quot;Имя файла базовой прошивки ПЛИС ЦОС" );


    array_cfg[ii++]=STR_CFG(  0, &quot;FDSP_CHECK_REG&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCheckReg, &quot;1 -прроверка обращения к регистрам ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspShowMgtErr&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspShowMgtErr, &quot; 1 -отображение счётчика ошибок MGT&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0Start&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh0Start, &quot;1 - разрешение передачи через канал 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0Prs&quot;, &quot;0&quot;,  (U32*)&amp;isAdmCh0Prs, &quot;1 - включение тестового режима для канала 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1Prs&quot;, &quot;0&quot;,  (U32*)&amp;isAdmCh1Prs, &quot;1 - включение тестового режима для канала 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh0Prs&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspCh0Prs, &quot;1 - включение тестового режима для канала 0 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1Start&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh1Start, &quot;1 - разрешение передачи через канал 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh1Prs&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspCh1Prs, &quot;1 - включение тестового режима для канала 1 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0FullSpeed&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh0FullSpeed, &quot;1 -включение максимальной скорости для канала 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1FullSpeed&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh1FullSpeed, &quot;1 - включение максимальной скорости для канала 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh0FullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCh0FullSpeed, &quot;1 - включение максимальной скорости для канала 0 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh1FullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCh1FullSpeed, &quot;1 - включение максимальной скорости для канала 1 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtCheck&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtCheck, &quot;1 - проверка потока данных на соответствие PSD256&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtReady&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtReady, &quot;1 - установка постоянной готовности к приёму по MGT&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspSysmon&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspSysmon, &quot;1 - чтение регистров системного монитора на ПЛИС ЦОС" );


    array_cfg[ii++]=STR_CFG(  0, &quot;isSdramEnable&quot;,   &quot;0&quot;,  (U32*)&amp;isSdramEnable, &quot;Инициализация SDRAM: 0 - нет, 1 - SODIMM0, 3 - SODIMM0 и SODIMM1&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram0Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram0Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram0TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram0Adr, &quot;Начальный адрес для проверки памяти&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram1Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram1Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram1TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram1Adr, &quot;Начальный адрес для проверки памяти&quot; );


    m_sAdcIni=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdcIni&quot;,      &quot;&quot;, (U32*)&amp;m_sAdcIni, &quot;Имя файла инициализации АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdcPrepare&quot;,    &quot;0&quot;,  (U32*)&amp;isAdcPrepare, &quot;1 - подготовка субмодуля АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;MaskMode0&quot;,   &quot;0x2018&quot;,  (U32*)&amp;m_MaskMode0, &quot;Маска для программирования регистра MODE0 при запуске" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isRemoteEnable&quot;,  &quot;0&quot;,  (U32*)&amp;m_isRemoteEnable, &quot;1 - разрешение установки соединения с удалённой ПЛИС&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFillAfterCheck&quot;,    &quot;0&quot;,  (U32*)&amp;m_isFillAfterCheck, &quot;1 - заполнение памяти после проверки&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isCheckCompletion&quot;,   &quot;0&quot;,  (U32*)&amp;m_isCheckCompletion, &quot;1 - проверка CompletionTimeout&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSimulink&quot;,  &quot;0&quot;,    (U32*)&amp;m_isSimulink, &quot;1 - подключение к Simulink&quot; );

    

    max_item=ii;

   {
    char str[1024];
    for( int ii=0; ii&lt;max_item; ii++ )
    {
        sprintf( str, &quot;%s  %s&quot;, array_cfg[ii].name, array_cfg[ii].def );
        GetParamFromStr( str );
    }


   }

}

//! Расчёт параметров
void TF_TestStrm::CalculateParams( void )
{
    SizeBlockOfBytes = SizeBlockOfWords * 4;                        // Размер блока в байтах
    SizeBuferOfBytes    = CntBlockInBuffer * SizeBlockOfBytes  ;    // Размер буфера в байтах
    SizeStreamOfBytes   = CntBuffer * SizeBuferOfBytes;             // Общий размер буфера стрима

    ShowParam();
}

//! Отображение параметров
void TF_TestStrm::ShowParam( void )
{

    if( 1==isShowParam )
    {
        TF_WorkParam::ShowParam();

        BRDC_printf( _BRDC(&quot;Общий размер буфера стрима: %d МБ\n\n&quot;), SizeStreamOfBytes/(1024*1024) );
    }

    if( isWriteFile )
    {
        __int64 file_size = SizeBuferOfBytes;
        file_size *=FileBufferMax;

        __int64 disk_size = SizeBuferOfBytes;
        disk_size *=DiskBufferMax;

        __int64 file_cnt = disk_size/file_size;
        __int64 file_cnt_x =disk_size%file_size;

        if( file_cnt_x )
            file_cnt++;

        file_size /=1024*1024;
        disk_size /=1024*1024;

        BRDC_printf( _BRDC( &quot;Размер одного файла:   %10I64d МБ\n&quot;), file_size );
        BRDC_printf( _BRDC( &quot;Общий размер данных:   %10I64d МБ\n&quot;), disk_size );
        BRDC_printf( _BRDC( &quot;Число  файлов:   %I64d \n\n&quot;), file_cnt );
    }
}


U32 TF_TestStrm::Execute( void )
{
    rd0.testBuf.buf_check_start( 32, 64 );

    
    if( isWriteFile )
        BufWriteStart();

    //Sleep( 100 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

    
    //if( 1==isFdspOutCh0 )
    /*
    {
        //pBrd-&gt;RegPokeInd( 8, 11, 0x17 ); // включение тестового режима FI0
        //pBrd-&gt;RegPokeInd( 8, 11, 0x07 );

        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );
    } 
    */
    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();


    U32 trd=4;
    
    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );


    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );

    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    Sleep( 1 );
    */

    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();

    /*
    if( isSdram0Test )
        Sdram0Start();

    if( isSdram0Test )
        Sdram1Start();
    */

    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x02 ); // разрешение анализа готовности FIFO в тетраде TRD_DDR3x
        //  pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        } else
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x01 ); // разрешение анализа готовности FIFO в тетраде TRD_FDSP
        }
    }


    U32 *ptrBuf0=pBrd-&gt;StreamGetBufByNum( rd0.Strm, 0 );

    m_TimeBlockStart=GetTickCount();

    pBrd-&gt;StreamStart( rd0.Strm );

    //{
    //  U32 mode3=pBrd-&gt;RegPeekInd( 5, 0x0B );
    //  //mode3|=0x40;
    //  mode3&amp;=~0x40;
    //  pBrd-&gt;RegPokeInd( 5, 0x0B, mode3 );
    //  BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n MODE3: 0x%.4X \n&quot;), mode3 );
    //}

    //Sleep(1);
    /*
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }
    */
    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        }
    }

    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0Enable();

    if( isAdmCh1Start )
        m_pFDSP-&gt;Ch1Enable();
    


    if( isTestCtrl )
    {
        StartTestCtrl();
    }


    if( isAdmReg2 )
        PrepareAdmReg( fnameAdmReg2, 0 );

    if( isFdsp )
        m_pFDSP-&gt;SetFullSpeedMode( isAdmCh0FullSpeed, isAdmCh1FullSpeed, isFdspCh0FullSpeed, isFdspCh1FullSpeed );

    if( isSdram0Test ) 
        Sdram0Start();

    if( isSdram1Test ) 
        Sdram1Start();

    //pBrd-&gt;RegPokeInd( 9, 0x10, 0x020 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );  

    
    //if( 1==isFdspOutCh0 )
    {
        /*
        pBrd-&gt;RegPokeInd( 8, 11, 0x17 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        */

        //pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        //pBrd-&gt;RegPokeInd( 9, 0x10, 0 );

        //pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС
      //pBrd-&gt;RegPokeInd( 9, 0, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС

        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        //pBrd-&gt;RegPokeInd( 8, 9, 0x100 );  // запуск потока из ПЛИС ЦОС
  } 

    if( isFdspMgtReady )
    {
        pBrd-&gt;RegPokeInd( 8, 0x3E0, 0x10 );
    }

    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 1  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }

    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }

    if( isAdcPrepare )
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( 4, 0, mode0 );
    }


    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 2  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }



    flagFirstBlock=0;
    rd0.time_last=rd0.time_start=GetTickCount();

    sdram0.time_last=sdram0.time_start=rd0.time_start;
    sdram1.time_last=sdram1.time_start=rd0.time_start;
    mgt.time_last=mgt.time_start=rd0.time_start;        

    U32 current_time;
    for( ; ; )
    {
        if( Terminate )
        {
            //printf( &quot;\nTerminate=%d\n&quot;, Terminate );
            break;
        }

        ReceiveData( &amp;rd0 );
        current_time = GetTickCount();
        CalculateVelocity( &amp;sdram0, current_time, 10000, 2 );
        CalculateVelocity( &amp;sdram1, current_time, 10000, 2 );
        CalculateVelocity( &amp;mgt, current_time, 10000, 1 );

        //Sleep( 100 );
    }

    if( isWriteFile )
        BufWriteStop();

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    if( isTestCtrl )
    {
        pBrd-&gt;RegPokeInd( 1, 0x1E, 0 );
        pBrd-&gt;RegPokeInd( 1, 0x1C, 0 );
    }


    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    Sleep( 1400 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );   
    

    lc_status=4;
    Sleep( 100 );
    return 1;
}




void TF_TestStrm::ReceiveData(  ParamExchange *pr )
{
    U32 *ptr;
    U32 *ptrBlock;
    U32 mode=0;
    mode |= pr-&gt;DataType&lt;&lt;8;
    mode |= pr-&gt;DataFix&lt;&lt;7;

    int ret;
    int kk;

    //pr-&gt;BlockRd++;
    //Sleep( 10 );
    //return;

    for( kk=0; kk&lt;16; kk++ )
    {

        if( Terminate )
        {
            break;
        }

        ret=pBrd-&gt;StreamGetBuf( pr-&gt;Strm, &amp;ptr );
        if( ret )
        { // Проверка буфера стрима

            if( m_TimeBlockIndex&lt;32 )
            {
                U32 curr_time = GetTickCount();
                m_TimeBlockReceive[m_TimeBlockIndex]=curr_time;
                m_TimeBlockIndex++;
            }

            m_ptrCurrentBlock = ptr;
            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_start();

            SetEvent( m_EventCheck0Start );
            //SetEvent( m_EventCheck1Start );
            //SetEvent( m_EventCheck2Start );
            //SetEvent( m_EventCheck3Start );

            if( 0==flagFirstBlock )
            {
                currentTime=rd0.time_last=rd0.time_start=GetTickCount();
                flagFirstBlock=1;

                FILE *outFile = fopen( &quot;first_data.bin&quot;, &quot;wb&quot; );
                fwrite(  ptr, 32768, 1, outFile );
                fclose( outFile );
            }

            if( isWriteFile )
            {
                ret=BufWrite( ptr, SizeBuferOfBytes );
                if( ret )
                    Stop();
            }

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                ptrBlock=ptr+ii*SizeBlockOfWords;
                if( isIsvi )
                    IsviStep( ptrBlock );

                if( 1==isTest )
                    pr-&gt;testBuf.buf_check_psd( ptrBlock, SizeBlockOfWords );
                    //int a=0;
                else if( 2==isTest )
                    pr-&gt;testBuf.buf_check( ptrBlock, pr-&gt;BlockRd, SizeBlockOfWords, BlockMode );
                else if( 6==isTest )
                    pr-&gt;testBuf.buf_check_psd128_low( ptrBlock, SizeBlockOfWords );
                else if( 7==isTest )
                {
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 0 );
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                }
                else if( 8==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                }
                else if( 9==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                    int ret;
                    ret=pr-&gt;testBuf.buf_check_cnt256_single( ptrBlock, SizeBlockOfWords );
                    //if( ret )
                    //  this-&gt;Stop();
                }
                pr-&gt;BlockRd++;
            }

             if( (6==isTest) || (7==isTest) || (8==isTest) )
             {
                int flag1=0;
                int flag2=0;
                int flag3=0;

                Sleep(1);

                HANDLE aHandle[4] = { m_EventCheck0Result, m_EventCheck1Result, m_EventCheck2Result, m_EventCheck3Result };

                for( ; ; )
                {
                    //int ret1=WaitForSingleObject( m_EventCheck1Result, 0 );
                    //int ret2=WaitForSingleObject( m_EventCheck2Result, 0 );
                    //int ret3=WaitForSingleObject( m_EventCheck3Result, 0 );
                    ret = WaitForMultipleObjects( 1, aHandle, TRUE, 200 );
                    if( Terminate )
                    {
                        break;
                    }
                    if( (WAIT_OBJECT_0&lt;=ret) &amp;&amp; ((WAIT_OBJECT_0+3)&gt;=ret) )
                    {
                        break;
                    }
                    //Sleep(1);
                }
             }


            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_step();

            if( m_isFillAfterCheck )
            {
                U32 *dst=ptr;
                for( int ii=0; ii&lt;SizeBlockOfWords*CntBlockInBuffer; ii++ )
                {
                    *ptr++=0xBBBBBBBB;
                }
            }


            if( isAgreeMode )
            {
                //getch();
                pBrd-&gt;StreamGetBufDone( pr-&gt;Strm );
            }

            if( (isRestart&gt;=1) &amp;&amp; (pr-&gt;BlockRd==(CntBuffer*CntBlockInBuffer) ) )
            {
                Sleep( 100 );
                if( 0==SdramFifoOutRestart )
                    pr-&gt;testBuf.restart();
                if( 1==isRestart )
                 RestartAdc();
                else if( 2==isRestart )
                    RestartTrd();
                else if( 3==isRestart )
                    RestartTrdAndSdram();
            }

        } else
        {
            //Sleep( 0 );
            pr-&gt;freeCycle++;
            break;
        }
    }
    Sleep( 0 );

    
    currentTime = GetTickCount();
    if( (currentTime - pr-&gt;time_last)&gt;4000 )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*SizeBlockOfBytes/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v;

        v = 1000.0*(pr-&gt;BlockRd)*SizeBlockOfBytes/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
        pr-&gt;freeCycleZ=pr-&gt;freeCycle;
        pr-&gt;freeCycle=0;
    
    }
    //Sleep(1);
    

}



U32 TF_TestStrm::ExecuteCheck0( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck0Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck0Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck1( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck1Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck1Result );
        }

    }

    return 0;
}

U32 TF_TestStrm::ExecuteCheck2( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck2Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck2Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck3( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck3Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck3Result );
        }

    }

    return 0;
}


void TF_TestStrm::PrepareAdm( void )
{
    U32 trd=trdNo;
    U32 ii;
    U32 id, id_mod, ver;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады\n&quot;) );


    id = pBrd-&gt;RegPeekInd( trd, 0x100 );
    id_mod = pBrd-&gt;RegPeekInd( trd, 0x101 );
    ver = pBrd-&gt;RegPeekInd( trd, 0x102 );

    //pBrd-&gt;RegPokeInd( trd, 0, 0x2038 );

    BRDC_printf( _BRDC(&quot;\nТетрада %d  ID: 0x%.2X MOD: %d  VER: %d.%d \n\n&quot;),
        trd, id, id_mod, (ver&gt;&gt;8) &amp; 0xFF, ver&amp;0xFF );

    BRDC_printf( _BRDC(&quot; Сброс тетрады TRD %2d &quot;), trd );
    pBrd-&gt;RegPokeInd( trd, 0, 1 );
    for( int ii=1; ii&lt;32; ii++ )
    {
        pBrd-&gt;RegPokeInd( trd, ii, 0 );
    }
    pBrd-&gt;RegPokeInd( trd, 0, 0 );
    BRDC_printf( _BRDC(&quot; - Ok\n&quot;) );


    {
        U32 reg2F0;
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x4383 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x000 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

    }

    //if( fnameDDS )
    //  PrepareDDS();


    if( isMainTest )
        PrepareMain();


    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( isTestCtrl )
        PrepareTestCtrl();
    

    //if( isFMC )
    //  PrepereFMC();

    if( isAdcPrepare )
        PrepareAdc( m_sAdcIni );

    if( isAdmReg )
        PrepareAdmReg( fnameAdmReg, 1 );

    if( 1==isSdram )
        PrepareDDR3();

    if(2==isSdram )
        PrepareSDRAM();

    if(4 == isSdram)
        PrepareDDR4();

    if( isFdsp )
        PrepareFDSP();

    IsviStatus=0;
    IsviCnt=0;
    isIsvi=0;
    if( fnameIsvi )
    {
        IsviStatus=1;
        isIsvi=1;
    }
    /*
    pBrd-&gt;RegPokeInd( trd, 25, 3 );
    pBrd-&gt;RegPokeInd( trd, 16, 3 );
    pBrd-&gt;RegPokeInd( trd, 0x13, 0);
    pBrd-&gt;RegPokeInd( trd, 28, 0 );
    */
    //pBrd-&gt;RegPokeInd( trd, 0x1B, 0x100 );

//      pBrd-&gt;RegPokeInd( trdSdram, 0, 1 );

    //PrepareSwitch();

}




//! Подготовка MAIN
void TF_TestStrm::PrepareMain( void )
{

    BRDC_printf( _BRDC(&quot;В тетраде MAIN установлен режим формирования псевдослучайной последовательности\n&quot;) );
    pBrd-&gt;RegPokeInd( 0, 12, 1 );  // Регистр TEST_MODE[0]=1 - режим формирования псевдослучайной последовательности
    pBrd-&gt;RegPokeInd( 0, 0, 2 );   // Сброс FIFO - перевод в начальное состояние
 Sleep( 1 );
    pBrd-&gt;RegPokeInd( 0, 0, 0 );
    Sleep( 1 );
}

void TF_TestStrm::IsviStep( U32* ptr )
{
    int ii;
    if( (1==IsviStatus) || (4==IsviStatus ) )
    {
        for( ii=0; ii&lt;SizeBlockOfWords; ii++ ) bufIsvi[ii]=ptr[ii];
        IsviStatus++;
    }
}

void TF_TestStrm::WriteFlagSinc(int flg, int isNewParam)
{
    int fs = -1;
    int val[2];

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    val[0] = flg;
    val[1] = isNewParam;
    write( fs, val, 8 );
    close( fs );
}

int  TF_TestStrm::ReadFlagSinc(void)
{
    int fs = -1;
    int flg;

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    read( fs, &amp;flg, 4 );
    close( fs );

    return flg;
}

void TF_TestStrm::WriteDataFile( U32 *pBuf, U32 sizew )
{
    char fname[256];
    sprintf( fname, &quot;%s.bin&quot;, fnameIsvi );
    int     fl = sopen(fname, O_WRONLY|O_BINARY|O_CREAT|O_TRUNC, SH_DENYNO, S_IWRITE|S_IREAD);
    U32     ii;

    if( fl==-1 )
    {
        return;
    }

    
    write( fl, pBuf, sizew*4 );

    write( fl, IsviHeaderStr, IsviHeaderLen );

    close( fl );
}


U32 TF_TestStrm::ExecuteIsvi( void )
{
    for( ; ; )
    {
        if( Terminate )
        {
            break;
        }


        int ii;
        int rr;
        switch( IsviStatus )
        {
            case 2: // Подготовка суффикса
                {
                    IsviHeaderStr[0]=0;
                    /*
                    switch( IsviHeaderMode )
                    {
                        case 1:  SetFileHeaderDdc( SizeBlockOfWords, IsviHeaderStr ); break;
                        case 2:  SetFileHeaderAdc( SizeBlockOfWords, IsviHeaderStr ); break;
                    }
                    */
                    IsviHeaderLen = strlen( IsviHeaderStr );
                    WriteFlagSinc(0,0);
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0xffffffff);

                    IsviCnt++;
                    IsviStatus=3;
                }
                break;

            case 3:
                {
                  rr=ReadFlagSinc();
                  if( 0==rr )
                      IsviStatus=4;

                }
                break;

            case 4:
                // Ожидание получения данных
                Sleep( 100 );
                break;

            case 5:
                {
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0 );
                    IsviStatus=3;
                    IsviCnt++;
                }
                break;

        }

        Sleep( 100 );
    }
    IsviStatus=100;
    return 0;
}

/*
//! Подготовка DDS
void TF_TestStrm::PrepareDDS( void )
{

    if( pDds )
        delete pDds;

    pDds = new TF_TestDDS( fnameDDS );
}
*/

#define TRD_CTRL 1

#define REG_MUX_CTRL  0x0F
#define REG_GEN_CNT1  0x1A
#define REG_GEN_CNT2  0x1B
#define REG_GEN_CTRL  0x1E
#define REG_GEN_SIZE  0x1F
#define TRD_DIO_IN    6
#define TRD_CTRL      1
//#define TRD_DIO_IN
//! Подготовка TEST_CTRL

void TF_TestStrm::PrepareTestCtrl( void )
{
    U32 trd=1;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады TEST_CTRL\n&quot;) );

    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( !isFifoRdy )
        BlockMode |=0x1000;

    U32 block_mode=BlockMode;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 1 );

          //U32 mode0=pBrd-&gt;RegPeekInd( TRD_DIO_IN, 0 );
         // pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 2 );

          Sleep( 1 );

          //pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_MUX_CTRL, 1 );

          U32  val=SizeBlockOfBytes/4096;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_SIZE, val );

          if( block_mode &amp; 0x80 )
          {
            BRDC_printf( _BRDC(&quot;Используется сокращённая тестовая последовательность\r\n&quot;) );
          } else
          {
            BRDC_printf( _BRDC(&quot;Используется полная тестовая последовательность\r\n&quot;) );
          }


          if( Cnt1 || Cnt2 )
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, Cnt1 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, Cnt2 );
            float sp=1907.348632812 * (Cnt1-1)/(Cnt1+Cnt2-2);
            BRDC_printf( _BRDC(&quot;Установлено ограничение скорости формирования потока:  %6.1f МБайт/с \r\nREG_CNT1=%d  REGH_CNT2=%d   \r\n&quot;), sp, Cnt1, Cnt2 );
            if( block_mode&amp;0x1000 )
            {
             BRDC_printf( _BRDC(&quot;Установлен режим без ожидания готовности FIFO\r\n\r\n&quot;) );
            } else
            {
             BRDC_printf( _BRDC(&quot;Установлено ожидание готовности FIFO \r\n\r\n&quot;)        );
            }
          }  else
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, 0 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, 0 );
            BRDC_printf( _BRDC(&quot;Установлено формирование потока на максимальной скорости: 1907 МБайт/с \r\nУстановлено ожидание готовности FIFO \r\n\r\n&quot;)        );
          }


}

//! Запуск TestCtrl
void TF_TestStrm::StartTestCtrl( void )
{

          U32 ctrl=0x20;
          ctrl|=BlockMode;
          if( Cnt1 || Cnt2 )
           ctrl|=0x40;

          if( !isFifoRdy )
              ctrl |=0x1000;
        //  ctrl&amp;= ~0x1000;
         //BRDC_printf( &quot;TEST_CTRL: REG_GEN_CTRL = 0x%.4X \r\n&quot;, ctrl );
                
         pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, ctrl );  // Запуск DIO_IN

         //U32 mode0=pBrd-&gt;RegPeekInd( 6, 0 );  
         //mode0 |=0x30;
         //pBrd-&gt;RegPokeInd( 6, 0, mode0 );     // Запуск DIO_IN


}

//! Подготовка SDRAM
void TF_TestStrm::PrepareSDRAM( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={3, 4, 5, 17, 18, 36, 40, 42, 30, 13};
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    U32     DDR2_trdNo = 5;

    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 

    //----------- Reading SPD data ---------------------------------------------
    //{
    //  U32 Bytes_Num;
    //  U32 val;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, 0);
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //  Bytes_Num=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  Bytes_Num&amp;=0xFF;
    //  for(ii=0;ii&lt;Bytes_Num;ii++)
    //  {
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii);
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //      val=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //      BRDC_printf(&quot;Byte %03d: - 0x%02X\n&quot;, ii, val &amp; 0xFF);
    //  }
    //}


    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    }
    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 mode1=0;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
                    columns=spd_data[1] &amp; 0xFF; // Num of columns
                    columns=(columns-8) &amp; 7;
                    rows=spd_data[0] &amp; 0xFF; // Num of Rows
                    rows=(rows-8) &amp; 7;
                    {
                            U32 bank_width;
        
                            if ((spd_data[3] &amp; 0xFF)==4)
                                    bank_width = 2;
                            else
                                    bank_width = 3;
        
                            bank_width &amp;= 0xFF; // Num of Banks
                            banks=(bank_width==2) ? 0 : 1;
                    }
        
                    ranks=spd_data[2] &amp; 0x3; // Num of Ranks
                    ranks=(ranks==0) ? 0 : 1;

                    mode1=(rows&lt;&lt;2) | (columns&lt;&lt;5) | (ranks&lt;&lt;8) | (banks&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         BRDC_printf(_BRDC(&quot;COLUMNS :\t\t%d;\nROWS    :\t\t%d;\nBANKS   :\t\t%d;\nRANKS   :\t\t%d;\n&quot;),
            spd_data[1] &amp; 0xFF, spd_data[0] &amp; 0xFF, spd_data[3] &amp; 0xFF, (spd_data[2] &amp; 0x3)+1);
        
         BRDC_printf(_BRDC(&quot;MODE1 :\t\t0x%X\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    {
        U32 CAS_latency;
        float Twr;
        U32 Twr_value;
        U32 latency_reg;

        if (spd_data[4] &amp; 0x8)
            CAS_latency = 3;
        else if (spd_data[4] &amp; 0x10)
            CAS_latency = 4;
        else if (spd_data[4] &amp; 0x20)
            CAS_latency = 5;
        else if (spd_data[4] &amp; 0x40)
            CAS_latency = 6;
        else
             BRDC_printf( _BRDC(&quot;ERROR!: Неверное значение СAS\r\n&quot;));

        Twr = ((spd_data[5] &amp; 0xFF) &gt;&gt; 2) + ((spd_data[5] &amp; 0x3) * 0.25);
//      Twr_value = (U32)ceil(Twr * 0.250);
//      latency_reg = (Twr_value&lt;&lt;4) | CAS_latency;
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_LATENCY_REG, latency_reg);    // CONF_REG
         BRDC_printf(_BRDC(&quot;Twr=%f ns\n&quot;), Twr);
    }

    

    //----------------------------------------------------------------------------
    {
        U32 CAS_latency;
        float Trfc;
        U32 Subfield_A;
        U32 Subfield_B;
        U32 Trfc_value;

        Subfield_A=spd_data[6] &amp; 1;
        Subfield_B=(spd_data[6] &gt;&gt; 1) &amp; 7;

        Trfc=256*Subfield_A;
        switch (Subfield_B)
        {
        case 0 :
            Trfc+=0.0;
            break;
        case 1 :
            Trfc+=0.25;
            break;
        case 2 :
            Trfc+=0.33;
            break;
        case 3 :
            Trfc+=0.5;
            break;
        case 4 :
            Trfc+=0.66;
            break;
        case 5 :
            Trfc+=0.75;
            break;

        default:
            ;
        }
        Trfc+=spd_data[7] &amp; 0xFF;

//      Trfc_value = (U32)ceil(Trfc * 0.250);
         BRDC_printf(_BRDC(&quot;Trfc=%f ns\n&quot;), Trfc);
    }

    //----------------------------------------------------------------------------
    {
        U32 Tras=spd_data[8] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Tras=%d ns\n&quot;), Tras);
    }
    //----------------------------------------------------------------------------
    {
        U32 prim_width=spd_data[9] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Primary SDRAM width x%d \n&quot;), prim_width);
    }
    ///----------------------------------------------------------------------------

    //return;
    
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
        

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x0);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x1);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0x100C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0x140C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0x300C);

    //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0x0300);


        /*
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x3);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x0);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x10, 0x3); // CHAN 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x13, 0x81);    // FSRC 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x14, 0x0); // FDVR 
        */

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
    



    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
    {
        U32 status;
        U32 loop=0;
        do
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;
            
            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 300 ); loop++;
        }while( !(status &amp; 0x800));
    }
     BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
    {
        U32 DDR2_mode0;
        DDR2_mode0=pBrd-&gt;RegPeekInd( DDR2_trdNo, TRDIND_MODE0);
        DDR2_mode0|=0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO
        DDR2_mode0&amp;=~0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO


        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 2 );  // Сброс FIFO
        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 0 );  // Сброс FIFO

    //return;

        DDR2_mode0|=0x0030;
        //DDR2_mode0|=0x0010;
        BRDC_printf( _BRDC(&quot;DDR_mode0: %.4X \n&quot;), DDR2_mode0 );

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  

        //pBrd-&gt;RegPokeInd( DDR2_trdNo, 0, 0x2038 );  // Запуск DIO_IN
        //pBrd-&gt;RegPokeInd(ADC_trdNo, TRDIND_MODE1, 0x80);  // Переключение тетрады ADC на тестовую последовательность 
    }


}

//! Подготовка DDR3
void TF_TestStrm::PrepareDDR3( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={ 4, 5, 7, 8, 10, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 26, 27, 28, 29 };
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    //U32       DDR2_trdNo = 5;
    U32     DDR2_trdNo = this-&gt;trdNo;

    //BRDC_printf( _BRDC( &quot;\nТетрада памяти: %d   &quot;), DDR2_trdNo );

    // Проверка идентификатора тетрады 
    {
        U32 trdId = pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x100 );
        if( (0x9B == trdId) || (0x8F==trdId) )
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Ok\n\n&quot;), trdId );
        } else
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Error\n\n&quot;), trdId );
            throw( _BRDC( &quot;Тетрада TRD_DDR3x не обнаружена&quot;));
        }
    }


    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 



    
    ////for( ii=0; ii&lt;16; ii++ )
    //int xx=0;
    //for( ii=4; ;  )
    //{
    //  U32 adr=3;
    //  U32 data;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii );
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2 );

    //  data=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  //printf( &quot;%5d 0x%.2X  \n&quot;, ii, data );
    //  printf( &quot;%5d 0x%.2X  \r&quot;, xx, data ); xx++;
    //  Sleep( 100 );
    //}
    //

    U32 status;
    //for( ; ; )
    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2);
        /*
        for( ; ; )
        {
            status = pBrd-&gt;RegPeekDir( DDR2_trdNo, 0 );
            if( status &amp; 1 )
                break;
            Sleep( 2 );

        }
        */
        
        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
        printf( &quot;%d SPD[%d] = 0x%.2X  %d \n&quot;, ii, spd_addr[ii], spd_data[ii], spd_data[ii] );
    }

    // Проверка наличия SPD или имитатора SPD
    {
        if( (0xFF==spd_data[0]) || (0xFF==spd_data[1]) || (0xFF==spd_data[2]) )
        {
            throw( _BRDC( &quot;Память не установлена") );
        }

    }

        U32 mode1=0;

    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
        U32 size;
        U32 primary_bus;
        U32 sdram_widht;

        switch( (spd_data[0]&gt;&gt;4) &amp; 0x7 )
        {
            case 0: banks = 3; break;
            case 1: banks = 4; break;
            case 2: banks = 5; break;
            case 3: banks = 6; break;
            default: banks=0; break;
        }
        
        switch(spd_data[0] &amp; 0xF )
        {
            case 0: size=256; break;
            case 1: size=512; break;
            case 2: size=1024; break;
            case 3: size=2048; break;
            case 4: size=4096; break;
            case 5: size=8192; break;
            case 6: size=16384; break;
            default: size=0;

        }

        switch( (spd_data[1]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: rows=12; break;
            case 1: rows=13; break;
            case 2: rows=14; break;
            case 3: rows=15; break;
            case 4: rows=16; break;
            default: rows=0; break;
        }
    
        switch( (spd_data[1] &amp; 0x7 ) )
        {
            case 0: columns=9; break;
            case 1: columns=10; break;
            case 2: columns=11; break;
            case 3: columns=12; break;
            default: columns=0; break;
        }
    
    
        switch( (spd_data[2]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: ranks=1; break;
            case 1: ranks=2; break;
            case 2: ranks=3; break;
            case 3: ranks=4; break;
            default: ranks=0; break;
        }
        
        switch( (spd_data[2]) &amp; 0x7 )
        {
            case 0: sdram_widht=4; break;
            case 1: sdram_widht=8; break;
            case 2: sdram_widht=16; break;
            case 3: sdram_widht=32; break;
            default: ranks=0; break;
        }
        switch( (spd_data[3]) &amp; 0x7 )
        {
            case 0: primary_bus=8; break;
            case 1: primary_bus=16; break;
            case 2: primary_bus=32; break;
            case 3: primary_bus=64; break;
            default: primary_bus=0; break;
        }

                    mode1=((rows-8)&lt;&lt;2)&amp;0x1C;
                    mode1|= ((columns-8)&lt;&lt;5) &amp; 0xE0;
                    mode1|= ((ranks-1)&lt;&lt;8) ;
                    mode1|= (1&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         U32 total_size=size/8*primary_bus/sdram_widht*ranks;
         BRDC_printf(_BRDC(&quot;\nCOLUMNS \t\t%d\nROWS    \t\t%d\nBANKS   \t\t%d\nRANKS   \t\t%d\nSDRAM SIZE   \t\t%d \nSDRAM WITH \t\t%d\nPRIMARY BUS \t\t%d\nTOTAL SIZE \t\t%d [MB]\n&quot;),
                columns, rows, banks, ranks, size, sdram_widht, primary_bus, total_size );


        
         BRDC_printf(_BRDC(&quot;\nMODE1 :\t\t0x%X\n\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    



        {
            U32 mode3=0;
            if( SdramSource )
                mode3|=1;
            if( SdramFullSpeed )
                mode3|=0x20;

            if( SdramFifoOutRestart )
                mode3|=0x100;

            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    // управление источником и режимом полной скорости
        }

        
        pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0C, SdramTestSequence  );   // 0x100 - включение тестового режима





    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
     for( int kk=0; ; kk++ )
    {
        U32 status;
        U32 loop=0;
        int flag_init=0;
        for( int jj=0; jj&lt;8; jj++ )
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;

            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 200 ); loop++;

            // Проверка чтения регистра STATUS
            {
                if( 0xFFFF == status )
                {
                    BRDC_printf( _BRDC(&quot;\n\n&quot;)); 
                    throw( _BRDC( &quot;STATUS=0xFFFF - Ошибка чтения регистра STATUS&quot;));
                }
            }

            if( status &amp; 0x800) 
            {
                flag_init=1;
                break;
            }
        }
        
        if( 1==flag_init )
        {
         BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
         break;
        } else
        {
            //throw( _BRDC(&quot;Не удалось инициализировать DDR память&quot;) );
            BRDC_printf( _BRDC(&quot;Restart: %kk                  \r&quot;), kk );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; ~0x20000 );  // CONF_REG
            Sleep( 400 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; 0x20000 );   // CONF_REG
        }
    }
    {




        if( 1==SdramFifoMode )
        { // Режим FIFO 
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

            //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x14 ); // Режим FIFO
            BRDC_printf( _BRDC(&quot;\r\nРежим FIFO\r\n&quot;)  );
        } else
        { // Режим с автоматическим чтением

            // Начало активной зоны
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, SdramAzBase &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, SdramAzBase &gt;&gt; 16 );

            U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
            U32 AzEnd;

            if( -1==SdramAzSize ) 
            {
                AzEnd= SdramAzBase + size - 1;
            } else
            {
                AzEnd= SdramAzBase + SdramAzSize*(1024/4) - 1;
            }

            SdramAzSizeOfKb = (AzEnd+1-SdramAzBase)/(256);
            BRDC_printf( _BRDC(&quot;\r\nРежим с автоматическим чтением\r\n&quot;)  );
            BRDC_printf( _BRDC(&quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot;), SdramAzBase  );
            BRDC_printf( _BRDC(&quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot;), AzEnd  );
            BRDC_printf( _BRDC(&quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot;), SdramAzSizeOfKb/1024, SdramAzSize );
            
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, AzEnd &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, AzEnd &gt;&gt; 16 );

        }
    

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 2 );  // Сброс FIFO

        if( SdramFifoOutRestart )
        {
            U32 mode3=0;
            mode3=pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x0B );    
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 | 0x200 );    // сброс входного FIFO
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    
        }

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 0 );  

    }


}


//! 
#define TRDIND_ID 0x100
#define TRDIND_INSTNUM 0x107
#define TRD_DDR4_ID 0xE7

int TF_TestStrm::PrepareDDR4( void )
{
    BRDCHAR log_out[1024];
    //int ret;

    U32 ii;
    U32 trdId;
    U32 trdInst;

    U32     spd_addr[] = { 2, 3, 4, 5, 12, 13 };
    U32     spd_data[sizeof( spd_addr ) / sizeof( U32 )];
    U32     confreg;

    ////Поиск тетрады TRD_DDR4
    //for (ii = 1; ii&lt;8; ii++)
    //{
    //  trdId = pBrd-&gt;RegPeekInd( ii, TRDIND_ID );
    //  if (trdId == TRD_DDR4_ID)
    //  {
    //      trdInst = pBrd-&gt;RegPeekInd( ii, TRDIND_INSTNUM );
    //      if (trdInst == m_SdramInst)
    //      {
    //          trdDDR4 = ii;
    //          break;
    //      }
    //  }
    //}

    //if (trdDDR4 == 0)
    //{
    //  BRDC_printf( _BRDC( &quot;ERROR : Тетрада DDR4 не нейдена \n&quot; ) );
    //  return -1;
    //}
    //else
    //  BRDC_printf( _BRDC( &quot;Номер тетрада DDR4 : %d\n&quot; ), trdDDR4 );

    U32 trdDDR4 = this-&gt;trdNo;

    // Сброс тетрады 
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 1 );
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 0 );

    //Чтение данных ПЗУ SPD

    for (ii = 0; ii&lt;sizeof( spd_addr ) / sizeof( U32 ); ii++)
    {
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_ADDR, spd_addr[ii] );
        //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_SPD_CTRL, 1);
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_CTRL, 2 );

        spd_data[ii] = pBrd-&gt;RegPeekInd( trdDDR4, TRDIND_SPD_DATA );
    }

    // Byte 2
    // Проверка типа памяти (DDR4 SDRAM - 0xC) 
    spd_data[0] &amp;= 0xFF;
    if (spd_data[0] != 0xC)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Неверный тип памяти (0x%X). Ожидается 0xC\r\n&quot; ), spd_data[0] );
        throw(log_out);
    }

    // Byte 3
    // Проверка типа модуля
    spd_data[1] &amp;= 0x7;
    if (spd_data[1] != 0x3)
    {
        switch (spd_data[1])
        {
        case 0x0:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UNDEFINED\&quot;\r\n&quot; ) );
            break;
        case 0x1:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;RDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x2:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x3: //тип модуля (SO-DIMM - 0x3)
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;SODIMM\&quot;\r\n&quot; ) );
            break;
        case 0x4:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;LRDIMM\&quot;\r\n&quot; ) );
            break;
        default: break;
        }
    }

    // Byte 4
    // Total SDRAM capacity, in megabits
    U32 sdram_capacity;
    switch (spd_data[2] &amp; 0xF)
    {
    case 0:
        sdram_capacity = 256;
        break;
    case 1:
        sdram_capacity = 512;
        break;
    case 2:
        sdram_capacity = 1024;
        break;
    case 3:
        sdram_capacity = 2048;
        break;
    case 4:
        sdram_capacity = 4096;
        break;
    case 5:
        sdram_capacity = 8198;
        break;
    case 6:
        sdram_capacity = 16384;
        break;
    case 7:
        sdram_capacity = 32768;
        break;
    case 8:
        sdram_capacity = 12288; // 12Gb
        break;
    case 9:
        sdram_capacity = 24576; // 24Gb
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти, Мбит):&quot; ), sdram_capacity );

    U32 bank_addr_bits = (spd_data[2] &gt;&gt; 4) &amp; 0x3;
    bank_addr_bits += 2;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса банка):&quot; ), bank_addr_bits );

    U32 bank_group_bits = (spd_data[2] &gt;&gt; 6) &amp; 0x3;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число груп банков):&quot; ), bank_group_bits );


    // Byte 5
    U32 col_addr_bits = spd_data[3] &amp; 0x7;
    col_addr_bits += 9;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса колонки):&quot; ), col_addr_bits );

    U32 row_addr_bits = (spd_data[3] &gt;&gt; 3) &amp; 0x7;
    row_addr_bits += 12;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса строки):&quot; ), row_addr_bits );


    // Byte 12
    // Организация модуля
    U32 sdram_width;
    switch (spd_data[4] &amp; 0x7)
    {
    case 0:
        sdram_width = 4;
        break;
    case 1:
        sdram_width = 8;
        break;
    case 2:
        sdram_width = 16;
        break;
    case 3:
        sdram_width = 32;
        break;
    default:;
    }
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины памяти):&quot; ), sdram_width );

    // Number of Package Panks per DIMM
    U32 ranks = (spd_data[4] &gt;&gt; 3) &amp; 0x7;
    ranks += 1;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число ранков):&quot; ), ranks );

    // Byte 13
    // Module Memory Bus Width
    U32 primary_bus_width;
    switch (spd_data[5] &amp; 0x7)
    {
    case 0:
        primary_bus_width = 8;
        break;
    case 1:
        primary_bus_width = 16;
        break;
    case 2:
        primary_bus_width = 32;
        break;
    case 3:
        primary_bus_width = 64;
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины модуля):&quot; ), primary_bus_width );

    U32 module_capacity = (sdram_capacity / 8)*(primary_bus_width / sdram_width)*ranks;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти модуля МБайт)&quot; ), module_capacity );

    //g_SdramSize = module_capacity * 262144;

    U32 mode1 = 0;
    mode1 |= ((row_addr_bits - 8) &amp; 0x7) &lt;&lt; 2;
    mode1 |= ((col_addr_bits - 8) &amp; 0x7) &lt;&lt; 5;
    mode1 |= (ranks == 1) ? 0 : 0x100;
    mode1 |= 0x2200;

    // Разрешение инициализации памяти
    //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_MODE1, 0);
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE1, mode1 );

    // Ожидание окончания инициализации памяти DDR4
    BRDC_printf( _BRDC( &quot;\n\t%-46s\n&quot; ), _BRDC( &quot;Инициализации модуля DDR4...&quot; ) );
    int attempt;
    int attempt_max = 100;
    U32 status;

    for (attempt = 0; attempt&lt;attempt_max; attempt++)
    {
        status = pBrd-&gt;RegPeekDir( trdDDR4, TRDREG_STATUS );

        if (status &amp; 0x800)
            break;
        else
            Sleep( 100 );
    }

    if (attempt == attempt_max)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Первышен интервал ожидания инициализации модуля DDR4\r\n&quot; ) );
        throw(log_out);
    }

    if (SdramFifoMode == 1)
    {
        // Установка режима FIFO
        U32 mode2 = 0x10; // FIFO_MODE
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );
        BRDC_printf( _BRDC( &quot;\t%-46s\n&quot; ), _BRDC( &quot;Режим FIFO&quot; ) );
    }
    else
    {
        // Режим активной зоны
        U32 mode2 = 0;
        //Установка блокировки сброса входного FIFO
        //mode2 |= (SdramFifoInRstBlock == 1) ? 0x100 : 0;
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );

        U32 azbase_reg_l = SdramAzBase &amp; 0xFFFF;
        U32 azbase_reg_h = (SdramAzBase &gt;&gt; 16) &amp; 0xFFFF;

        U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
        U32 AzEnd;

        if (-1 == SdramAzSize)
        {
            AzEnd = SdramAzBase + size - 1;
        }
        else
        {
            AzEnd = SdramAzBase + SdramAzSize*(1024 / 4) - 1;
        }

        SdramAzSizeOfKb = (AzEnd + 1 - SdramAzBase) / (256);
        BRDC_printf( _BRDC( &quot;\r\nРежим с автоматическим чтением\r\n&quot; ) );
        BRDC_printf( _BRDC( &quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot; ), SdramAzBase );
        BRDC_printf( _BRDC( &quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot; ), AzEnd );
        BRDC_printf( _BRDC( &quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
&quot;</span> );</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;CHAN_IN&quot;</span>,     <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a70f06ebdcb6b60a3a4f4d85dff9c9540">maskChanIn</a>,  <span class="stringliteral">&quot;разрешение каналов для приёма&quot;</span> );</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;CHAN_OUT&quot;</span>,    <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a717fdf06640d067957959ff5f2f1a9ae">maskChanOut</a>, <span class="stringliteral">&quot;разрешение каналов для передачи&quot;</span> );</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;GEN&quot;</span>, <span class="stringliteral">&quot;150000000&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aab1b057cc86b593146af070ee9702aad">genValue</a>, <span class="stringliteral">&quot;частота генератора [Гц]&quot;</span> );</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isFdsp&quot;</span>,  <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5716f078ba8e4fe7309bc215886a8ea6">isFdsp</a>, <span class="stringliteral">&quot;1 - подготовка ПЛИС ЦОС  );

    m_sFdspPldBase=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;FdspPldBase&quot;,     &quot;&quot;, (U32*)&amp;m_sFdspPldBase, &quot;Имя файла базовой прошивки ПЛИС ЦОС" );


    array_cfg[ii++]=STR_CFG(  0, &quot;FDSP_CHECK_REG&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCheckReg, &quot;1 -прроверка обращения к регистрам ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspShowMgtErr&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspShowMgtErr, &quot; 1 -отображение счётчика ошибок MGT&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0Start&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh0Start, &quot;1 - разрешение передачи через канал 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0Prs&quot;, &quot;0&quot;,  (U32*)&amp;isAdmCh0Prs, &quot;1 - включение тестового режима для канала 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1Prs&quot;, &quot;0&quot;,  (U32*)&amp;isAdmCh1Prs, &quot;1 - включение тестового режима для канала 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh0Prs&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspCh0Prs, &quot;1 - включение тестового режима для канала 0 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1Start&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh1Start, &quot;1 - разрешение передачи через канал 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh1Prs&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspCh1Prs, &quot;1 - включение тестового режима для канала 1 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0FullSpeed&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh0FullSpeed, &quot;1 -включение максимальной скорости для канала 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1FullSpeed&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh1FullSpeed, &quot;1 - включение максимальной скорости для канала 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh0FullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCh0FullSpeed, &quot;1 - включение максимальной скорости для канала 0 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh1FullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCh1FullSpeed, &quot;1 - включение максимальной скорости для канала 1 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtCheck&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtCheck, &quot;1 - проверка потока данных на соответствие PSD256&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtReady&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtReady, &quot;1 - установка постоянной готовности к приёму по MGT&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspSysmon&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspSysmon, &quot;1 - чтение регистров системного монитора на ПЛИС ЦОС" );


    array_cfg[ii++]=STR_CFG(  0, &quot;isSdramEnable&quot;,   &quot;0&quot;,  (U32*)&amp;isSdramEnable, &quot;Инициализация SDRAM: 0 - нет, 1 - SODIMM0, 3 - SODIMM0 и SODIMM1&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram0Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram0Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram0TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram0Adr, &quot;Начальный адрес для проверки памяти&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram1Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram1Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram1TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram1Adr, &quot;Начальный адрес для проверки памяти&quot; );


    m_sAdcIni=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdcIni&quot;,      &quot;&quot;, (U32*)&amp;m_sAdcIni, &quot;Имя файла инициализации АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdcPrepare&quot;,    &quot;0&quot;,  (U32*)&amp;isAdcPrepare, &quot;1 - подготовка субмодуля АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;MaskMode0&quot;,   &quot;0x2018&quot;,  (U32*)&amp;m_MaskMode0, &quot;Маска для программирования регистра MODE0 при запуске" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isRemoteEnable&quot;,  &quot;0&quot;,  (U32*)&amp;m_isRemoteEnable, &quot;1 - разрешение установки соединения с удалённой ПЛИС&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFillAfterCheck&quot;,    &quot;0&quot;,  (U32*)&amp;m_isFillAfterCheck, &quot;1 - заполнение памяти после проверки&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isCheckCompletion&quot;,   &quot;0&quot;,  (U32*)&amp;m_isCheckCompletion, &quot;1 - проверка CompletionTimeout&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSimulink&quot;,  &quot;0&quot;,    (U32*)&amp;m_isSimulink, &quot;1 - подключение к Simulink&quot; );

    

    max_item=ii;

   {
    char str[1024];
    for( int ii=0; ii&lt;max_item; ii++ )
    {
        sprintf( str, &quot;%s  %s&quot;, array_cfg[ii].name, array_cfg[ii].def );
        GetParamFromStr( str );
    }


   }

}

//! Расчёт параметров
void TF_TestStrm::CalculateParams( void )
{
    SizeBlockOfBytes = SizeBlockOfWords * 4;                        // Размер блока в байтах
    SizeBuferOfBytes    = CntBlockInBuffer * SizeBlockOfBytes  ;    // Размер буфера в байтах
    SizeStreamOfBytes   = CntBuffer * SizeBuferOfBytes;             // Общий размер буфера стрима

    ShowParam();
}

//! Отображение параметров
void TF_TestStrm::ShowParam( void )
{

    if( 1==isShowParam )
    {
        TF_WorkParam::ShowParam();

        BRDC_printf( _BRDC(&quot;Общий размер буфера стрима: %d МБ\n\n&quot;), SizeStreamOfBytes/(1024*1024) );
    }

    if( isWriteFile )
    {
        __int64 file_size = SizeBuferOfBytes;
        file_size *=FileBufferMax;

        __int64 disk_size = SizeBuferOfBytes;
        disk_size *=DiskBufferMax;

        __int64 file_cnt = disk_size/file_size;
        __int64 file_cnt_x =disk_size%file_size;

        if( file_cnt_x )
            file_cnt++;

        file_size /=1024*1024;
        disk_size /=1024*1024;

        BRDC_printf( _BRDC( &quot;Размер одного файла:   %10I64d МБ\n&quot;), file_size );
        BRDC_printf( _BRDC( &quot;Общий размер данных:   %10I64d МБ\n&quot;), disk_size );
        BRDC_printf( _BRDC( &quot;Число  файлов:   %I64d \n\n&quot;), file_cnt );
    }
}


U32 TF_TestStrm::Execute( void )
{
    rd0.testBuf.buf_check_start( 32, 64 );

    
    if( isWriteFile )
        BufWriteStart();

    //Sleep( 100 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

    
    //if( 1==isFdspOutCh0 )
    /*
    {
        //pBrd-&gt;RegPokeInd( 8, 11, 0x17 ); // включение тестового режима FI0
        //pBrd-&gt;RegPokeInd( 8, 11, 0x07 );

        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );
    } 
    */
    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();


    U32 trd=4;
    
    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );


    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );

    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    Sleep( 1 );
    */

    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();

    /*
    if( isSdram0Test )
        Sdram0Start();

    if( isSdram0Test )
        Sdram1Start();
    */

    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x02 ); // разрешение анализа готовности FIFO в тетраде TRD_DDR3x
        //  pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        } else
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x01 ); // разрешение анализа готовности FIFO в тетраде TRD_FDSP
        }
    }


    U32 *ptrBuf0=pBrd-&gt;StreamGetBufByNum( rd0.Strm, 0 );

    m_TimeBlockStart=GetTickCount();

    pBrd-&gt;StreamStart( rd0.Strm );

    //{
    //  U32 mode3=pBrd-&gt;RegPeekInd( 5, 0x0B );
    //  //mode3|=0x40;
    //  mode3&amp;=~0x40;
    //  pBrd-&gt;RegPokeInd( 5, 0x0B, mode3 );
    //  BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n MODE3: 0x%.4X \n&quot;), mode3 );
    //}

    //Sleep(1);
    /*
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }
    */
    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        }
    }

    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0Enable();

    if( isAdmCh1Start )
        m_pFDSP-&gt;Ch1Enable();
    


    if( isTestCtrl )
    {
        StartTestCtrl();
    }


    if( isAdmReg2 )
        PrepareAdmReg( fnameAdmReg2, 0 );

    if( isFdsp )
        m_pFDSP-&gt;SetFullSpeedMode( isAdmCh0FullSpeed, isAdmCh1FullSpeed, isFdspCh0FullSpeed, isFdspCh1FullSpeed );

    if( isSdram0Test ) 
        Sdram0Start();

    if( isSdram1Test ) 
        Sdram1Start();

    //pBrd-&gt;RegPokeInd( 9, 0x10, 0x020 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );  

    
    //if( 1==isFdspOutCh0 )
    {
        /*
        pBrd-&gt;RegPokeInd( 8, 11, 0x17 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        */

        //pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        //pBrd-&gt;RegPokeInd( 9, 0x10, 0 );

        //pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС
      //pBrd-&gt;RegPokeInd( 9, 0, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС

        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        //pBrd-&gt;RegPokeInd( 8, 9, 0x100 );  // запуск потока из ПЛИС ЦОС
  } 

    if( isFdspMgtReady )
    {
        pBrd-&gt;RegPokeInd( 8, 0x3E0, 0x10 );
    }

    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 1  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }

    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }

    if( isAdcPrepare )
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( 4, 0, mode0 );
    }


    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 2  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }



    flagFirstBlock=0;
    rd0.time_last=rd0.time_start=GetTickCount();

    sdram0.time_last=sdram0.time_start=rd0.time_start;
    sdram1.time_last=sdram1.time_start=rd0.time_start;
    mgt.time_last=mgt.time_start=rd0.time_start;        

    U32 current_time;
    for( ; ; )
    {
        if( Terminate )
        {
            //printf( &quot;\nTerminate=%d\n&quot;, Terminate );
            break;
        }

        ReceiveData( &amp;rd0 );
        current_time = GetTickCount();
        CalculateVelocity( &amp;sdram0, current_time, 10000, 2 );
        CalculateVelocity( &amp;sdram1, current_time, 10000, 2 );
        CalculateVelocity( &amp;mgt, current_time, 10000, 1 );

        //Sleep( 100 );
    }

    if( isWriteFile )
        BufWriteStop();

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    if( isTestCtrl )
    {
        pBrd-&gt;RegPokeInd( 1, 0x1E, 0 );
        pBrd-&gt;RegPokeInd( 1, 0x1C, 0 );
    }


    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    Sleep( 1400 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );   
    

    lc_status=4;
    Sleep( 100 );
    return 1;
}




void TF_TestStrm::ReceiveData(  ParamExchange *pr )
{
    U32 *ptr;
    U32 *ptrBlock;
    U32 mode=0;
    mode |= pr-&gt;DataType&lt;&lt;8;
    mode |= pr-&gt;DataFix&lt;&lt;7;

    int ret;
    int kk;

    //pr-&gt;BlockRd++;
    //Sleep( 10 );
    //return;

    for( kk=0; kk&lt;16; kk++ )
    {

        if( Terminate )
        {
            break;
        }

        ret=pBrd-&gt;StreamGetBuf( pr-&gt;Strm, &amp;ptr );
        if( ret )
        { // Проверка буфера стрима

            if( m_TimeBlockIndex&lt;32 )
            {
                U32 curr_time = GetTickCount();
                m_TimeBlockReceive[m_TimeBlockIndex]=curr_time;
                m_TimeBlockIndex++;
            }

            m_ptrCurrentBlock = ptr;
            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_start();

            SetEvent( m_EventCheck0Start );
            //SetEvent( m_EventCheck1Start );
            //SetEvent( m_EventCheck2Start );
            //SetEvent( m_EventCheck3Start );

            if( 0==flagFirstBlock )
            {
                currentTime=rd0.time_last=rd0.time_start=GetTickCount();
                flagFirstBlock=1;

                FILE *outFile = fopen( &quot;first_data.bin&quot;, &quot;wb&quot; );
                fwrite(  ptr, 32768, 1, outFile );
                fclose( outFile );
            }

            if( isWriteFile )
            {
                ret=BufWrite( ptr, SizeBuferOfBytes );
                if( ret )
                    Stop();
            }

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                ptrBlock=ptr+ii*SizeBlockOfWords;
                if( isIsvi )
                    IsviStep( ptrBlock );

                if( 1==isTest )
                    pr-&gt;testBuf.buf_check_psd( ptrBlock, SizeBlockOfWords );
                    //int a=0;
                else if( 2==isTest )
                    pr-&gt;testBuf.buf_check( ptrBlock, pr-&gt;BlockRd, SizeBlockOfWords, BlockMode );
                else if( 6==isTest )
                    pr-&gt;testBuf.buf_check_psd128_low( ptrBlock, SizeBlockOfWords );
                else if( 7==isTest )
                {
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 0 );
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                }
                else if( 8==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                }
                else if( 9==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                    int ret;
                    ret=pr-&gt;testBuf.buf_check_cnt256_single( ptrBlock, SizeBlockOfWords );
                    //if( ret )
                    //  this-&gt;Stop();
                }
                pr-&gt;BlockRd++;
            }

             if( (6==isTest) || (7==isTest) || (8==isTest) )
             {
                int flag1=0;
                int flag2=0;
                int flag3=0;

                Sleep(1);

                HANDLE aHandle[4] = { m_EventCheck0Result, m_EventCheck1Result, m_EventCheck2Result, m_EventCheck3Result };

                for( ; ; )
                {
                    //int ret1=WaitForSingleObject( m_EventCheck1Result, 0 );
                    //int ret2=WaitForSingleObject( m_EventCheck2Result, 0 );
                    //int ret3=WaitForSingleObject( m_EventCheck3Result, 0 );
                    ret = WaitForMultipleObjects( 1, aHandle, TRUE, 200 );
                    if( Terminate )
                    {
                        break;
                    }
                    if( (WAIT_OBJECT_0&lt;=ret) &amp;&amp; ((WAIT_OBJECT_0+3)&gt;=ret) )
                    {
                        break;
                    }
                    //Sleep(1);
                }
             }


            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_step();

            if( m_isFillAfterCheck )
            {
                U32 *dst=ptr;
                for( int ii=0; ii&lt;SizeBlockOfWords*CntBlockInBuffer; ii++ )
                {
                    *ptr++=0xBBBBBBBB;
                }
            }


            if( isAgreeMode )
            {
                //getch();
                pBrd-&gt;StreamGetBufDone( pr-&gt;Strm );
            }

            if( (isRestart&gt;=1) &amp;&amp; (pr-&gt;BlockRd==(CntBuffer*CntBlockInBuffer) ) )
            {
                Sleep( 100 );
                if( 0==SdramFifoOutRestart )
                    pr-&gt;testBuf.restart();
                if( 1==isRestart )
                 RestartAdc();
                else if( 2==isRestart )
                    RestartTrd();
                else if( 3==isRestart )
                    RestartTrdAndSdram();
            }

        } else
        {
            //Sleep( 0 );
            pr-&gt;freeCycle++;
            break;
        }
    }
    Sleep( 0 );

    
    currentTime = GetTickCount();
    if( (currentTime - pr-&gt;time_last)&gt;4000 )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*SizeBlockOfBytes/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v;

        v = 1000.0*(pr-&gt;BlockRd)*SizeBlockOfBytes/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
        pr-&gt;freeCycleZ=pr-&gt;freeCycle;
        pr-&gt;freeCycle=0;
    
    }
    //Sleep(1);
    

}



U32 TF_TestStrm::ExecuteCheck0( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck0Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck0Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck1( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck1Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck1Result );
        }

    }

    return 0;
}

U32 TF_TestStrm::ExecuteCheck2( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck2Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck2Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck3( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck3Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck3Result );
        }

    }

    return 0;
}


void TF_TestStrm::PrepareAdm( void )
{
    U32 trd=trdNo;
    U32 ii;
    U32 id, id_mod, ver;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады\n&quot;) );


    id = pBrd-&gt;RegPeekInd( trd, 0x100 );
    id_mod = pBrd-&gt;RegPeekInd( trd, 0x101 );
    ver = pBrd-&gt;RegPeekInd( trd, 0x102 );

    //pBrd-&gt;RegPokeInd( trd, 0, 0x2038 );

    BRDC_printf( _BRDC(&quot;\nТетрада %d  ID: 0x%.2X MOD: %d  VER: %d.%d \n\n&quot;),
        trd, id, id_mod, (ver&gt;&gt;8) &amp; 0xFF, ver&amp;0xFF );

    BRDC_printf( _BRDC(&quot; Сброс тетрады TRD %2d &quot;), trd );
    pBrd-&gt;RegPokeInd( trd, 0, 1 );
    for( int ii=1; ii&lt;32; ii++ )
    {
        pBrd-&gt;RegPokeInd( trd, ii, 0 );
    }
    pBrd-&gt;RegPokeInd( trd, 0, 0 );
    BRDC_printf( _BRDC(&quot; - Ok\n&quot;) );


    {
        U32 reg2F0;
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x4383 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x000 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

    }

    //if( fnameDDS )
    //  PrepareDDS();


    if( isMainTest )
        PrepareMain();


    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( isTestCtrl )
        PrepareTestCtrl();
    

    //if( isFMC )
    //  PrepereFMC();

    if( isAdcPrepare )
        PrepareAdc( m_sAdcIni );

    if( isAdmReg )
        PrepareAdmReg( fnameAdmReg, 1 );

    if( 1==isSdram )
        PrepareDDR3();

    if(2==isSdram )
        PrepareSDRAM();

    if(4 == isSdram)
        PrepareDDR4();

    if( isFdsp )
        PrepareFDSP();

    IsviStatus=0;
    IsviCnt=0;
    isIsvi=0;
    if( fnameIsvi )
    {
        IsviStatus=1;
        isIsvi=1;
    }
    /*
    pBrd-&gt;RegPokeInd( trd, 25, 3 );
    pBrd-&gt;RegPokeInd( trd, 16, 3 );
    pBrd-&gt;RegPokeInd( trd, 0x13, 0);
    pBrd-&gt;RegPokeInd( trd, 28, 0 );
    */
    //pBrd-&gt;RegPokeInd( trd, 0x1B, 0x100 );

//      pBrd-&gt;RegPokeInd( trdSdram, 0, 1 );

    //PrepareSwitch();

}




//! Подготовка MAIN
void TF_TestStrm::PrepareMain( void )
{

    BRDC_printf( _BRDC(&quot;В тетраде MAIN установлен режим формирования псевдослучайной последовательности\n&quot;) );
    pBrd-&gt;RegPokeInd( 0, 12, 1 );  // Регистр TEST_MODE[0]=1 - режим формирования псевдослучайной последовательности
    pBrd-&gt;RegPokeInd( 0, 0, 2 );   // Сброс FIFO - перевод в начальное состояние
 Sleep( 1 );
    pBrd-&gt;RegPokeInd( 0, 0, 0 );
    Sleep( 1 );
}

void TF_TestStrm::IsviStep( U32* ptr )
{
    int ii;
    if( (1==IsviStatus) || (4==IsviStatus ) )
    {
        for( ii=0; ii&lt;SizeBlockOfWords; ii++ ) bufIsvi[ii]=ptr[ii];
        IsviStatus++;
    }
}

void TF_TestStrm::WriteFlagSinc(int flg, int isNewParam)
{
    int fs = -1;
    int val[2];

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    val[0] = flg;
    val[1] = isNewParam;
    write( fs, val, 8 );
    close( fs );
}

int  TF_TestStrm::ReadFlagSinc(void)
{
    int fs = -1;
    int flg;

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    read( fs, &amp;flg, 4 );
    close( fs );

    return flg;
}

void TF_TestStrm::WriteDataFile( U32 *pBuf, U32 sizew )
{
    char fname[256];
    sprintf( fname, &quot;%s.bin&quot;, fnameIsvi );
    int     fl = sopen(fname, O_WRONLY|O_BINARY|O_CREAT|O_TRUNC, SH_DENYNO, S_IWRITE|S_IREAD);
    U32     ii;

    if( fl==-1 )
    {
        return;
    }

    
    write( fl, pBuf, sizew*4 );

    write( fl, IsviHeaderStr, IsviHeaderLen );

    close( fl );
}


U32 TF_TestStrm::ExecuteIsvi( void )
{
    for( ; ; )
    {
        if( Terminate )
        {
            break;
        }


        int ii;
        int rr;
        switch( IsviStatus )
        {
            case 2: // Подготовка суффикса
                {
                    IsviHeaderStr[0]=0;
                    /*
                    switch( IsviHeaderMode )
                    {
                        case 1:  SetFileHeaderDdc( SizeBlockOfWords, IsviHeaderStr ); break;
                        case 2:  SetFileHeaderAdc( SizeBlockOfWords, IsviHeaderStr ); break;
                    }
                    */
                    IsviHeaderLen = strlen( IsviHeaderStr );
                    WriteFlagSinc(0,0);
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0xffffffff);

                    IsviCnt++;
                    IsviStatus=3;
                }
                break;

            case 3:
                {
                  rr=ReadFlagSinc();
                  if( 0==rr )
                      IsviStatus=4;

                }
                break;

            case 4:
                // Ожидание получения данных
                Sleep( 100 );
                break;

            case 5:
                {
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0 );
                    IsviStatus=3;
                    IsviCnt++;
                }
                break;

        }

        Sleep( 100 );
    }
    IsviStatus=100;
    return 0;
}

/*
//! Подготовка DDS
void TF_TestStrm::PrepareDDS( void )
{

    if( pDds )
        delete pDds;

    pDds = new TF_TestDDS( fnameDDS );
}
*/

#define TRD_CTRL 1

#define REG_MUX_CTRL  0x0F
#define REG_GEN_CNT1  0x1A
#define REG_GEN_CNT2  0x1B
#define REG_GEN_CTRL  0x1E
#define REG_GEN_SIZE  0x1F
#define TRD_DIO_IN    6
#define TRD_CTRL      1
//#define TRD_DIO_IN
//! Подготовка TEST_CTRL

void TF_TestStrm::PrepareTestCtrl( void )
{
    U32 trd=1;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады TEST_CTRL\n&quot;) );

    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( !isFifoRdy )
        BlockMode |=0x1000;

    U32 block_mode=BlockMode;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 1 );

          //U32 mode0=pBrd-&gt;RegPeekInd( TRD_DIO_IN, 0 );
         // pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 2 );

          Sleep( 1 );

          //pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_MUX_CTRL, 1 );

          U32  val=SizeBlockOfBytes/4096;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_SIZE, val );

          if( block_mode &amp; 0x80 )
          {
            BRDC_printf( _BRDC(&quot;Используется сокращённая тестовая последовательность\r\n&quot;) );
          } else
          {
            BRDC_printf( _BRDC(&quot;Используется полная тестовая последовательность\r\n&quot;) );
          }


          if( Cnt1 || Cnt2 )
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, Cnt1 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, Cnt2 );
            float sp=1907.348632812 * (Cnt1-1)/(Cnt1+Cnt2-2);
            BRDC_printf( _BRDC(&quot;Установлено ограничение скорости формирования потока:  %6.1f МБайт/с \r\nREG_CNT1=%d  REGH_CNT2=%d   \r\n&quot;), sp, Cnt1, Cnt2 );
            if( block_mode&amp;0x1000 )
            {
             BRDC_printf( _BRDC(&quot;Установлен режим без ожидания готовности FIFO\r\n\r\n&quot;) );
            } else
            {
             BRDC_printf( _BRDC(&quot;Установлено ожидание готовности FIFO \r\n\r\n&quot;)        );
            }
          }  else
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, 0 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, 0 );
            BRDC_printf( _BRDC(&quot;Установлено формирование потока на максимальной скорости: 1907 МБайт/с \r\nУстановлено ожидание готовности FIFO \r\n\r\n&quot;)        );
          }


}

//! Запуск TestCtrl
void TF_TestStrm::StartTestCtrl( void )
{

          U32 ctrl=0x20;
          ctrl|=BlockMode;
          if( Cnt1 || Cnt2 )
           ctrl|=0x40;

          if( !isFifoRdy )
              ctrl |=0x1000;
        //  ctrl&amp;= ~0x1000;
         //BRDC_printf( &quot;TEST_CTRL: REG_GEN_CTRL = 0x%.4X \r\n&quot;, ctrl );
                
         pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, ctrl );  // Запуск DIO_IN

         //U32 mode0=pBrd-&gt;RegPeekInd( 6, 0 );  
         //mode0 |=0x30;
         //pBrd-&gt;RegPokeInd( 6, 0, mode0 );     // Запуск DIO_IN


}

//! Подготовка SDRAM
void TF_TestStrm::PrepareSDRAM( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={3, 4, 5, 17, 18, 36, 40, 42, 30, 13};
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    U32     DDR2_trdNo = 5;

    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 

    //----------- Reading SPD data ---------------------------------------------
    //{
    //  U32 Bytes_Num;
    //  U32 val;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, 0);
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //  Bytes_Num=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  Bytes_Num&amp;=0xFF;
    //  for(ii=0;ii&lt;Bytes_Num;ii++)
    //  {
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii);
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //      val=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //      BRDC_printf(&quot;Byte %03d: - 0x%02X\n&quot;, ii, val &amp; 0xFF);
    //  }
    //}


    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    }
    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 mode1=0;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
                    columns=spd_data[1] &amp; 0xFF; // Num of columns
                    columns=(columns-8) &amp; 7;
                    rows=spd_data[0] &amp; 0xFF; // Num of Rows
                    rows=(rows-8) &amp; 7;
                    {
                            U32 bank_width;
        
                            if ((spd_data[3] &amp; 0xFF)==4)
                                    bank_width = 2;
                            else
                                    bank_width = 3;
        
                            bank_width &amp;= 0xFF; // Num of Banks
                            banks=(bank_width==2) ? 0 : 1;
                    }
        
                    ranks=spd_data[2] &amp; 0x3; // Num of Ranks
                    ranks=(ranks==0) ? 0 : 1;

                    mode1=(rows&lt;&lt;2) | (columns&lt;&lt;5) | (ranks&lt;&lt;8) | (banks&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         BRDC_printf(_BRDC(&quot;COLUMNS :\t\t%d;\nROWS    :\t\t%d;\nBANKS   :\t\t%d;\nRANKS   :\t\t%d;\n&quot;),
            spd_data[1] &amp; 0xFF, spd_data[0] &amp; 0xFF, spd_data[3] &amp; 0xFF, (spd_data[2] &amp; 0x3)+1);
        
         BRDC_printf(_BRDC(&quot;MODE1 :\t\t0x%X\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    {
        U32 CAS_latency;
        float Twr;
        U32 Twr_value;
        U32 latency_reg;

        if (spd_data[4] &amp; 0x8)
            CAS_latency = 3;
        else if (spd_data[4] &amp; 0x10)
            CAS_latency = 4;
        else if (spd_data[4] &amp; 0x20)
            CAS_latency = 5;
        else if (spd_data[4] &amp; 0x40)
            CAS_latency = 6;
        else
             BRDC_printf( _BRDC(&quot;ERROR!: Неверное значение СAS\r\n&quot;));

        Twr = ((spd_data[5] &amp; 0xFF) &gt;&gt; 2) + ((spd_data[5] &amp; 0x3) * 0.25);
//      Twr_value = (U32)ceil(Twr * 0.250);
//      latency_reg = (Twr_value&lt;&lt;4) | CAS_latency;
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_LATENCY_REG, latency_reg);    // CONF_REG
         BRDC_printf(_BRDC(&quot;Twr=%f ns\n&quot;), Twr);
    }

    

    //----------------------------------------------------------------------------
    {
        U32 CAS_latency;
        float Trfc;
        U32 Subfield_A;
        U32 Subfield_B;
        U32 Trfc_value;

        Subfield_A=spd_data[6] &amp; 1;
        Subfield_B=(spd_data[6] &gt;&gt; 1) &amp; 7;

        Trfc=256*Subfield_A;
        switch (Subfield_B)
        {
        case 0 :
            Trfc+=0.0;
            break;
        case 1 :
            Trfc+=0.25;
            break;
        case 2 :
            Trfc+=0.33;
            break;
        case 3 :
            Trfc+=0.5;
            break;
        case 4 :
            Trfc+=0.66;
            break;
        case 5 :
            Trfc+=0.75;
            break;

        default:
            ;
        }
        Trfc+=spd_data[7] &amp; 0xFF;

//      Trfc_value = (U32)ceil(Trfc * 0.250);
         BRDC_printf(_BRDC(&quot;Trfc=%f ns\n&quot;), Trfc);
    }

    //----------------------------------------------------------------------------
    {
        U32 Tras=spd_data[8] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Tras=%d ns\n&quot;), Tras);
    }
    //----------------------------------------------------------------------------
    {
        U32 prim_width=spd_data[9] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Primary SDRAM width x%d \n&quot;), prim_width);
    }
    ///----------------------------------------------------------------------------

    //return;
    
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
        

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x0);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x1);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0x100C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0x140C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0x300C);

    //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0x0300);


        /*
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x3);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x0);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x10, 0x3); // CHAN 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x13, 0x81);    // FSRC 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x14, 0x0); // FDVR 
        */

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
    



    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
    {
        U32 status;
        U32 loop=0;
        do
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;
            
            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 300 ); loop++;
        }while( !(status &amp; 0x800));
    }
     BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
    {
        U32 DDR2_mode0;
        DDR2_mode0=pBrd-&gt;RegPeekInd( DDR2_trdNo, TRDIND_MODE0);
        DDR2_mode0|=0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO
        DDR2_mode0&amp;=~0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO


        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 2 );  // Сброс FIFO
        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 0 );  // Сброс FIFO

    //return;

        DDR2_mode0|=0x0030;
        //DDR2_mode0|=0x0010;
        BRDC_printf( _BRDC(&quot;DDR_mode0: %.4X \n&quot;), DDR2_mode0 );

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  

        //pBrd-&gt;RegPokeInd( DDR2_trdNo, 0, 0x2038 );  // Запуск DIO_IN
        //pBrd-&gt;RegPokeInd(ADC_trdNo, TRDIND_MODE1, 0x80);  // Переключение тетрады ADC на тестовую последовательность 
    }


}

//! Подготовка DDR3
void TF_TestStrm::PrepareDDR3( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={ 4, 5, 7, 8, 10, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 26, 27, 28, 29 };
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    //U32       DDR2_trdNo = 5;
    U32     DDR2_trdNo = this-&gt;trdNo;

    //BRDC_printf( _BRDC( &quot;\nТетрада памяти: %d   &quot;), DDR2_trdNo );

    // Проверка идентификатора тетрады 
    {
        U32 trdId = pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x100 );
        if( (0x9B == trdId) || (0x8F==trdId) )
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Ok\n\n&quot;), trdId );
        } else
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Error\n\n&quot;), trdId );
            throw( _BRDC( &quot;Тетрада TRD_DDR3x не обнаружена&quot;));
        }
    }


    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 



    
    ////for( ii=0; ii&lt;16; ii++ )
    //int xx=0;
    //for( ii=4; ;  )
    //{
    //  U32 adr=3;
    //  U32 data;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii );
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2 );

    //  data=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  //printf( &quot;%5d 0x%.2X  \n&quot;, ii, data );
    //  printf( &quot;%5d 0x%.2X  \r&quot;, xx, data ); xx++;
    //  Sleep( 100 );
    //}
    //

    U32 status;
    //for( ; ; )
    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2);
        /*
        for( ; ; )
        {
            status = pBrd-&gt;RegPeekDir( DDR2_trdNo, 0 );
            if( status &amp; 1 )
                break;
            Sleep( 2 );

        }
        */
        
        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
        printf( &quot;%d SPD[%d] = 0x%.2X  %d \n&quot;, ii, spd_addr[ii], spd_data[ii], spd_data[ii] );
    }

    // Проверка наличия SPD или имитатора SPD
    {
        if( (0xFF==spd_data[0]) || (0xFF==spd_data[1]) || (0xFF==spd_data[2]) )
        {
            throw( _BRDC( &quot;Память не установлена") );
        }

    }

        U32 mode1=0;

    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
        U32 size;
        U32 primary_bus;
        U32 sdram_widht;

        switch( (spd_data[0]&gt;&gt;4) &amp; 0x7 )
        {
            case 0: banks = 3; break;
            case 1: banks = 4; break;
            case 2: banks = 5; break;
            case 3: banks = 6; break;
            default: banks=0; break;
        }
        
        switch(spd_data[0] &amp; 0xF )
        {
            case 0: size=256; break;
            case 1: size=512; break;
            case 2: size=1024; break;
            case 3: size=2048; break;
            case 4: size=4096; break;
            case 5: size=8192; break;
            case 6: size=16384; break;
            default: size=0;

        }

        switch( (spd_data[1]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: rows=12; break;
            case 1: rows=13; break;
            case 2: rows=14; break;
            case 3: rows=15; break;
            case 4: rows=16; break;
            default: rows=0; break;
        }
    
        switch( (spd_data[1] &amp; 0x7 ) )
        {
            case 0: columns=9; break;
            case 1: columns=10; break;
            case 2: columns=11; break;
            case 3: columns=12; break;
            default: columns=0; break;
        }
    
    
        switch( (spd_data[2]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: ranks=1; break;
            case 1: ranks=2; break;
            case 2: ranks=3; break;
            case 3: ranks=4; break;
            default: ranks=0; break;
        }
        
        switch( (spd_data[2]) &amp; 0x7 )
        {
            case 0: sdram_widht=4; break;
            case 1: sdram_widht=8; break;
            case 2: sdram_widht=16; break;
            case 3: sdram_widht=32; break;
            default: ranks=0; break;
        }
        switch( (spd_data[3]) &amp; 0x7 )
        {
            case 0: primary_bus=8; break;
            case 1: primary_bus=16; break;
            case 2: primary_bus=32; break;
            case 3: primary_bus=64; break;
            default: primary_bus=0; break;
        }

                    mode1=((rows-8)&lt;&lt;2)&amp;0x1C;
                    mode1|= ((columns-8)&lt;&lt;5) &amp; 0xE0;
                    mode1|= ((ranks-1)&lt;&lt;8) ;
                    mode1|= (1&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         U32 total_size=size/8*primary_bus/sdram_widht*ranks;
         BRDC_printf(_BRDC(&quot;\nCOLUMNS \t\t%d\nROWS    \t\t%d\nBANKS   \t\t%d\nRANKS   \t\t%d\nSDRAM SIZE   \t\t%d \nSDRAM WITH \t\t%d\nPRIMARY BUS \t\t%d\nTOTAL SIZE \t\t%d [MB]\n&quot;),
                columns, rows, banks, ranks, size, sdram_widht, primary_bus, total_size );


        
         BRDC_printf(_BRDC(&quot;\nMODE1 :\t\t0x%X\n\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    



        {
            U32 mode3=0;
            if( SdramSource )
                mode3|=1;
            if( SdramFullSpeed )
                mode3|=0x20;

            if( SdramFifoOutRestart )
                mode3|=0x100;

            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    // управление источником и режимом полной скорости
        }

        
        pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0C, SdramTestSequence  );   // 0x100 - включение тестового режима





    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
     for( int kk=0; ; kk++ )
    {
        U32 status;
        U32 loop=0;
        int flag_init=0;
        for( int jj=0; jj&lt;8; jj++ )
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;

            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 200 ); loop++;

            // Проверка чтения регистра STATUS
            {
                if( 0xFFFF == status )
                {
                    BRDC_printf( _BRDC(&quot;\n\n&quot;)); 
                    throw( _BRDC( &quot;STATUS=0xFFFF - Ошибка чтения регистра STATUS&quot;));
                }
            }

            if( status &amp; 0x800) 
            {
                flag_init=1;
                break;
            }
        }
        
        if( 1==flag_init )
        {
         BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
         break;
        } else
        {
            //throw( _BRDC(&quot;Не удалось инициализировать DDR память&quot;) );
            BRDC_printf( _BRDC(&quot;Restart: %kk                  \r&quot;), kk );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; ~0x20000 );  // CONF_REG
            Sleep( 400 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; 0x20000 );   // CONF_REG
        }
    }
    {




        if( 1==SdramFifoMode )
        { // Режим FIFO 
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

            //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x14 ); // Режим FIFO
            BRDC_printf( _BRDC(&quot;\r\nРежим FIFO\r\n&quot;)  );
        } else
        { // Режим с автоматическим чтением

            // Начало активной зоны
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, SdramAzBase &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, SdramAzBase &gt;&gt; 16 );

            U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
            U32 AzEnd;

            if( -1==SdramAzSize ) 
            {
                AzEnd= SdramAzBase + size - 1;
            } else
            {
                AzEnd= SdramAzBase + SdramAzSize*(1024/4) - 1;
            }

            SdramAzSizeOfKb = (AzEnd+1-SdramAzBase)/(256);
            BRDC_printf( _BRDC(&quot;\r\nРежим с автоматическим чтением\r\n&quot;)  );
            BRDC_printf( _BRDC(&quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot;), SdramAzBase  );
            BRDC_printf( _BRDC(&quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot;), AzEnd  );
            BRDC_printf( _BRDC(&quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot;), SdramAzSizeOfKb/1024, SdramAzSize );
            
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, AzEnd &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, AzEnd &gt;&gt; 16 );

        }
    

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 2 );  // Сброс FIFO

        if( SdramFifoOutRestart )
        {
            U32 mode3=0;
            mode3=pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x0B );    
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 | 0x200 );    // сброс входного FIFO
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    
        }

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 0 );  

    }


}


//! 
#define TRDIND_ID 0x100
#define TRDIND_INSTNUM 0x107
#define TRD_DDR4_ID 0xE7

int TF_TestStrm::PrepareDDR4( void )
{
    BRDCHAR log_out[1024];
    //int ret;

    U32 ii;
    U32 trdId;
    U32 trdInst;

    U32     spd_addr[] = { 2, 3, 4, 5, 12, 13 };
    U32     spd_data[sizeof( spd_addr ) / sizeof( U32 )];
    U32     confreg;

    ////Поиск тетрады TRD_DDR4
    //for (ii = 1; ii&lt;8; ii++)
    //{
    //  trdId = pBrd-&gt;RegPeekInd( ii, TRDIND_ID );
    //  if (trdId == TRD_DDR4_ID)
    //  {
    //      trdInst = pBrd-&gt;RegPeekInd( ii, TRDIND_INSTNUM );
    //      if (trdInst == m_SdramInst)
    //      {
    //          trdDDR4 = ii;
    //          break;
    //      }
    //  }
    //}

    //if (trdDDR4 == 0)
    //{
    //  BRDC_printf( _BRDC( &quot;ERROR : Тетрада DDR4 не нейдена \n&quot; ) );
    //  return -1;
    //}
    //else
    //  BRDC_printf( _BRDC( &quot;Номер тетрада DDR4 : %d\n&quot; ), trdDDR4 );

    U32 trdDDR4 = this-&gt;trdNo;

    // Сброс тетрады 
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 1 );
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 0 );

    //Чтение данных ПЗУ SPD

    for (ii = 0; ii&lt;sizeof( spd_addr ) / sizeof( U32 ); ii++)
    {
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_ADDR, spd_addr[ii] );
        //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_SPD_CTRL, 1);
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_CTRL, 2 );

        spd_data[ii] = pBrd-&gt;RegPeekInd( trdDDR4, TRDIND_SPD_DATA );
    }

    // Byte 2
    // Проверка типа памяти (DDR4 SDRAM - 0xC) 
    spd_data[0] &amp;= 0xFF;
    if (spd_data[0] != 0xC)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Неверный тип памяти (0x%X). Ожидается 0xC\r\n&quot; ), spd_data[0] );
        throw(log_out);
    }

    // Byte 3
    // Проверка типа модуля
    spd_data[1] &amp;= 0x7;
    if (spd_data[1] != 0x3)
    {
        switch (spd_data[1])
        {
        case 0x0:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UNDEFINED\&quot;\r\n&quot; ) );
            break;
        case 0x1:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;RDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x2:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x3: //тип модуля (SO-DIMM - 0x3)
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;SODIMM\&quot;\r\n&quot; ) );
            break;
        case 0x4:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;LRDIMM\&quot;\r\n&quot; ) );
            break;
        default: break;
        }
    }

    // Byte 4
    // Total SDRAM capacity, in megabits
    U32 sdram_capacity;
    switch (spd_data[2] &amp; 0xF)
    {
    case 0:
        sdram_capacity = 256;
        break;
    case 1:
        sdram_capacity = 512;
        break;
    case 2:
        sdram_capacity = 1024;
        break;
    case 3:
        sdram_capacity = 2048;
        break;
    case 4:
        sdram_capacity = 4096;
        break;
    case 5:
        sdram_capacity = 8198;
        break;
    case 6:
        sdram_capacity = 16384;
        break;
    case 7:
        sdram_capacity = 32768;
        break;
    case 8:
        sdram_capacity = 12288; // 12Gb
        break;
    case 9:
        sdram_capacity = 24576; // 24Gb
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти, Мбит):&quot; ), sdram_capacity );

    U32 bank_addr_bits = (spd_data[2] &gt;&gt; 4) &amp; 0x3;
    bank_addr_bits += 2;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса банка):&quot; ), bank_addr_bits );

    U32 bank_group_bits = (spd_data[2] &gt;&gt; 6) &amp; 0x3;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число груп банков):&quot; ), bank_group_bits );


    // Byte 5
    U32 col_addr_bits = spd_data[3] &amp; 0x7;
    col_addr_bits += 9;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса колонки):&quot; ), col_addr_bits );

    U32 row_addr_bits = (spd_data[3] &gt;&gt; 3) &amp; 0x7;
    row_addr_bits += 12;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса строки):&quot; ), row_addr_bits );


    // Byte 12
    // Организация модуля
    U32 sdram_width;
    switch (spd_data[4] &amp; 0x7)
    {
    case 0:
        sdram_width = 4;
        break;
    case 1:
        sdram_width = 8;
        break;
    case 2:
        sdram_width = 16;
        break;
    case 3:
        sdram_width = 32;
        break;
    default:;
    }
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины памяти):&quot; ), sdram_width );

    // Number of Package Panks per DIMM
    U32 ranks = (spd_data[4] &gt;&gt; 3) &amp; 0x7;
    ranks += 1;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число ранков):&quot; ), ranks );

    // Byte 13
    // Module Memory Bus Width
    U32 primary_bus_width;
    switch (spd_data[5] &amp; 0x7)
    {
    case 0:
        primary_bus_width = 8;
        break;
    case 1:
        primary_bus_width = 16;
        break;
    case 2:
        primary_bus_width = 32;
        break;
    case 3:
        primary_bus_width = 64;
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины модуля):&quot; ), primary_bus_width );

    U32 module_capacity = (sdram_capacity / 8)*(primary_bus_width / sdram_width)*ranks;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти модуля МБайт)&quot; ), module_capacity );

    //g_SdramSize = module_capacity * 262144;

    U32 mode1 = 0;
    mode1 |= ((row_addr_bits - 8) &amp; 0x7) &lt;&lt; 2;
    mode1 |= ((col_addr_bits - 8) &amp; 0x7) &lt;&lt; 5;
    mode1 |= (ranks == 1) ? 0 : 0x100;
    mode1 |= 0x2200;

    // Разрешение инициализации памяти
    //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_MODE1, 0);
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE1, mode1 );

    // Ожидание окончания инициализации памяти DDR4
    BRDC_printf( _BRDC( &quot;\n\t%-46s\n&quot; ), _BRDC( &quot;Инициализации модуля DDR4...&quot; ) );
    int attempt;
    int attempt_max = 100;
    U32 status;

    for (attempt = 0; attempt&lt;attempt_max; attempt++)
    {
        status = pBrd-&gt;RegPeekDir( trdDDR4, TRDREG_STATUS );

        if (status &amp; 0x800)
            break;
        else
            Sleep( 100 );
    }

    if (attempt == attempt_max)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Первышен интервал ожидания инициализации модуля DDR4\r\n&quot; ) );
        throw(log_out);
    }

    if (SdramFifoMode == 1)
    {
        // Установка режима FIFO
        U32 mode2 = 0x10; // FIFO_MODE
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );
        BRDC_printf( _BRDC( &quot;\t%-46s\n&quot; ), _BRDC( &quot;Режим FIFO&quot; ) );
    }
    else
    {
        // Режим активной зоны
        U32 mode2 = 0;
        //Установка блокировки сброса входного FIFO
        //mode2 |= (SdramFifoInRstBlock == 1) ? 0x100 : 0;
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );

        U32 azbase_reg_l = SdramAzBase &amp; 0xFFFF;
        U32 azbase_reg_h = (SdramAzBase &gt;&gt; 16) &amp; 0xFFFF;

        U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
        U32 AzEnd;

        if (-1 == SdramAzSize)
        {
            AzEnd = SdramAzBase + size - 1;
        }
        else
        {
            AzEnd = SdramAzBase + SdramAzSize*(1024 / 4) - 1;
        }

        SdramAzSizeOfKb = (AzEnd + 1 - SdramAzBase) / (256);
        BRDC_printf( _BRDC( &quot;\r\nРежим с автоматическим чтением\r\n&quot; ) );
        BRDC_printf( _BRDC( &quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot; ), SdramAzBase );
        BRDC_printf( _BRDC( &quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot; ), AzEnd );
        BRDC_printf( _BRDC( &quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
&quot;</span> );</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afc5d927854cb072bf2c1bd77af9d3475">m_sFdspPldBase</a>=NULL;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  2, <span class="stringliteral">&quot;FdspPldBase&quot;</span>,     <span class="stringliteral">&quot;&quot;</span>, (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#afc5d927854cb072bf2c1bd77af9d3475">m_sFdspPldBase</a>, <span class="stringliteral">&quot;Имя файла базовой прошивки ПЛИС ЦОС  );


    array_cfg[ii++]=STR_CFG(  0, &quot;FDSP_CHECK_REG&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCheckReg, &quot;1 -прроверка обращения к регистрам ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspShowMgtErr&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspShowMgtErr, &quot; 1 -отображение счётчика ошибок MGT&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0Start&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh0Start, &quot;1 - разрешение передачи через канал 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0Prs&quot;, &quot;0&quot;,  (U32*)&amp;isAdmCh0Prs, &quot;1 - включение тестового режима для канала 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1Prs&quot;, &quot;0&quot;,  (U32*)&amp;isAdmCh1Prs, &quot;1 - включение тестового режима для канала 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh0Prs&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspCh0Prs, &quot;1 - включение тестового режима для канала 0 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1Start&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh1Start, &quot;1 - разрешение передачи через канал 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh1Prs&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspCh1Prs, &quot;1 - включение тестового режима для канала 1 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0FullSpeed&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh0FullSpeed, &quot;1 -включение максимальной скорости для канала 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1FullSpeed&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh1FullSpeed, &quot;1 - включение максимальной скорости для канала 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh0FullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCh0FullSpeed, &quot;1 - включение максимальной скорости для канала 0 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh1FullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCh1FullSpeed, &quot;1 - включение максимальной скорости для канала 1 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtCheck&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtCheck, &quot;1 - проверка потока данных на соответствие PSD256&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtReady&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtReady, &quot;1 - установка постоянной готовности к приёму по MGT&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspSysmon&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspSysmon, &quot;1 - чтение регистров системного монитора на ПЛИС ЦОС" );


    array_cfg[ii++]=STR_CFG(  0, &quot;isSdramEnable&quot;,   &quot;0&quot;,  (U32*)&amp;isSdramEnable, &quot;Инициализация SDRAM: 0 - нет, 1 - SODIMM0, 3 - SODIMM0 и SODIMM1&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram0Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram0Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram0TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram0Adr, &quot;Начальный адрес для проверки памяти&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram1Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram1Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram1TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram1Adr, &quot;Начальный адрес для проверки памяти&quot; );


    m_sAdcIni=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdcIni&quot;,      &quot;&quot;, (U32*)&amp;m_sAdcIni, &quot;Имя файла инициализации АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdcPrepare&quot;,    &quot;0&quot;,  (U32*)&amp;isAdcPrepare, &quot;1 - подготовка субмодуля АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;MaskMode0&quot;,   &quot;0x2018&quot;,  (U32*)&amp;m_MaskMode0, &quot;Маска для программирования регистра MODE0 при запуске" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isRemoteEnable&quot;,  &quot;0&quot;,  (U32*)&amp;m_isRemoteEnable, &quot;1 - разрешение установки соединения с удалённой ПЛИС&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFillAfterCheck&quot;,    &quot;0&quot;,  (U32*)&amp;m_isFillAfterCheck, &quot;1 - заполнение памяти после проверки&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isCheckCompletion&quot;,   &quot;0&quot;,  (U32*)&amp;m_isCheckCompletion, &quot;1 - проверка CompletionTimeout&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSimulink&quot;,  &quot;0&quot;,    (U32*)&amp;m_isSimulink, &quot;1 - подключение к Simulink&quot; );

    

    max_item=ii;

   {
    char str[1024];
    for( int ii=0; ii&lt;max_item; ii++ )
    {
        sprintf( str, &quot;%s  %s&quot;, array_cfg[ii].name, array_cfg[ii].def );
        GetParamFromStr( str );
    }


   }

}

//! Расчёт параметров
void TF_TestStrm::CalculateParams( void )
{
    SizeBlockOfBytes = SizeBlockOfWords * 4;                        // Размер блока в байтах
    SizeBuferOfBytes    = CntBlockInBuffer * SizeBlockOfBytes  ;    // Размер буфера в байтах
    SizeStreamOfBytes   = CntBuffer * SizeBuferOfBytes;             // Общий размер буфера стрима

    ShowParam();
}

//! Отображение параметров
void TF_TestStrm::ShowParam( void )
{

    if( 1==isShowParam )
    {
        TF_WorkParam::ShowParam();

        BRDC_printf( _BRDC(&quot;Общий размер буфера стрима: %d МБ\n\n&quot;), SizeStreamOfBytes/(1024*1024) );
    }

    if( isWriteFile )
    {
        __int64 file_size = SizeBuferOfBytes;
        file_size *=FileBufferMax;

        __int64 disk_size = SizeBuferOfBytes;
        disk_size *=DiskBufferMax;

        __int64 file_cnt = disk_size/file_size;
        __int64 file_cnt_x =disk_size%file_size;

        if( file_cnt_x )
            file_cnt++;

        file_size /=1024*1024;
        disk_size /=1024*1024;

        BRDC_printf( _BRDC( &quot;Размер одного файла:   %10I64d МБ\n&quot;), file_size );
        BRDC_printf( _BRDC( &quot;Общий размер данных:   %10I64d МБ\n&quot;), disk_size );
        BRDC_printf( _BRDC( &quot;Число  файлов:   %I64d \n\n&quot;), file_cnt );
    }
}


U32 TF_TestStrm::Execute( void )
{
    rd0.testBuf.buf_check_start( 32, 64 );

    
    if( isWriteFile )
        BufWriteStart();

    //Sleep( 100 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

    
    //if( 1==isFdspOutCh0 )
    /*
    {
        //pBrd-&gt;RegPokeInd( 8, 11, 0x17 ); // включение тестового режима FI0
        //pBrd-&gt;RegPokeInd( 8, 11, 0x07 );

        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );
    } 
    */
    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();


    U32 trd=4;
    
    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );


    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );

    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    Sleep( 1 );
    */

    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();

    /*
    if( isSdram0Test )
        Sdram0Start();

    if( isSdram0Test )
        Sdram1Start();
    */

    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x02 ); // разрешение анализа готовности FIFO в тетраде TRD_DDR3x
        //  pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        } else
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x01 ); // разрешение анализа готовности FIFO в тетраде TRD_FDSP
        }
    }


    U32 *ptrBuf0=pBrd-&gt;StreamGetBufByNum( rd0.Strm, 0 );

    m_TimeBlockStart=GetTickCount();

    pBrd-&gt;StreamStart( rd0.Strm );

    //{
    //  U32 mode3=pBrd-&gt;RegPeekInd( 5, 0x0B );
    //  //mode3|=0x40;
    //  mode3&amp;=~0x40;
    //  pBrd-&gt;RegPokeInd( 5, 0x0B, mode3 );
    //  BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n MODE3: 0x%.4X \n&quot;), mode3 );
    //}

    //Sleep(1);
    /*
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }
    */
    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        }
    }

    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0Enable();

    if( isAdmCh1Start )
        m_pFDSP-&gt;Ch1Enable();
    


    if( isTestCtrl )
    {
        StartTestCtrl();
    }


    if( isAdmReg2 )
        PrepareAdmReg( fnameAdmReg2, 0 );

    if( isFdsp )
        m_pFDSP-&gt;SetFullSpeedMode( isAdmCh0FullSpeed, isAdmCh1FullSpeed, isFdspCh0FullSpeed, isFdspCh1FullSpeed );

    if( isSdram0Test ) 
        Sdram0Start();

    if( isSdram1Test ) 
        Sdram1Start();

    //pBrd-&gt;RegPokeInd( 9, 0x10, 0x020 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );  

    
    //if( 1==isFdspOutCh0 )
    {
        /*
        pBrd-&gt;RegPokeInd( 8, 11, 0x17 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        */

        //pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        //pBrd-&gt;RegPokeInd( 9, 0x10, 0 );

        //pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС
      //pBrd-&gt;RegPokeInd( 9, 0, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС

        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        //pBrd-&gt;RegPokeInd( 8, 9, 0x100 );  // запуск потока из ПЛИС ЦОС
  } 

    if( isFdspMgtReady )
    {
        pBrd-&gt;RegPokeInd( 8, 0x3E0, 0x10 );
    }

    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 1  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }

    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }

    if( isAdcPrepare )
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( 4, 0, mode0 );
    }


    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 2  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }



    flagFirstBlock=0;
    rd0.time_last=rd0.time_start=GetTickCount();

    sdram0.time_last=sdram0.time_start=rd0.time_start;
    sdram1.time_last=sdram1.time_start=rd0.time_start;
    mgt.time_last=mgt.time_start=rd0.time_start;        

    U32 current_time;
    for( ; ; )
    {
        if( Terminate )
        {
            //printf( &quot;\nTerminate=%d\n&quot;, Terminate );
            break;
        }

        ReceiveData( &amp;rd0 );
        current_time = GetTickCount();
        CalculateVelocity( &amp;sdram0, current_time, 10000, 2 );
        CalculateVelocity( &amp;sdram1, current_time, 10000, 2 );
        CalculateVelocity( &amp;mgt, current_time, 10000, 1 );

        //Sleep( 100 );
    }

    if( isWriteFile )
        BufWriteStop();

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    if( isTestCtrl )
    {
        pBrd-&gt;RegPokeInd( 1, 0x1E, 0 );
        pBrd-&gt;RegPokeInd( 1, 0x1C, 0 );
    }


    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    Sleep( 1400 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );   
    

    lc_status=4;
    Sleep( 100 );
    return 1;
}




void TF_TestStrm::ReceiveData(  ParamExchange *pr )
{
    U32 *ptr;
    U32 *ptrBlock;
    U32 mode=0;
    mode |= pr-&gt;DataType&lt;&lt;8;
    mode |= pr-&gt;DataFix&lt;&lt;7;

    int ret;
    int kk;

    //pr-&gt;BlockRd++;
    //Sleep( 10 );
    //return;

    for( kk=0; kk&lt;16; kk++ )
    {

        if( Terminate )
        {
            break;
        }

        ret=pBrd-&gt;StreamGetBuf( pr-&gt;Strm, &amp;ptr );
        if( ret )
        { // Проверка буфера стрима

            if( m_TimeBlockIndex&lt;32 )
            {
                U32 curr_time = GetTickCount();
                m_TimeBlockReceive[m_TimeBlockIndex]=curr_time;
                m_TimeBlockIndex++;
            }

            m_ptrCurrentBlock = ptr;
            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_start();

            SetEvent( m_EventCheck0Start );
            //SetEvent( m_EventCheck1Start );
            //SetEvent( m_EventCheck2Start );
            //SetEvent( m_EventCheck3Start );

            if( 0==flagFirstBlock )
            {
                currentTime=rd0.time_last=rd0.time_start=GetTickCount();
                flagFirstBlock=1;

                FILE *outFile = fopen( &quot;first_data.bin&quot;, &quot;wb&quot; );
                fwrite(  ptr, 32768, 1, outFile );
                fclose( outFile );
            }

            if( isWriteFile )
            {
                ret=BufWrite( ptr, SizeBuferOfBytes );
                if( ret )
                    Stop();
            }

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                ptrBlock=ptr+ii*SizeBlockOfWords;
                if( isIsvi )
                    IsviStep( ptrBlock );

                if( 1==isTest )
                    pr-&gt;testBuf.buf_check_psd( ptrBlock, SizeBlockOfWords );
                    //int a=0;
                else if( 2==isTest )
                    pr-&gt;testBuf.buf_check( ptrBlock, pr-&gt;BlockRd, SizeBlockOfWords, BlockMode );
                else if( 6==isTest )
                    pr-&gt;testBuf.buf_check_psd128_low( ptrBlock, SizeBlockOfWords );
                else if( 7==isTest )
                {
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 0 );
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                }
                else if( 8==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                }
                else if( 9==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                    int ret;
                    ret=pr-&gt;testBuf.buf_check_cnt256_single( ptrBlock, SizeBlockOfWords );
                    //if( ret )
                    //  this-&gt;Stop();
                }
                pr-&gt;BlockRd++;
            }

             if( (6==isTest) || (7==isTest) || (8==isTest) )
             {
                int flag1=0;
                int flag2=0;
                int flag3=0;

                Sleep(1);

                HANDLE aHandle[4] = { m_EventCheck0Result, m_EventCheck1Result, m_EventCheck2Result, m_EventCheck3Result };

                for( ; ; )
                {
                    //int ret1=WaitForSingleObject( m_EventCheck1Result, 0 );
                    //int ret2=WaitForSingleObject( m_EventCheck2Result, 0 );
                    //int ret3=WaitForSingleObject( m_EventCheck3Result, 0 );
                    ret = WaitForMultipleObjects( 1, aHandle, TRUE, 200 );
                    if( Terminate )
                    {
                        break;
                    }
                    if( (WAIT_OBJECT_0&lt;=ret) &amp;&amp; ((WAIT_OBJECT_0+3)&gt;=ret) )
                    {
                        break;
                    }
                    //Sleep(1);
                }
             }


            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_step();

            if( m_isFillAfterCheck )
            {
                U32 *dst=ptr;
                for( int ii=0; ii&lt;SizeBlockOfWords*CntBlockInBuffer; ii++ )
                {
                    *ptr++=0xBBBBBBBB;
                }
            }


            if( isAgreeMode )
            {
                //getch();
                pBrd-&gt;StreamGetBufDone( pr-&gt;Strm );
            }

            if( (isRestart&gt;=1) &amp;&amp; (pr-&gt;BlockRd==(CntBuffer*CntBlockInBuffer) ) )
            {
                Sleep( 100 );
                if( 0==SdramFifoOutRestart )
                    pr-&gt;testBuf.restart();
                if( 1==isRestart )
                 RestartAdc();
                else if( 2==isRestart )
                    RestartTrd();
                else if( 3==isRestart )
                    RestartTrdAndSdram();
            }

        } else
        {
            //Sleep( 0 );
            pr-&gt;freeCycle++;
            break;
        }
    }
    Sleep( 0 );

    
    currentTime = GetTickCount();
    if( (currentTime - pr-&gt;time_last)&gt;4000 )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*SizeBlockOfBytes/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v;

        v = 1000.0*(pr-&gt;BlockRd)*SizeBlockOfBytes/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
        pr-&gt;freeCycleZ=pr-&gt;freeCycle;
        pr-&gt;freeCycle=0;
    
    }
    //Sleep(1);
    

}



U32 TF_TestStrm::ExecuteCheck0( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck0Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck0Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck1( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck1Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck1Result );
        }

    }

    return 0;
}

U32 TF_TestStrm::ExecuteCheck2( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck2Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck2Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck3( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck3Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck3Result );
        }

    }

    return 0;
}


void TF_TestStrm::PrepareAdm( void )
{
    U32 trd=trdNo;
    U32 ii;
    U32 id, id_mod, ver;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады\n&quot;) );


    id = pBrd-&gt;RegPeekInd( trd, 0x100 );
    id_mod = pBrd-&gt;RegPeekInd( trd, 0x101 );
    ver = pBrd-&gt;RegPeekInd( trd, 0x102 );

    //pBrd-&gt;RegPokeInd( trd, 0, 0x2038 );

    BRDC_printf( _BRDC(&quot;\nТетрада %d  ID: 0x%.2X MOD: %d  VER: %d.%d \n\n&quot;),
        trd, id, id_mod, (ver&gt;&gt;8) &amp; 0xFF, ver&amp;0xFF );

    BRDC_printf( _BRDC(&quot; Сброс тетрады TRD %2d &quot;), trd );
    pBrd-&gt;RegPokeInd( trd, 0, 1 );
    for( int ii=1; ii&lt;32; ii++ )
    {
        pBrd-&gt;RegPokeInd( trd, ii, 0 );
    }
    pBrd-&gt;RegPokeInd( trd, 0, 0 );
    BRDC_printf( _BRDC(&quot; - Ok\n&quot;) );


    {
        U32 reg2F0;
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x4383 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x000 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

    }

    //if( fnameDDS )
    //  PrepareDDS();


    if( isMainTest )
        PrepareMain();


    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( isTestCtrl )
        PrepareTestCtrl();
    

    //if( isFMC )
    //  PrepereFMC();

    if( isAdcPrepare )
        PrepareAdc( m_sAdcIni );

    if( isAdmReg )
        PrepareAdmReg( fnameAdmReg, 1 );

    if( 1==isSdram )
        PrepareDDR3();

    if(2==isSdram )
        PrepareSDRAM();

    if(4 == isSdram)
        PrepareDDR4();

    if( isFdsp )
        PrepareFDSP();

    IsviStatus=0;
    IsviCnt=0;
    isIsvi=0;
    if( fnameIsvi )
    {
        IsviStatus=1;
        isIsvi=1;
    }
    /*
    pBrd-&gt;RegPokeInd( trd, 25, 3 );
    pBrd-&gt;RegPokeInd( trd, 16, 3 );
    pBrd-&gt;RegPokeInd( trd, 0x13, 0);
    pBrd-&gt;RegPokeInd( trd, 28, 0 );
    */
    //pBrd-&gt;RegPokeInd( trd, 0x1B, 0x100 );

//      pBrd-&gt;RegPokeInd( trdSdram, 0, 1 );

    //PrepareSwitch();

}




//! Подготовка MAIN
void TF_TestStrm::PrepareMain( void )
{

    BRDC_printf( _BRDC(&quot;В тетраде MAIN установлен режим формирования псевдослучайной последовательности\n&quot;) );
    pBrd-&gt;RegPokeInd( 0, 12, 1 );  // Регистр TEST_MODE[0]=1 - режим формирования псевдослучайной последовательности
    pBrd-&gt;RegPokeInd( 0, 0, 2 );   // Сброс FIFO - перевод в начальное состояние
 Sleep( 1 );
    pBrd-&gt;RegPokeInd( 0, 0, 0 );
    Sleep( 1 );
}

void TF_TestStrm::IsviStep( U32* ptr )
{
    int ii;
    if( (1==IsviStatus) || (4==IsviStatus ) )
    {
        for( ii=0; ii&lt;SizeBlockOfWords; ii++ ) bufIsvi[ii]=ptr[ii];
        IsviStatus++;
    }
}

void TF_TestStrm::WriteFlagSinc(int flg, int isNewParam)
{
    int fs = -1;
    int val[2];

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    val[0] = flg;
    val[1] = isNewParam;
    write( fs, val, 8 );
    close( fs );
}

int  TF_TestStrm::ReadFlagSinc(void)
{
    int fs = -1;
    int flg;

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    read( fs, &amp;flg, 4 );
    close( fs );

    return flg;
}

void TF_TestStrm::WriteDataFile( U32 *pBuf, U32 sizew )
{
    char fname[256];
    sprintf( fname, &quot;%s.bin&quot;, fnameIsvi );
    int     fl = sopen(fname, O_WRONLY|O_BINARY|O_CREAT|O_TRUNC, SH_DENYNO, S_IWRITE|S_IREAD);
    U32     ii;

    if( fl==-1 )
    {
        return;
    }

    
    write( fl, pBuf, sizew*4 );

    write( fl, IsviHeaderStr, IsviHeaderLen );

    close( fl );
}


U32 TF_TestStrm::ExecuteIsvi( void )
{
    for( ; ; )
    {
        if( Terminate )
        {
            break;
        }


        int ii;
        int rr;
        switch( IsviStatus )
        {
            case 2: // Подготовка суффикса
                {
                    IsviHeaderStr[0]=0;
                    /*
                    switch( IsviHeaderMode )
                    {
                        case 1:  SetFileHeaderDdc( SizeBlockOfWords, IsviHeaderStr ); break;
                        case 2:  SetFileHeaderAdc( SizeBlockOfWords, IsviHeaderStr ); break;
                    }
                    */
                    IsviHeaderLen = strlen( IsviHeaderStr );
                    WriteFlagSinc(0,0);
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0xffffffff);

                    IsviCnt++;
                    IsviStatus=3;
                }
                break;

            case 3:
                {
                  rr=ReadFlagSinc();
                  if( 0==rr )
                      IsviStatus=4;

                }
                break;

            case 4:
                // Ожидание получения данных
                Sleep( 100 );
                break;

            case 5:
                {
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0 );
                    IsviStatus=3;
                    IsviCnt++;
                }
                break;

        }

        Sleep( 100 );
    }
    IsviStatus=100;
    return 0;
}

/*
//! Подготовка DDS
void TF_TestStrm::PrepareDDS( void )
{

    if( pDds )
        delete pDds;

    pDds = new TF_TestDDS( fnameDDS );
}
*/

#define TRD_CTRL 1

#define REG_MUX_CTRL  0x0F
#define REG_GEN_CNT1  0x1A
#define REG_GEN_CNT2  0x1B
#define REG_GEN_CTRL  0x1E
#define REG_GEN_SIZE  0x1F
#define TRD_DIO_IN    6
#define TRD_CTRL      1
//#define TRD_DIO_IN
//! Подготовка TEST_CTRL

void TF_TestStrm::PrepareTestCtrl( void )
{
    U32 trd=1;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады TEST_CTRL\n&quot;) );

    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( !isFifoRdy )
        BlockMode |=0x1000;

    U32 block_mode=BlockMode;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 1 );

          //U32 mode0=pBrd-&gt;RegPeekInd( TRD_DIO_IN, 0 );
         // pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 2 );

          Sleep( 1 );

          //pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_MUX_CTRL, 1 );

          U32  val=SizeBlockOfBytes/4096;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_SIZE, val );

          if( block_mode &amp; 0x80 )
          {
            BRDC_printf( _BRDC(&quot;Используется сокращённая тестовая последовательность\r\n&quot;) );
          } else
          {
            BRDC_printf( _BRDC(&quot;Используется полная тестовая последовательность\r\n&quot;) );
          }


          if( Cnt1 || Cnt2 )
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, Cnt1 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, Cnt2 );
            float sp=1907.348632812 * (Cnt1-1)/(Cnt1+Cnt2-2);
            BRDC_printf( _BRDC(&quot;Установлено ограничение скорости формирования потока:  %6.1f МБайт/с \r\nREG_CNT1=%d  REGH_CNT2=%d   \r\n&quot;), sp, Cnt1, Cnt2 );
            if( block_mode&amp;0x1000 )
            {
             BRDC_printf( _BRDC(&quot;Установлен режим без ожидания готовности FIFO\r\n\r\n&quot;) );
            } else
            {
             BRDC_printf( _BRDC(&quot;Установлено ожидание готовности FIFO \r\n\r\n&quot;)        );
            }
          }  else
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, 0 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, 0 );
            BRDC_printf( _BRDC(&quot;Установлено формирование потока на максимальной скорости: 1907 МБайт/с \r\nУстановлено ожидание готовности FIFO \r\n\r\n&quot;)        );
          }


}

//! Запуск TestCtrl
void TF_TestStrm::StartTestCtrl( void )
{

          U32 ctrl=0x20;
          ctrl|=BlockMode;
          if( Cnt1 || Cnt2 )
           ctrl|=0x40;

          if( !isFifoRdy )
              ctrl |=0x1000;
        //  ctrl&amp;= ~0x1000;
         //BRDC_printf( &quot;TEST_CTRL: REG_GEN_CTRL = 0x%.4X \r\n&quot;, ctrl );
                
         pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, ctrl );  // Запуск DIO_IN

         //U32 mode0=pBrd-&gt;RegPeekInd( 6, 0 );  
         //mode0 |=0x30;
         //pBrd-&gt;RegPokeInd( 6, 0, mode0 );     // Запуск DIO_IN


}

//! Подготовка SDRAM
void TF_TestStrm::PrepareSDRAM( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={3, 4, 5, 17, 18, 36, 40, 42, 30, 13};
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    U32     DDR2_trdNo = 5;

    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 

    //----------- Reading SPD data ---------------------------------------------
    //{
    //  U32 Bytes_Num;
    //  U32 val;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, 0);
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //  Bytes_Num=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  Bytes_Num&amp;=0xFF;
    //  for(ii=0;ii&lt;Bytes_Num;ii++)
    //  {
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii);
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //      val=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //      BRDC_printf(&quot;Byte %03d: - 0x%02X\n&quot;, ii, val &amp; 0xFF);
    //  }
    //}


    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    }
    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 mode1=0;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
                    columns=spd_data[1] &amp; 0xFF; // Num of columns
                    columns=(columns-8) &amp; 7;
                    rows=spd_data[0] &amp; 0xFF; // Num of Rows
                    rows=(rows-8) &amp; 7;
                    {
                            U32 bank_width;
        
                            if ((spd_data[3] &amp; 0xFF)==4)
                                    bank_width = 2;
                            else
                                    bank_width = 3;
        
                            bank_width &amp;= 0xFF; // Num of Banks
                            banks=(bank_width==2) ? 0 : 1;
                    }
        
                    ranks=spd_data[2] &amp; 0x3; // Num of Ranks
                    ranks=(ranks==0) ? 0 : 1;

                    mode1=(rows&lt;&lt;2) | (columns&lt;&lt;5) | (ranks&lt;&lt;8) | (banks&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         BRDC_printf(_BRDC(&quot;COLUMNS :\t\t%d;\nROWS    :\t\t%d;\nBANKS   :\t\t%d;\nRANKS   :\t\t%d;\n&quot;),
            spd_data[1] &amp; 0xFF, spd_data[0] &amp; 0xFF, spd_data[3] &amp; 0xFF, (spd_data[2] &amp; 0x3)+1);
        
         BRDC_printf(_BRDC(&quot;MODE1 :\t\t0x%X\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    {
        U32 CAS_latency;
        float Twr;
        U32 Twr_value;
        U32 latency_reg;

        if (spd_data[4] &amp; 0x8)
            CAS_latency = 3;
        else if (spd_data[4] &amp; 0x10)
            CAS_latency = 4;
        else if (spd_data[4] &amp; 0x20)
            CAS_latency = 5;
        else if (spd_data[4] &amp; 0x40)
            CAS_latency = 6;
        else
             BRDC_printf( _BRDC(&quot;ERROR!: Неверное значение СAS\r\n&quot;));

        Twr = ((spd_data[5] &amp; 0xFF) &gt;&gt; 2) + ((spd_data[5] &amp; 0x3) * 0.25);
//      Twr_value = (U32)ceil(Twr * 0.250);
//      latency_reg = (Twr_value&lt;&lt;4) | CAS_latency;
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_LATENCY_REG, latency_reg);    // CONF_REG
         BRDC_printf(_BRDC(&quot;Twr=%f ns\n&quot;), Twr);
    }

    

    //----------------------------------------------------------------------------
    {
        U32 CAS_latency;
        float Trfc;
        U32 Subfield_A;
        U32 Subfield_B;
        U32 Trfc_value;

        Subfield_A=spd_data[6] &amp; 1;
        Subfield_B=(spd_data[6] &gt;&gt; 1) &amp; 7;

        Trfc=256*Subfield_A;
        switch (Subfield_B)
        {
        case 0 :
            Trfc+=0.0;
            break;
        case 1 :
            Trfc+=0.25;
            break;
        case 2 :
            Trfc+=0.33;
            break;
        case 3 :
            Trfc+=0.5;
            break;
        case 4 :
            Trfc+=0.66;
            break;
        case 5 :
            Trfc+=0.75;
            break;

        default:
            ;
        }
        Trfc+=spd_data[7] &amp; 0xFF;

//      Trfc_value = (U32)ceil(Trfc * 0.250);
         BRDC_printf(_BRDC(&quot;Trfc=%f ns\n&quot;), Trfc);
    }

    //----------------------------------------------------------------------------
    {
        U32 Tras=spd_data[8] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Tras=%d ns\n&quot;), Tras);
    }
    //----------------------------------------------------------------------------
    {
        U32 prim_width=spd_data[9] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Primary SDRAM width x%d \n&quot;), prim_width);
    }
    ///----------------------------------------------------------------------------

    //return;
    
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
        

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x0);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x1);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0x100C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0x140C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0x300C);

    //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0x0300);


        /*
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x3);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x0);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x10, 0x3); // CHAN 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x13, 0x81);    // FSRC 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x14, 0x0); // FDVR 
        */

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
    



    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
    {
        U32 status;
        U32 loop=0;
        do
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;
            
            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 300 ); loop++;
        }while( !(status &amp; 0x800));
    }
     BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
    {
        U32 DDR2_mode0;
        DDR2_mode0=pBrd-&gt;RegPeekInd( DDR2_trdNo, TRDIND_MODE0);
        DDR2_mode0|=0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO
        DDR2_mode0&amp;=~0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO


        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 2 );  // Сброс FIFO
        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 0 );  // Сброс FIFO

    //return;

        DDR2_mode0|=0x0030;
        //DDR2_mode0|=0x0010;
        BRDC_printf( _BRDC(&quot;DDR_mode0: %.4X \n&quot;), DDR2_mode0 );

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  

        //pBrd-&gt;RegPokeInd( DDR2_trdNo, 0, 0x2038 );  // Запуск DIO_IN
        //pBrd-&gt;RegPokeInd(ADC_trdNo, TRDIND_MODE1, 0x80);  // Переключение тетрады ADC на тестовую последовательность 
    }


}

//! Подготовка DDR3
void TF_TestStrm::PrepareDDR3( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={ 4, 5, 7, 8, 10, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 26, 27, 28, 29 };
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    //U32       DDR2_trdNo = 5;
    U32     DDR2_trdNo = this-&gt;trdNo;

    //BRDC_printf( _BRDC( &quot;\nТетрада памяти: %d   &quot;), DDR2_trdNo );

    // Проверка идентификатора тетрады 
    {
        U32 trdId = pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x100 );
        if( (0x9B == trdId) || (0x8F==trdId) )
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Ok\n\n&quot;), trdId );
        } else
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Error\n\n&quot;), trdId );
            throw( _BRDC( &quot;Тетрада TRD_DDR3x не обнаружена&quot;));
        }
    }


    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 



    
    ////for( ii=0; ii&lt;16; ii++ )
    //int xx=0;
    //for( ii=4; ;  )
    //{
    //  U32 adr=3;
    //  U32 data;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii );
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2 );

    //  data=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  //printf( &quot;%5d 0x%.2X  \n&quot;, ii, data );
    //  printf( &quot;%5d 0x%.2X  \r&quot;, xx, data ); xx++;
    //  Sleep( 100 );
    //}
    //

    U32 status;
    //for( ; ; )
    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2);
        /*
        for( ; ; )
        {
            status = pBrd-&gt;RegPeekDir( DDR2_trdNo, 0 );
            if( status &amp; 1 )
                break;
            Sleep( 2 );

        }
        */
        
        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
        printf( &quot;%d SPD[%d] = 0x%.2X  %d \n&quot;, ii, spd_addr[ii], spd_data[ii], spd_data[ii] );
    }

    // Проверка наличия SPD или имитатора SPD
    {
        if( (0xFF==spd_data[0]) || (0xFF==spd_data[1]) || (0xFF==spd_data[2]) )
        {
            throw( _BRDC( &quot;Память не установлена") );
        }

    }

        U32 mode1=0;

    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
        U32 size;
        U32 primary_bus;
        U32 sdram_widht;

        switch( (spd_data[0]&gt;&gt;4) &amp; 0x7 )
        {
            case 0: banks = 3; break;
            case 1: banks = 4; break;
            case 2: banks = 5; break;
            case 3: banks = 6; break;
            default: banks=0; break;
        }
        
        switch(spd_data[0] &amp; 0xF )
        {
            case 0: size=256; break;
            case 1: size=512; break;
            case 2: size=1024; break;
            case 3: size=2048; break;
            case 4: size=4096; break;
            case 5: size=8192; break;
            case 6: size=16384; break;
            default: size=0;

        }

        switch( (spd_data[1]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: rows=12; break;
            case 1: rows=13; break;
            case 2: rows=14; break;
            case 3: rows=15; break;
            case 4: rows=16; break;
            default: rows=0; break;
        }
    
        switch( (spd_data[1] &amp; 0x7 ) )
        {
            case 0: columns=9; break;
            case 1: columns=10; break;
            case 2: columns=11; break;
            case 3: columns=12; break;
            default: columns=0; break;
        }
    
    
        switch( (spd_data[2]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: ranks=1; break;
            case 1: ranks=2; break;
            case 2: ranks=3; break;
            case 3: ranks=4; break;
            default: ranks=0; break;
        }
        
        switch( (spd_data[2]) &amp; 0x7 )
        {
            case 0: sdram_widht=4; break;
            case 1: sdram_widht=8; break;
            case 2: sdram_widht=16; break;
            case 3: sdram_widht=32; break;
            default: ranks=0; break;
        }
        switch( (spd_data[3]) &amp; 0x7 )
        {
            case 0: primary_bus=8; break;
            case 1: primary_bus=16; break;
            case 2: primary_bus=32; break;
            case 3: primary_bus=64; break;
            default: primary_bus=0; break;
        }

                    mode1=((rows-8)&lt;&lt;2)&amp;0x1C;
                    mode1|= ((columns-8)&lt;&lt;5) &amp; 0xE0;
                    mode1|= ((ranks-1)&lt;&lt;8) ;
                    mode1|= (1&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         U32 total_size=size/8*primary_bus/sdram_widht*ranks;
         BRDC_printf(_BRDC(&quot;\nCOLUMNS \t\t%d\nROWS    \t\t%d\nBANKS   \t\t%d\nRANKS   \t\t%d\nSDRAM SIZE   \t\t%d \nSDRAM WITH \t\t%d\nPRIMARY BUS \t\t%d\nTOTAL SIZE \t\t%d [MB]\n&quot;),
                columns, rows, banks, ranks, size, sdram_widht, primary_bus, total_size );


        
         BRDC_printf(_BRDC(&quot;\nMODE1 :\t\t0x%X\n\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    



        {
            U32 mode3=0;
            if( SdramSource )
                mode3|=1;
            if( SdramFullSpeed )
                mode3|=0x20;

            if( SdramFifoOutRestart )
                mode3|=0x100;

            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    // управление источником и режимом полной скорости
        }

        
        pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0C, SdramTestSequence  );   // 0x100 - включение тестового режима





    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
     for( int kk=0; ; kk++ )
    {
        U32 status;
        U32 loop=0;
        int flag_init=0;
        for( int jj=0; jj&lt;8; jj++ )
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;

            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 200 ); loop++;

            // Проверка чтения регистра STATUS
            {
                if( 0xFFFF == status )
                {
                    BRDC_printf( _BRDC(&quot;\n\n&quot;)); 
                    throw( _BRDC( &quot;STATUS=0xFFFF - Ошибка чтения регистра STATUS&quot;));
                }
            }

            if( status &amp; 0x800) 
            {
                flag_init=1;
                break;
            }
        }
        
        if( 1==flag_init )
        {
         BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
         break;
        } else
        {
            //throw( _BRDC(&quot;Не удалось инициализировать DDR память&quot;) );
            BRDC_printf( _BRDC(&quot;Restart: %kk                  \r&quot;), kk );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; ~0x20000 );  // CONF_REG
            Sleep( 400 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; 0x20000 );   // CONF_REG
        }
    }
    {




        if( 1==SdramFifoMode )
        { // Режим FIFO 
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

            //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x14 ); // Режим FIFO
            BRDC_printf( _BRDC(&quot;\r\nРежим FIFO\r\n&quot;)  );
        } else
        { // Режим с автоматическим чтением

            // Начало активной зоны
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, SdramAzBase &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, SdramAzBase &gt;&gt; 16 );

            U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
            U32 AzEnd;

            if( -1==SdramAzSize ) 
            {
                AzEnd= SdramAzBase + size - 1;
            } else
            {
                AzEnd= SdramAzBase + SdramAzSize*(1024/4) - 1;
            }

            SdramAzSizeOfKb = (AzEnd+1-SdramAzBase)/(256);
            BRDC_printf( _BRDC(&quot;\r\nРежим с автоматическим чтением\r\n&quot;)  );
            BRDC_printf( _BRDC(&quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot;), SdramAzBase  );
            BRDC_printf( _BRDC(&quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot;), AzEnd  );
            BRDC_printf( _BRDC(&quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot;), SdramAzSizeOfKb/1024, SdramAzSize );
            
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, AzEnd &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, AzEnd &gt;&gt; 16 );

        }
    

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 2 );  // Сброс FIFO

        if( SdramFifoOutRestart )
        {
            U32 mode3=0;
            mode3=pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x0B );    
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 | 0x200 );    // сброс входного FIFO
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    
        }

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 0 );  

    }


}


//! 
#define TRDIND_ID 0x100
#define TRDIND_INSTNUM 0x107
#define TRD_DDR4_ID 0xE7

int TF_TestStrm::PrepareDDR4( void )
{
    BRDCHAR log_out[1024];
    //int ret;

    U32 ii;
    U32 trdId;
    U32 trdInst;

    U32     spd_addr[] = { 2, 3, 4, 5, 12, 13 };
    U32     spd_data[sizeof( spd_addr ) / sizeof( U32 )];
    U32     confreg;

    ////Поиск тетрады TRD_DDR4
    //for (ii = 1; ii&lt;8; ii++)
    //{
    //  trdId = pBrd-&gt;RegPeekInd( ii, TRDIND_ID );
    //  if (trdId == TRD_DDR4_ID)
    //  {
    //      trdInst = pBrd-&gt;RegPeekInd( ii, TRDIND_INSTNUM );
    //      if (trdInst == m_SdramInst)
    //      {
    //          trdDDR4 = ii;
    //          break;
    //      }
    //  }
    //}

    //if (trdDDR4 == 0)
    //{
    //  BRDC_printf( _BRDC( &quot;ERROR : Тетрада DDR4 не нейдена \n&quot; ) );
    //  return -1;
    //}
    //else
    //  BRDC_printf( _BRDC( &quot;Номер тетрада DDR4 : %d\n&quot; ), trdDDR4 );

    U32 trdDDR4 = this-&gt;trdNo;

    // Сброс тетрады 
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 1 );
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 0 );

    //Чтение данных ПЗУ SPD

    for (ii = 0; ii&lt;sizeof( spd_addr ) / sizeof( U32 ); ii++)
    {
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_ADDR, spd_addr[ii] );
        //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_SPD_CTRL, 1);
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_CTRL, 2 );

        spd_data[ii] = pBrd-&gt;RegPeekInd( trdDDR4, TRDIND_SPD_DATA );
    }

    // Byte 2
    // Проверка типа памяти (DDR4 SDRAM - 0xC) 
    spd_data[0] &amp;= 0xFF;
    if (spd_data[0] != 0xC)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Неверный тип памяти (0x%X). Ожидается 0xC\r\n&quot; ), spd_data[0] );
        throw(log_out);
    }

    // Byte 3
    // Проверка типа модуля
    spd_data[1] &amp;= 0x7;
    if (spd_data[1] != 0x3)
    {
        switch (spd_data[1])
        {
        case 0x0:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UNDEFINED\&quot;\r\n&quot; ) );
            break;
        case 0x1:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;RDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x2:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x3: //тип модуля (SO-DIMM - 0x3)
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;SODIMM\&quot;\r\n&quot; ) );
            break;
        case 0x4:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;LRDIMM\&quot;\r\n&quot; ) );
            break;
        default: break;
        }
    }

    // Byte 4
    // Total SDRAM capacity, in megabits
    U32 sdram_capacity;
    switch (spd_data[2] &amp; 0xF)
    {
    case 0:
        sdram_capacity = 256;
        break;
    case 1:
        sdram_capacity = 512;
        break;
    case 2:
        sdram_capacity = 1024;
        break;
    case 3:
        sdram_capacity = 2048;
        break;
    case 4:
        sdram_capacity = 4096;
        break;
    case 5:
        sdram_capacity = 8198;
        break;
    case 6:
        sdram_capacity = 16384;
        break;
    case 7:
        sdram_capacity = 32768;
        break;
    case 8:
        sdram_capacity = 12288; // 12Gb
        break;
    case 9:
        sdram_capacity = 24576; // 24Gb
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти, Мбит):&quot; ), sdram_capacity );

    U32 bank_addr_bits = (spd_data[2] &gt;&gt; 4) &amp; 0x3;
    bank_addr_bits += 2;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса банка):&quot; ), bank_addr_bits );

    U32 bank_group_bits = (spd_data[2] &gt;&gt; 6) &amp; 0x3;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число груп банков):&quot; ), bank_group_bits );


    // Byte 5
    U32 col_addr_bits = spd_data[3] &amp; 0x7;
    col_addr_bits += 9;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса колонки):&quot; ), col_addr_bits );

    U32 row_addr_bits = (spd_data[3] &gt;&gt; 3) &amp; 0x7;
    row_addr_bits += 12;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса строки):&quot; ), row_addr_bits );


    // Byte 12
    // Организация модуля
    U32 sdram_width;
    switch (spd_data[4] &amp; 0x7)
    {
    case 0:
        sdram_width = 4;
        break;
    case 1:
        sdram_width = 8;
        break;
    case 2:
        sdram_width = 16;
        break;
    case 3:
        sdram_width = 32;
        break;
    default:;
    }
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины памяти):&quot; ), sdram_width );

    // Number of Package Panks per DIMM
    U32 ranks = (spd_data[4] &gt;&gt; 3) &amp; 0x7;
    ranks += 1;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число ранков):&quot; ), ranks );

    // Byte 13
    // Module Memory Bus Width
    U32 primary_bus_width;
    switch (spd_data[5] &amp; 0x7)
    {
    case 0:
        primary_bus_width = 8;
        break;
    case 1:
        primary_bus_width = 16;
        break;
    case 2:
        primary_bus_width = 32;
        break;
    case 3:
        primary_bus_width = 64;
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины модуля):&quot; ), primary_bus_width );

    U32 module_capacity = (sdram_capacity / 8)*(primary_bus_width / sdram_width)*ranks;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти модуля МБайт)&quot; ), module_capacity );

    //g_SdramSize = module_capacity * 262144;

    U32 mode1 = 0;
    mode1 |= ((row_addr_bits - 8) &amp; 0x7) &lt;&lt; 2;
    mode1 |= ((col_addr_bits - 8) &amp; 0x7) &lt;&lt; 5;
    mode1 |= (ranks == 1) ? 0 : 0x100;
    mode1 |= 0x2200;

    // Разрешение инициализации памяти
    //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_MODE1, 0);
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE1, mode1 );

    // Ожидание окончания инициализации памяти DDR4
    BRDC_printf( _BRDC( &quot;\n\t%-46s\n&quot; ), _BRDC( &quot;Инициализации модуля DDR4...&quot; ) );
    int attempt;
    int attempt_max = 100;
    U32 status;

    for (attempt = 0; attempt&lt;attempt_max; attempt++)
    {
        status = pBrd-&gt;RegPeekDir( trdDDR4, TRDREG_STATUS );

        if (status &amp; 0x800)
            break;
        else
            Sleep( 100 );
    }

    if (attempt == attempt_max)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Первышен интервал ожидания инициализации модуля DDR4\r\n&quot; ) );
        throw(log_out);
    }

    if (SdramFifoMode == 1)
    {
        // Установка режима FIFO
        U32 mode2 = 0x10; // FIFO_MODE
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );
        BRDC_printf( _BRDC( &quot;\t%-46s\n&quot; ), _BRDC( &quot;Режим FIFO&quot; ) );
    }
    else
    {
        // Режим активной зоны
        U32 mode2 = 0;
        //Установка блокировки сброса входного FIFO
        //mode2 |= (SdramFifoInRstBlock == 1) ? 0x100 : 0;
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );

        U32 azbase_reg_l = SdramAzBase &amp; 0xFFFF;
        U32 azbase_reg_h = (SdramAzBase &gt;&gt; 16) &amp; 0xFFFF;

        U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
        U32 AzEnd;

        if (-1 == SdramAzSize)
        {
            AzEnd = SdramAzBase + size - 1;
        }
        else
        {
            AzEnd = SdramAzBase + SdramAzSize*(1024 / 4) - 1;
        }

        SdramAzSizeOfKb = (AzEnd + 1 - SdramAzBase) / (256);
        BRDC_printf( _BRDC( &quot;\r\nРежим с автоматическим чтением\r\n&quot; ) );
        BRDC_printf( _BRDC( &quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot; ), SdramAzBase );
        BRDC_printf( _BRDC( &quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot; ), AzEnd );
        BRDC_printf( _BRDC( &quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
&quot;</span> );</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;FDSP_CHECK_REG&quot;</span>,  <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5aa935d767b8a77c07c4ae301f740f01">isFdspCheckReg</a>, <span class="stringliteral">&quot;1 -прроверка обращения к регистрам ПЛИС ЦОС  );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspShowMgtErr&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspShowMgtErr, &quot; 1 -отображение счётчика ошибок MGT&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0Start&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh0Start, &quot;1 - разрешение передачи через канал 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0Prs&quot;, &quot;0&quot;,  (U32*)&amp;isAdmCh0Prs, &quot;1 - включение тестового режима для канала 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1Prs&quot;, &quot;0&quot;,  (U32*)&amp;isAdmCh1Prs, &quot;1 - включение тестового режима для канала 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh0Prs&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspCh0Prs, &quot;1 - включение тестового режима для канала 0 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1Start&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh1Start, &quot;1 - разрешение передачи через канал 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh1Prs&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspCh1Prs, &quot;1 - включение тестового режима для канала 1 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0FullSpeed&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh0FullSpeed, &quot;1 -включение максимальной скорости для канала 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1FullSpeed&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh1FullSpeed, &quot;1 - включение максимальной скорости для канала 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh0FullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCh0FullSpeed, &quot;1 - включение максимальной скорости для канала 0 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh1FullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCh1FullSpeed, &quot;1 - включение максимальной скорости для канала 1 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtCheck&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtCheck, &quot;1 - проверка потока данных на соответствие PSD256&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtReady&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtReady, &quot;1 - установка постоянной готовности к приёму по MGT&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspSysmon&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspSysmon, &quot;1 - чтение регистров системного монитора на ПЛИС ЦОС" );


    array_cfg[ii++]=STR_CFG(  0, &quot;isSdramEnable&quot;,   &quot;0&quot;,  (U32*)&amp;isSdramEnable, &quot;Инициализация SDRAM: 0 - нет, 1 - SODIMM0, 3 - SODIMM0 и SODIMM1&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram0Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram0Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram0TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram0Adr, &quot;Начальный адрес для проверки памяти&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram1Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram1Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram1TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram1Adr, &quot;Начальный адрес для проверки памяти&quot; );


    m_sAdcIni=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdcIni&quot;,      &quot;&quot;, (U32*)&amp;m_sAdcIni, &quot;Имя файла инициализации АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdcPrepare&quot;,    &quot;0&quot;,  (U32*)&amp;isAdcPrepare, &quot;1 - подготовка субмодуля АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;MaskMode0&quot;,   &quot;0x2018&quot;,  (U32*)&amp;m_MaskMode0, &quot;Маска для программирования регистра MODE0 при запуске" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isRemoteEnable&quot;,  &quot;0&quot;,  (U32*)&amp;m_isRemoteEnable, &quot;1 - разрешение установки соединения с удалённой ПЛИС&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFillAfterCheck&quot;,    &quot;0&quot;,  (U32*)&amp;m_isFillAfterCheck, &quot;1 - заполнение памяти после проверки&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isCheckCompletion&quot;,   &quot;0&quot;,  (U32*)&amp;m_isCheckCompletion, &quot;1 - проверка CompletionTimeout&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSimulink&quot;,  &quot;0&quot;,    (U32*)&amp;m_isSimulink, &quot;1 - подключение к Simulink&quot; );

    

    max_item=ii;

   {
    char str[1024];
    for( int ii=0; ii&lt;max_item; ii++ )
    {
        sprintf( str, &quot;%s  %s&quot;, array_cfg[ii].name, array_cfg[ii].def );
        GetParamFromStr( str );
    }


   }

}

//! Расчёт параметров
void TF_TestStrm::CalculateParams( void )
{
    SizeBlockOfBytes = SizeBlockOfWords * 4;                        // Размер блока в байтах
    SizeBuferOfBytes    = CntBlockInBuffer * SizeBlockOfBytes  ;    // Размер буфера в байтах
    SizeStreamOfBytes   = CntBuffer * SizeBuferOfBytes;             // Общий размер буфера стрима

    ShowParam();
}

//! Отображение параметров
void TF_TestStrm::ShowParam( void )
{

    if( 1==isShowParam )
    {
        TF_WorkParam::ShowParam();

        BRDC_printf( _BRDC(&quot;Общий размер буфера стрима: %d МБ\n\n&quot;), SizeStreamOfBytes/(1024*1024) );
    }

    if( isWriteFile )
    {
        __int64 file_size = SizeBuferOfBytes;
        file_size *=FileBufferMax;

        __int64 disk_size = SizeBuferOfBytes;
        disk_size *=DiskBufferMax;

        __int64 file_cnt = disk_size/file_size;
        __int64 file_cnt_x =disk_size%file_size;

        if( file_cnt_x )
            file_cnt++;

        file_size /=1024*1024;
        disk_size /=1024*1024;

        BRDC_printf( _BRDC( &quot;Размер одного файла:   %10I64d МБ\n&quot;), file_size );
        BRDC_printf( _BRDC( &quot;Общий размер данных:   %10I64d МБ\n&quot;), disk_size );
        BRDC_printf( _BRDC( &quot;Число  файлов:   %I64d \n\n&quot;), file_cnt );
    }
}


U32 TF_TestStrm::Execute( void )
{
    rd0.testBuf.buf_check_start( 32, 64 );

    
    if( isWriteFile )
        BufWriteStart();

    //Sleep( 100 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

    
    //if( 1==isFdspOutCh0 )
    /*
    {
        //pBrd-&gt;RegPokeInd( 8, 11, 0x17 ); // включение тестового режима FI0
        //pBrd-&gt;RegPokeInd( 8, 11, 0x07 );

        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );
    } 
    */
    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();


    U32 trd=4;
    
    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );


    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );

    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    Sleep( 1 );
    */

    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();

    /*
    if( isSdram0Test )
        Sdram0Start();

    if( isSdram0Test )
        Sdram1Start();
    */

    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x02 ); // разрешение анализа готовности FIFO в тетраде TRD_DDR3x
        //  pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        } else
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x01 ); // разрешение анализа готовности FIFO в тетраде TRD_FDSP
        }
    }


    U32 *ptrBuf0=pBrd-&gt;StreamGetBufByNum( rd0.Strm, 0 );

    m_TimeBlockStart=GetTickCount();

    pBrd-&gt;StreamStart( rd0.Strm );

    //{
    //  U32 mode3=pBrd-&gt;RegPeekInd( 5, 0x0B );
    //  //mode3|=0x40;
    //  mode3&amp;=~0x40;
    //  pBrd-&gt;RegPokeInd( 5, 0x0B, mode3 );
    //  BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n MODE3: 0x%.4X \n&quot;), mode3 );
    //}

    //Sleep(1);
    /*
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }
    */
    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        }
    }

    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0Enable();

    if( isAdmCh1Start )
        m_pFDSP-&gt;Ch1Enable();
    


    if( isTestCtrl )
    {
        StartTestCtrl();
    }


    if( isAdmReg2 )
        PrepareAdmReg( fnameAdmReg2, 0 );

    if( isFdsp )
        m_pFDSP-&gt;SetFullSpeedMode( isAdmCh0FullSpeed, isAdmCh1FullSpeed, isFdspCh0FullSpeed, isFdspCh1FullSpeed );

    if( isSdram0Test ) 
        Sdram0Start();

    if( isSdram1Test ) 
        Sdram1Start();

    //pBrd-&gt;RegPokeInd( 9, 0x10, 0x020 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );  

    
    //if( 1==isFdspOutCh0 )
    {
        /*
        pBrd-&gt;RegPokeInd( 8, 11, 0x17 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        */

        //pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        //pBrd-&gt;RegPokeInd( 9, 0x10, 0 );

        //pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС
      //pBrd-&gt;RegPokeInd( 9, 0, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС

        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        //pBrd-&gt;RegPokeInd( 8, 9, 0x100 );  // запуск потока из ПЛИС ЦОС
  } 

    if( isFdspMgtReady )
    {
        pBrd-&gt;RegPokeInd( 8, 0x3E0, 0x10 );
    }

    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 1  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }

    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }

    if( isAdcPrepare )
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( 4, 0, mode0 );
    }


    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 2  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }



    flagFirstBlock=0;
    rd0.time_last=rd0.time_start=GetTickCount();

    sdram0.time_last=sdram0.time_start=rd0.time_start;
    sdram1.time_last=sdram1.time_start=rd0.time_start;
    mgt.time_last=mgt.time_start=rd0.time_start;        

    U32 current_time;
    for( ; ; )
    {
        if( Terminate )
        {
            //printf( &quot;\nTerminate=%d\n&quot;, Terminate );
            break;
        }

        ReceiveData( &amp;rd0 );
        current_time = GetTickCount();
        CalculateVelocity( &amp;sdram0, current_time, 10000, 2 );
        CalculateVelocity( &amp;sdram1, current_time, 10000, 2 );
        CalculateVelocity( &amp;mgt, current_time, 10000, 1 );

        //Sleep( 100 );
    }

    if( isWriteFile )
        BufWriteStop();

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    if( isTestCtrl )
    {
        pBrd-&gt;RegPokeInd( 1, 0x1E, 0 );
        pBrd-&gt;RegPokeInd( 1, 0x1C, 0 );
    }


    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    Sleep( 1400 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );   
    

    lc_status=4;
    Sleep( 100 );
    return 1;
}




void TF_TestStrm::ReceiveData(  ParamExchange *pr )
{
    U32 *ptr;
    U32 *ptrBlock;
    U32 mode=0;
    mode |= pr-&gt;DataType&lt;&lt;8;
    mode |= pr-&gt;DataFix&lt;&lt;7;

    int ret;
    int kk;

    //pr-&gt;BlockRd++;
    //Sleep( 10 );
    //return;

    for( kk=0; kk&lt;16; kk++ )
    {

        if( Terminate )
        {
            break;
        }

        ret=pBrd-&gt;StreamGetBuf( pr-&gt;Strm, &amp;ptr );
        if( ret )
        { // Проверка буфера стрима

            if( m_TimeBlockIndex&lt;32 )
            {
                U32 curr_time = GetTickCount();
                m_TimeBlockReceive[m_TimeBlockIndex]=curr_time;
                m_TimeBlockIndex++;
            }

            m_ptrCurrentBlock = ptr;
            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_start();

            SetEvent( m_EventCheck0Start );
            //SetEvent( m_EventCheck1Start );
            //SetEvent( m_EventCheck2Start );
            //SetEvent( m_EventCheck3Start );

            if( 0==flagFirstBlock )
            {
                currentTime=rd0.time_last=rd0.time_start=GetTickCount();
                flagFirstBlock=1;

                FILE *outFile = fopen( &quot;first_data.bin&quot;, &quot;wb&quot; );
                fwrite(  ptr, 32768, 1, outFile );
                fclose( outFile );
            }

            if( isWriteFile )
            {
                ret=BufWrite( ptr, SizeBuferOfBytes );
                if( ret )
                    Stop();
            }

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                ptrBlock=ptr+ii*SizeBlockOfWords;
                if( isIsvi )
                    IsviStep( ptrBlock );

                if( 1==isTest )
                    pr-&gt;testBuf.buf_check_psd( ptrBlock, SizeBlockOfWords );
                    //int a=0;
                else if( 2==isTest )
                    pr-&gt;testBuf.buf_check( ptrBlock, pr-&gt;BlockRd, SizeBlockOfWords, BlockMode );
                else if( 6==isTest )
                    pr-&gt;testBuf.buf_check_psd128_low( ptrBlock, SizeBlockOfWords );
                else if( 7==isTest )
                {
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 0 );
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                }
                else if( 8==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                }
                else if( 9==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                    int ret;
                    ret=pr-&gt;testBuf.buf_check_cnt256_single( ptrBlock, SizeBlockOfWords );
                    //if( ret )
                    //  this-&gt;Stop();
                }
                pr-&gt;BlockRd++;
            }

             if( (6==isTest) || (7==isTest) || (8==isTest) )
             {
                int flag1=0;
                int flag2=0;
                int flag3=0;

                Sleep(1);

                HANDLE aHandle[4] = { m_EventCheck0Result, m_EventCheck1Result, m_EventCheck2Result, m_EventCheck3Result };

                for( ; ; )
                {
                    //int ret1=WaitForSingleObject( m_EventCheck1Result, 0 );
                    //int ret2=WaitForSingleObject( m_EventCheck2Result, 0 );
                    //int ret3=WaitForSingleObject( m_EventCheck3Result, 0 );
                    ret = WaitForMultipleObjects( 1, aHandle, TRUE, 200 );
                    if( Terminate )
                    {
                        break;
                    }
                    if( (WAIT_OBJECT_0&lt;=ret) &amp;&amp; ((WAIT_OBJECT_0+3)&gt;=ret) )
                    {
                        break;
                    }
                    //Sleep(1);
                }
             }


            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_step();

            if( m_isFillAfterCheck )
            {
                U32 *dst=ptr;
                for( int ii=0; ii&lt;SizeBlockOfWords*CntBlockInBuffer; ii++ )
                {
                    *ptr++=0xBBBBBBBB;
                }
            }


            if( isAgreeMode )
            {
                //getch();
                pBrd-&gt;StreamGetBufDone( pr-&gt;Strm );
            }

            if( (isRestart&gt;=1) &amp;&amp; (pr-&gt;BlockRd==(CntBuffer*CntBlockInBuffer) ) )
            {
                Sleep( 100 );
                if( 0==SdramFifoOutRestart )
                    pr-&gt;testBuf.restart();
                if( 1==isRestart )
                 RestartAdc();
                else if( 2==isRestart )
                    RestartTrd();
                else if( 3==isRestart )
                    RestartTrdAndSdram();
            }

        } else
        {
            //Sleep( 0 );
            pr-&gt;freeCycle++;
            break;
        }
    }
    Sleep( 0 );

    
    currentTime = GetTickCount();
    if( (currentTime - pr-&gt;time_last)&gt;4000 )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*SizeBlockOfBytes/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v;

        v = 1000.0*(pr-&gt;BlockRd)*SizeBlockOfBytes/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
        pr-&gt;freeCycleZ=pr-&gt;freeCycle;
        pr-&gt;freeCycle=0;
    
    }
    //Sleep(1);
    

}



U32 TF_TestStrm::ExecuteCheck0( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck0Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck0Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck1( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck1Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck1Result );
        }

    }

    return 0;
}

U32 TF_TestStrm::ExecuteCheck2( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck2Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck2Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck3( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck3Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck3Result );
        }

    }

    return 0;
}


void TF_TestStrm::PrepareAdm( void )
{
    U32 trd=trdNo;
    U32 ii;
    U32 id, id_mod, ver;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады\n&quot;) );


    id = pBrd-&gt;RegPeekInd( trd, 0x100 );
    id_mod = pBrd-&gt;RegPeekInd( trd, 0x101 );
    ver = pBrd-&gt;RegPeekInd( trd, 0x102 );

    //pBrd-&gt;RegPokeInd( trd, 0, 0x2038 );

    BRDC_printf( _BRDC(&quot;\nТетрада %d  ID: 0x%.2X MOD: %d  VER: %d.%d \n\n&quot;),
        trd, id, id_mod, (ver&gt;&gt;8) &amp; 0xFF, ver&amp;0xFF );

    BRDC_printf( _BRDC(&quot; Сброс тетрады TRD %2d &quot;), trd );
    pBrd-&gt;RegPokeInd( trd, 0, 1 );
    for( int ii=1; ii&lt;32; ii++ )
    {
        pBrd-&gt;RegPokeInd( trd, ii, 0 );
    }
    pBrd-&gt;RegPokeInd( trd, 0, 0 );
    BRDC_printf( _BRDC(&quot; - Ok\n&quot;) );


    {
        U32 reg2F0;
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x4383 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x000 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

    }

    //if( fnameDDS )
    //  PrepareDDS();


    if( isMainTest )
        PrepareMain();


    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( isTestCtrl )
        PrepareTestCtrl();
    

    //if( isFMC )
    //  PrepereFMC();

    if( isAdcPrepare )
        PrepareAdc( m_sAdcIni );

    if( isAdmReg )
        PrepareAdmReg( fnameAdmReg, 1 );

    if( 1==isSdram )
        PrepareDDR3();

    if(2==isSdram )
        PrepareSDRAM();

    if(4 == isSdram)
        PrepareDDR4();

    if( isFdsp )
        PrepareFDSP();

    IsviStatus=0;
    IsviCnt=0;
    isIsvi=0;
    if( fnameIsvi )
    {
        IsviStatus=1;
        isIsvi=1;
    }
    /*
    pBrd-&gt;RegPokeInd( trd, 25, 3 );
    pBrd-&gt;RegPokeInd( trd, 16, 3 );
    pBrd-&gt;RegPokeInd( trd, 0x13, 0);
    pBrd-&gt;RegPokeInd( trd, 28, 0 );
    */
    //pBrd-&gt;RegPokeInd( trd, 0x1B, 0x100 );

//      pBrd-&gt;RegPokeInd( trdSdram, 0, 1 );

    //PrepareSwitch();

}




//! Подготовка MAIN
void TF_TestStrm::PrepareMain( void )
{

    BRDC_printf( _BRDC(&quot;В тетраде MAIN установлен режим формирования псевдослучайной последовательности\n&quot;) );
    pBrd-&gt;RegPokeInd( 0, 12, 1 );  // Регистр TEST_MODE[0]=1 - режим формирования псевдослучайной последовательности
    pBrd-&gt;RegPokeInd( 0, 0, 2 );   // Сброс FIFO - перевод в начальное состояние
 Sleep( 1 );
    pBrd-&gt;RegPokeInd( 0, 0, 0 );
    Sleep( 1 );
}

void TF_TestStrm::IsviStep( U32* ptr )
{
    int ii;
    if( (1==IsviStatus) || (4==IsviStatus ) )
    {
        for( ii=0; ii&lt;SizeBlockOfWords; ii++ ) bufIsvi[ii]=ptr[ii];
        IsviStatus++;
    }
}

void TF_TestStrm::WriteFlagSinc(int flg, int isNewParam)
{
    int fs = -1;
    int val[2];

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    val[0] = flg;
    val[1] = isNewParam;
    write( fs, val, 8 );
    close( fs );
}

int  TF_TestStrm::ReadFlagSinc(void)
{
    int fs = -1;
    int flg;

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    read( fs, &amp;flg, 4 );
    close( fs );

    return flg;
}

void TF_TestStrm::WriteDataFile( U32 *pBuf, U32 sizew )
{
    char fname[256];
    sprintf( fname, &quot;%s.bin&quot;, fnameIsvi );
    int     fl = sopen(fname, O_WRONLY|O_BINARY|O_CREAT|O_TRUNC, SH_DENYNO, S_IWRITE|S_IREAD);
    U32     ii;

    if( fl==-1 )
    {
        return;
    }

    
    write( fl, pBuf, sizew*4 );

    write( fl, IsviHeaderStr, IsviHeaderLen );

    close( fl );
}


U32 TF_TestStrm::ExecuteIsvi( void )
{
    for( ; ; )
    {
        if( Terminate )
        {
            break;
        }


        int ii;
        int rr;
        switch( IsviStatus )
        {
            case 2: // Подготовка суффикса
                {
                    IsviHeaderStr[0]=0;
                    /*
                    switch( IsviHeaderMode )
                    {
                        case 1:  SetFileHeaderDdc( SizeBlockOfWords, IsviHeaderStr ); break;
                        case 2:  SetFileHeaderAdc( SizeBlockOfWords, IsviHeaderStr ); break;
                    }
                    */
                    IsviHeaderLen = strlen( IsviHeaderStr );
                    WriteFlagSinc(0,0);
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0xffffffff);

                    IsviCnt++;
                    IsviStatus=3;
                }
                break;

            case 3:
                {
                  rr=ReadFlagSinc();
                  if( 0==rr )
                      IsviStatus=4;

                }
                break;

            case 4:
                // Ожидание получения данных
                Sleep( 100 );
                break;

            case 5:
                {
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0 );
                    IsviStatus=3;
                    IsviCnt++;
                }
                break;

        }

        Sleep( 100 );
    }
    IsviStatus=100;
    return 0;
}

/*
//! Подготовка DDS
void TF_TestStrm::PrepareDDS( void )
{

    if( pDds )
        delete pDds;

    pDds = new TF_TestDDS( fnameDDS );
}
*/

#define TRD_CTRL 1

#define REG_MUX_CTRL  0x0F
#define REG_GEN_CNT1  0x1A
#define REG_GEN_CNT2  0x1B
#define REG_GEN_CTRL  0x1E
#define REG_GEN_SIZE  0x1F
#define TRD_DIO_IN    6
#define TRD_CTRL      1
//#define TRD_DIO_IN
//! Подготовка TEST_CTRL

void TF_TestStrm::PrepareTestCtrl( void )
{
    U32 trd=1;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады TEST_CTRL\n&quot;) );

    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( !isFifoRdy )
        BlockMode |=0x1000;

    U32 block_mode=BlockMode;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 1 );

          //U32 mode0=pBrd-&gt;RegPeekInd( TRD_DIO_IN, 0 );
         // pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 2 );

          Sleep( 1 );

          //pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_MUX_CTRL, 1 );

          U32  val=SizeBlockOfBytes/4096;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_SIZE, val );

          if( block_mode &amp; 0x80 )
          {
            BRDC_printf( _BRDC(&quot;Используется сокращённая тестовая последовательность\r\n&quot;) );
          } else
          {
            BRDC_printf( _BRDC(&quot;Используется полная тестовая последовательность\r\n&quot;) );
          }


          if( Cnt1 || Cnt2 )
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, Cnt1 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, Cnt2 );
            float sp=1907.348632812 * (Cnt1-1)/(Cnt1+Cnt2-2);
            BRDC_printf( _BRDC(&quot;Установлено ограничение скорости формирования потока:  %6.1f МБайт/с \r\nREG_CNT1=%d  REGH_CNT2=%d   \r\n&quot;), sp, Cnt1, Cnt2 );
            if( block_mode&amp;0x1000 )
            {
             BRDC_printf( _BRDC(&quot;Установлен режим без ожидания готовности FIFO\r\n\r\n&quot;) );
            } else
            {
             BRDC_printf( _BRDC(&quot;Установлено ожидание готовности FIFO \r\n\r\n&quot;)        );
            }
          }  else
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, 0 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, 0 );
            BRDC_printf( _BRDC(&quot;Установлено формирование потока на максимальной скорости: 1907 МБайт/с \r\nУстановлено ожидание готовности FIFO \r\n\r\n&quot;)        );
          }


}

//! Запуск TestCtrl
void TF_TestStrm::StartTestCtrl( void )
{

          U32 ctrl=0x20;
          ctrl|=BlockMode;
          if( Cnt1 || Cnt2 )
           ctrl|=0x40;

          if( !isFifoRdy )
              ctrl |=0x1000;
        //  ctrl&amp;= ~0x1000;
         //BRDC_printf( &quot;TEST_CTRL: REG_GEN_CTRL = 0x%.4X \r\n&quot;, ctrl );
                
         pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, ctrl );  // Запуск DIO_IN

         //U32 mode0=pBrd-&gt;RegPeekInd( 6, 0 );  
         //mode0 |=0x30;
         //pBrd-&gt;RegPokeInd( 6, 0, mode0 );     // Запуск DIO_IN


}

//! Подготовка SDRAM
void TF_TestStrm::PrepareSDRAM( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={3, 4, 5, 17, 18, 36, 40, 42, 30, 13};
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    U32     DDR2_trdNo = 5;

    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 

    //----------- Reading SPD data ---------------------------------------------
    //{
    //  U32 Bytes_Num;
    //  U32 val;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, 0);
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //  Bytes_Num=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  Bytes_Num&amp;=0xFF;
    //  for(ii=0;ii&lt;Bytes_Num;ii++)
    //  {
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii);
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //      val=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //      BRDC_printf(&quot;Byte %03d: - 0x%02X\n&quot;, ii, val &amp; 0xFF);
    //  }
    //}


    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    }
    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 mode1=0;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
                    columns=spd_data[1] &amp; 0xFF; // Num of columns
                    columns=(columns-8) &amp; 7;
                    rows=spd_data[0] &amp; 0xFF; // Num of Rows
                    rows=(rows-8) &amp; 7;
                    {
                            U32 bank_width;
        
                            if ((spd_data[3] &amp; 0xFF)==4)
                                    bank_width = 2;
                            else
                                    bank_width = 3;
        
                            bank_width &amp;= 0xFF; // Num of Banks
                            banks=(bank_width==2) ? 0 : 1;
                    }
        
                    ranks=spd_data[2] &amp; 0x3; // Num of Ranks
                    ranks=(ranks==0) ? 0 : 1;

                    mode1=(rows&lt;&lt;2) | (columns&lt;&lt;5) | (ranks&lt;&lt;8) | (banks&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         BRDC_printf(_BRDC(&quot;COLUMNS :\t\t%d;\nROWS    :\t\t%d;\nBANKS   :\t\t%d;\nRANKS   :\t\t%d;\n&quot;),
            spd_data[1] &amp; 0xFF, spd_data[0] &amp; 0xFF, spd_data[3] &amp; 0xFF, (spd_data[2] &amp; 0x3)+1);
        
         BRDC_printf(_BRDC(&quot;MODE1 :\t\t0x%X\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    {
        U32 CAS_latency;
        float Twr;
        U32 Twr_value;
        U32 latency_reg;

        if (spd_data[4] &amp; 0x8)
            CAS_latency = 3;
        else if (spd_data[4] &amp; 0x10)
            CAS_latency = 4;
        else if (spd_data[4] &amp; 0x20)
            CAS_latency = 5;
        else if (spd_data[4] &amp; 0x40)
            CAS_latency = 6;
        else
             BRDC_printf( _BRDC(&quot;ERROR!: Неверное значение СAS\r\n&quot;));

        Twr = ((spd_data[5] &amp; 0xFF) &gt;&gt; 2) + ((spd_data[5] &amp; 0x3) * 0.25);
//      Twr_value = (U32)ceil(Twr * 0.250);
//      latency_reg = (Twr_value&lt;&lt;4) | CAS_latency;
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_LATENCY_REG, latency_reg);    // CONF_REG
         BRDC_printf(_BRDC(&quot;Twr=%f ns\n&quot;), Twr);
    }

    

    //----------------------------------------------------------------------------
    {
        U32 CAS_latency;
        float Trfc;
        U32 Subfield_A;
        U32 Subfield_B;
        U32 Trfc_value;

        Subfield_A=spd_data[6] &amp; 1;
        Subfield_B=(spd_data[6] &gt;&gt; 1) &amp; 7;

        Trfc=256*Subfield_A;
        switch (Subfield_B)
        {
        case 0 :
            Trfc+=0.0;
            break;
        case 1 :
            Trfc+=0.25;
            break;
        case 2 :
            Trfc+=0.33;
            break;
        case 3 :
            Trfc+=0.5;
            break;
        case 4 :
            Trfc+=0.66;
            break;
        case 5 :
            Trfc+=0.75;
            break;

        default:
            ;
        }
        Trfc+=spd_data[7] &amp; 0xFF;

//      Trfc_value = (U32)ceil(Trfc * 0.250);
         BRDC_printf(_BRDC(&quot;Trfc=%f ns\n&quot;), Trfc);
    }

    //----------------------------------------------------------------------------
    {
        U32 Tras=spd_data[8] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Tras=%d ns\n&quot;), Tras);
    }
    //----------------------------------------------------------------------------
    {
        U32 prim_width=spd_data[9] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Primary SDRAM width x%d \n&quot;), prim_width);
    }
    ///----------------------------------------------------------------------------

    //return;
    
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
        

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x0);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x1);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0x100C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0x140C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0x300C);

    //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0x0300);


        /*
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x3);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x0);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x10, 0x3); // CHAN 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x13, 0x81);    // FSRC 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x14, 0x0); // FDVR 
        */

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
    



    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
    {
        U32 status;
        U32 loop=0;
        do
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;
            
            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 300 ); loop++;
        }while( !(status &amp; 0x800));
    }
     BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
    {
        U32 DDR2_mode0;
        DDR2_mode0=pBrd-&gt;RegPeekInd( DDR2_trdNo, TRDIND_MODE0);
        DDR2_mode0|=0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO
        DDR2_mode0&amp;=~0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO


        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 2 );  // Сброс FIFO
        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 0 );  // Сброс FIFO

    //return;

        DDR2_mode0|=0x0030;
        //DDR2_mode0|=0x0010;
        BRDC_printf( _BRDC(&quot;DDR_mode0: %.4X \n&quot;), DDR2_mode0 );

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  

        //pBrd-&gt;RegPokeInd( DDR2_trdNo, 0, 0x2038 );  // Запуск DIO_IN
        //pBrd-&gt;RegPokeInd(ADC_trdNo, TRDIND_MODE1, 0x80);  // Переключение тетрады ADC на тестовую последовательность 
    }


}

//! Подготовка DDR3
void TF_TestStrm::PrepareDDR3( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={ 4, 5, 7, 8, 10, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 26, 27, 28, 29 };
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    //U32       DDR2_trdNo = 5;
    U32     DDR2_trdNo = this-&gt;trdNo;

    //BRDC_printf( _BRDC( &quot;\nТетрада памяти: %d   &quot;), DDR2_trdNo );

    // Проверка идентификатора тетрады 
    {
        U32 trdId = pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x100 );
        if( (0x9B == trdId) || (0x8F==trdId) )
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Ok\n\n&quot;), trdId );
        } else
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Error\n\n&quot;), trdId );
            throw( _BRDC( &quot;Тетрада TRD_DDR3x не обнаружена&quot;));
        }
    }


    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 



    
    ////for( ii=0; ii&lt;16; ii++ )
    //int xx=0;
    //for( ii=4; ;  )
    //{
    //  U32 adr=3;
    //  U32 data;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii );
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2 );

    //  data=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  //printf( &quot;%5d 0x%.2X  \n&quot;, ii, data );
    //  printf( &quot;%5d 0x%.2X  \r&quot;, xx, data ); xx++;
    //  Sleep( 100 );
    //}
    //

    U32 status;
    //for( ; ; )
    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2);
        /*
        for( ; ; )
        {
            status = pBrd-&gt;RegPeekDir( DDR2_trdNo, 0 );
            if( status &amp; 1 )
                break;
            Sleep( 2 );

        }
        */
        
        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
        printf( &quot;%d SPD[%d] = 0x%.2X  %d \n&quot;, ii, spd_addr[ii], spd_data[ii], spd_data[ii] );
    }

    // Проверка наличия SPD или имитатора SPD
    {
        if( (0xFF==spd_data[0]) || (0xFF==spd_data[1]) || (0xFF==spd_data[2]) )
        {
            throw( _BRDC( &quot;Память не установлена") );
        }

    }

        U32 mode1=0;

    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
        U32 size;
        U32 primary_bus;
        U32 sdram_widht;

        switch( (spd_data[0]&gt;&gt;4) &amp; 0x7 )
        {
            case 0: banks = 3; break;
            case 1: banks = 4; break;
            case 2: banks = 5; break;
            case 3: banks = 6; break;
            default: banks=0; break;
        }
        
        switch(spd_data[0] &amp; 0xF )
        {
            case 0: size=256; break;
            case 1: size=512; break;
            case 2: size=1024; break;
            case 3: size=2048; break;
            case 4: size=4096; break;
            case 5: size=8192; break;
            case 6: size=16384; break;
            default: size=0;

        }

        switch( (spd_data[1]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: rows=12; break;
            case 1: rows=13; break;
            case 2: rows=14; break;
            case 3: rows=15; break;
            case 4: rows=16; break;
            default: rows=0; break;
        }
    
        switch( (spd_data[1] &amp; 0x7 ) )
        {
            case 0: columns=9; break;
            case 1: columns=10; break;
            case 2: columns=11; break;
            case 3: columns=12; break;
            default: columns=0; break;
        }
    
    
        switch( (spd_data[2]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: ranks=1; break;
            case 1: ranks=2; break;
            case 2: ranks=3; break;
            case 3: ranks=4; break;
            default: ranks=0; break;
        }
        
        switch( (spd_data[2]) &amp; 0x7 )
        {
            case 0: sdram_widht=4; break;
            case 1: sdram_widht=8; break;
            case 2: sdram_widht=16; break;
            case 3: sdram_widht=32; break;
            default: ranks=0; break;
        }
        switch( (spd_data[3]) &amp; 0x7 )
        {
            case 0: primary_bus=8; break;
            case 1: primary_bus=16; break;
            case 2: primary_bus=32; break;
            case 3: primary_bus=64; break;
            default: primary_bus=0; break;
        }

                    mode1=((rows-8)&lt;&lt;2)&amp;0x1C;
                    mode1|= ((columns-8)&lt;&lt;5) &amp; 0xE0;
                    mode1|= ((ranks-1)&lt;&lt;8) ;
                    mode1|= (1&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         U32 total_size=size/8*primary_bus/sdram_widht*ranks;
         BRDC_printf(_BRDC(&quot;\nCOLUMNS \t\t%d\nROWS    \t\t%d\nBANKS   \t\t%d\nRANKS   \t\t%d\nSDRAM SIZE   \t\t%d \nSDRAM WITH \t\t%d\nPRIMARY BUS \t\t%d\nTOTAL SIZE \t\t%d [MB]\n&quot;),
                columns, rows, banks, ranks, size, sdram_widht, primary_bus, total_size );


        
         BRDC_printf(_BRDC(&quot;\nMODE1 :\t\t0x%X\n\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    



        {
            U32 mode3=0;
            if( SdramSource )
                mode3|=1;
            if( SdramFullSpeed )
                mode3|=0x20;

            if( SdramFifoOutRestart )
                mode3|=0x100;

            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    // управление источником и режимом полной скорости
        }

        
        pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0C, SdramTestSequence  );   // 0x100 - включение тестового режима





    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
     for( int kk=0; ; kk++ )
    {
        U32 status;
        U32 loop=0;
        int flag_init=0;
        for( int jj=0; jj&lt;8; jj++ )
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;

            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 200 ); loop++;

            // Проверка чтения регистра STATUS
            {
                if( 0xFFFF == status )
                {
                    BRDC_printf( _BRDC(&quot;\n\n&quot;)); 
                    throw( _BRDC( &quot;STATUS=0xFFFF - Ошибка чтения регистра STATUS&quot;));
                }
            }

            if( status &amp; 0x800) 
            {
                flag_init=1;
                break;
            }
        }
        
        if( 1==flag_init )
        {
         BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
         break;
        } else
        {
            //throw( _BRDC(&quot;Не удалось инициализировать DDR память&quot;) );
            BRDC_printf( _BRDC(&quot;Restart: %kk                  \r&quot;), kk );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; ~0x20000 );  // CONF_REG
            Sleep( 400 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; 0x20000 );   // CONF_REG
        }
    }
    {




        if( 1==SdramFifoMode )
        { // Режим FIFO 
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

            //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x14 ); // Режим FIFO
            BRDC_printf( _BRDC(&quot;\r\nРежим FIFO\r\n&quot;)  );
        } else
        { // Режим с автоматическим чтением

            // Начало активной зоны
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, SdramAzBase &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, SdramAzBase &gt;&gt; 16 );

            U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
            U32 AzEnd;

            if( -1==SdramAzSize ) 
            {
                AzEnd= SdramAzBase + size - 1;
            } else
            {
                AzEnd= SdramAzBase + SdramAzSize*(1024/4) - 1;
            }

            SdramAzSizeOfKb = (AzEnd+1-SdramAzBase)/(256);
            BRDC_printf( _BRDC(&quot;\r\nРежим с автоматическим чтением\r\n&quot;)  );
            BRDC_printf( _BRDC(&quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot;), SdramAzBase  );
            BRDC_printf( _BRDC(&quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot;), AzEnd  );
            BRDC_printf( _BRDC(&quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot;), SdramAzSizeOfKb/1024, SdramAzSize );
            
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, AzEnd &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, AzEnd &gt;&gt; 16 );

        }
    

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 2 );  // Сброс FIFO

        if( SdramFifoOutRestart )
        {
            U32 mode3=0;
            mode3=pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x0B );    
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 | 0x200 );    // сброс входного FIFO
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    
        }

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 0 );  

    }


}


//! 
#define TRDIND_ID 0x100
#define TRDIND_INSTNUM 0x107
#define TRD_DDR4_ID 0xE7

int TF_TestStrm::PrepareDDR4( void )
{
    BRDCHAR log_out[1024];
    //int ret;

    U32 ii;
    U32 trdId;
    U32 trdInst;

    U32     spd_addr[] = { 2, 3, 4, 5, 12, 13 };
    U32     spd_data[sizeof( spd_addr ) / sizeof( U32 )];
    U32     confreg;

    ////Поиск тетрады TRD_DDR4
    //for (ii = 1; ii&lt;8; ii++)
    //{
    //  trdId = pBrd-&gt;RegPeekInd( ii, TRDIND_ID );
    //  if (trdId == TRD_DDR4_ID)
    //  {
    //      trdInst = pBrd-&gt;RegPeekInd( ii, TRDIND_INSTNUM );
    //      if (trdInst == m_SdramInst)
    //      {
    //          trdDDR4 = ii;
    //          break;
    //      }
    //  }
    //}

    //if (trdDDR4 == 0)
    //{
    //  BRDC_printf( _BRDC( &quot;ERROR : Тетрада DDR4 не нейдена \n&quot; ) );
    //  return -1;
    //}
    //else
    //  BRDC_printf( _BRDC( &quot;Номер тетрада DDR4 : %d\n&quot; ), trdDDR4 );

    U32 trdDDR4 = this-&gt;trdNo;

    // Сброс тетрады 
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 1 );
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 0 );

    //Чтение данных ПЗУ SPD

    for (ii = 0; ii&lt;sizeof( spd_addr ) / sizeof( U32 ); ii++)
    {
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_ADDR, spd_addr[ii] );
        //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_SPD_CTRL, 1);
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_CTRL, 2 );

        spd_data[ii] = pBrd-&gt;RegPeekInd( trdDDR4, TRDIND_SPD_DATA );
    }

    // Byte 2
    // Проверка типа памяти (DDR4 SDRAM - 0xC) 
    spd_data[0] &amp;= 0xFF;
    if (spd_data[0] != 0xC)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Неверный тип памяти (0x%X). Ожидается 0xC\r\n&quot; ), spd_data[0] );
        throw(log_out);
    }

    // Byte 3
    // Проверка типа модуля
    spd_data[1] &amp;= 0x7;
    if (spd_data[1] != 0x3)
    {
        switch (spd_data[1])
        {
        case 0x0:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UNDEFINED\&quot;\r\n&quot; ) );
            break;
        case 0x1:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;RDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x2:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x3: //тип модуля (SO-DIMM - 0x3)
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;SODIMM\&quot;\r\n&quot; ) );
            break;
        case 0x4:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;LRDIMM\&quot;\r\n&quot; ) );
            break;
        default: break;
        }
    }

    // Byte 4
    // Total SDRAM capacity, in megabits
    U32 sdram_capacity;
    switch (spd_data[2] &amp; 0xF)
    {
    case 0:
        sdram_capacity = 256;
        break;
    case 1:
        sdram_capacity = 512;
        break;
    case 2:
        sdram_capacity = 1024;
        break;
    case 3:
        sdram_capacity = 2048;
        break;
    case 4:
        sdram_capacity = 4096;
        break;
    case 5:
        sdram_capacity = 8198;
        break;
    case 6:
        sdram_capacity = 16384;
        break;
    case 7:
        sdram_capacity = 32768;
        break;
    case 8:
        sdram_capacity = 12288; // 12Gb
        break;
    case 9:
        sdram_capacity = 24576; // 24Gb
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти, Мбит):&quot; ), sdram_capacity );

    U32 bank_addr_bits = (spd_data[2] &gt;&gt; 4) &amp; 0x3;
    bank_addr_bits += 2;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса банка):&quot; ), bank_addr_bits );

    U32 bank_group_bits = (spd_data[2] &gt;&gt; 6) &amp; 0x3;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число груп банков):&quot; ), bank_group_bits );


    // Byte 5
    U32 col_addr_bits = spd_data[3] &amp; 0x7;
    col_addr_bits += 9;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса колонки):&quot; ), col_addr_bits );

    U32 row_addr_bits = (spd_data[3] &gt;&gt; 3) &amp; 0x7;
    row_addr_bits += 12;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса строки):&quot; ), row_addr_bits );


    // Byte 12
    // Организация модуля
    U32 sdram_width;
    switch (spd_data[4] &amp; 0x7)
    {
    case 0:
        sdram_width = 4;
        break;
    case 1:
        sdram_width = 8;
        break;
    case 2:
        sdram_width = 16;
        break;
    case 3:
        sdram_width = 32;
        break;
    default:;
    }
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины памяти):&quot; ), sdram_width );

    // Number of Package Panks per DIMM
    U32 ranks = (spd_data[4] &gt;&gt; 3) &amp; 0x7;
    ranks += 1;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число ранков):&quot; ), ranks );

    // Byte 13
    // Module Memory Bus Width
    U32 primary_bus_width;
    switch (spd_data[5] &amp; 0x7)
    {
    case 0:
        primary_bus_width = 8;
        break;
    case 1:
        primary_bus_width = 16;
        break;
    case 2:
        primary_bus_width = 32;
        break;
    case 3:
        primary_bus_width = 64;
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины модуля):&quot; ), primary_bus_width );

    U32 module_capacity = (sdram_capacity / 8)*(primary_bus_width / sdram_width)*ranks;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти модуля МБайт)&quot; ), module_capacity );

    //g_SdramSize = module_capacity * 262144;

    U32 mode1 = 0;
    mode1 |= ((row_addr_bits - 8) &amp; 0x7) &lt;&lt; 2;
    mode1 |= ((col_addr_bits - 8) &amp; 0x7) &lt;&lt; 5;
    mode1 |= (ranks == 1) ? 0 : 0x100;
    mode1 |= 0x2200;

    // Разрешение инициализации памяти
    //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_MODE1, 0);
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE1, mode1 );

    // Ожидание окончания инициализации памяти DDR4
    BRDC_printf( _BRDC( &quot;\n\t%-46s\n&quot; ), _BRDC( &quot;Инициализации модуля DDR4...&quot; ) );
    int attempt;
    int attempt_max = 100;
    U32 status;

    for (attempt = 0; attempt&lt;attempt_max; attempt++)
    {
        status = pBrd-&gt;RegPeekDir( trdDDR4, TRDREG_STATUS );

        if (status &amp; 0x800)
            break;
        else
            Sleep( 100 );
    }

    if (attempt == attempt_max)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Первышен интервал ожидания инициализации модуля DDR4\r\n&quot; ) );
        throw(log_out);
    }

    if (SdramFifoMode == 1)
    {
        // Установка режима FIFO
        U32 mode2 = 0x10; // FIFO_MODE
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );
        BRDC_printf( _BRDC( &quot;\t%-46s\n&quot; ), _BRDC( &quot;Режим FIFO&quot; ) );
    }
    else
    {
        // Режим активной зоны
        U32 mode2 = 0;
        //Установка блокировки сброса входного FIFO
        //mode2 |= (SdramFifoInRstBlock == 1) ? 0x100 : 0;
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );

        U32 azbase_reg_l = SdramAzBase &amp; 0xFFFF;
        U32 azbase_reg_h = (SdramAzBase &gt;&gt; 16) &amp; 0xFFFF;

        U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
        U32 AzEnd;

        if (-1 == SdramAzSize)
        {
            AzEnd = SdramAzBase + size - 1;
        }
        else
        {
            AzEnd = SdramAzBase + SdramAzSize*(1024 / 4) - 1;
        }

        SdramAzSizeOfKb = (AzEnd + 1 - SdramAzBase) / (256);
        BRDC_printf( _BRDC( &quot;\r\nРежим с автоматическим чтением\r\n&quot; ) );
        BRDC_printf( _BRDC( &quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot; ), SdramAzBase );
        BRDC_printf( _BRDC( &quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot; ), AzEnd );
        BRDC_printf( _BRDC( &quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
&quot;</span> );</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isFdspShowMgtErr&quot;</span>,    <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a7f4911e79e8465f2a4dc995e15915602">isFdspShowMgtErr</a>, <span class="stringliteral">&quot; 1 -отображение счётчика ошибок MGT&quot;</span> );</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isAdmCh0Start&quot;</span>,   <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a22e4e3d521ecd4bb8bdece997e7e61c1">isAdmCh0Start</a>, <span class="stringliteral">&quot;1 - разрешение передачи через канал 0 ПЛИС ADM&quot;</span> );</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isAdmCh0Prs&quot;</span>, <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a0c1727074bef33bf3176ceb484e81179">isAdmCh0Prs</a>, <span class="stringliteral">&quot;1 - включение тестового режима для канала 0 ПЛИС ADM&quot;</span> );</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isAdmCh1Prs&quot;</span>, <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a8100e0416b3a8ea04f5f55cadfea3059">isAdmCh1Prs</a>, <span class="stringliteral">&quot;1 - включение тестового режима для канала 1 ПЛИС ADM&quot;</span> );</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isFdspCh0Prs&quot;</span>,    <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae087ee4809a3e56b5224bb4ee4d3fc4c">isFdspCh0Prs</a>, <span class="stringliteral">&quot;1 - включение тестового режима для канала 0 ПЛИС ЦОС  );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1Start&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh1Start, &quot;1 - разрешение передачи через канал 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh1Prs&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspCh1Prs, &quot;1 - включение тестового режима для канала 1 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0FullSpeed&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh0FullSpeed, &quot;1 -включение максимальной скорости для канала 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1FullSpeed&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh1FullSpeed, &quot;1 - включение максимальной скорости для канала 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh0FullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCh0FullSpeed, &quot;1 - включение максимальной скорости для канала 0 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh1FullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCh1FullSpeed, &quot;1 - включение максимальной скорости для канала 1 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtCheck&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtCheck, &quot;1 - проверка потока данных на соответствие PSD256&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtReady&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtReady, &quot;1 - установка постоянной готовности к приёму по MGT&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspSysmon&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspSysmon, &quot;1 - чтение регистров системного монитора на ПЛИС ЦОС" );


    array_cfg[ii++]=STR_CFG(  0, &quot;isSdramEnable&quot;,   &quot;0&quot;,  (U32*)&amp;isSdramEnable, &quot;Инициализация SDRAM: 0 - нет, 1 - SODIMM0, 3 - SODIMM0 и SODIMM1&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram0Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram0Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram0TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram0Adr, &quot;Начальный адрес для проверки памяти&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram1Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram1Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram1TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram1Adr, &quot;Начальный адрес для проверки памяти&quot; );


    m_sAdcIni=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdcIni&quot;,      &quot;&quot;, (U32*)&amp;m_sAdcIni, &quot;Имя файла инициализации АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdcPrepare&quot;,    &quot;0&quot;,  (U32*)&amp;isAdcPrepare, &quot;1 - подготовка субмодуля АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;MaskMode0&quot;,   &quot;0x2018&quot;,  (U32*)&amp;m_MaskMode0, &quot;Маска для программирования регистра MODE0 при запуске" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isRemoteEnable&quot;,  &quot;0&quot;,  (U32*)&amp;m_isRemoteEnable, &quot;1 - разрешение установки соединения с удалённой ПЛИС&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFillAfterCheck&quot;,    &quot;0&quot;,  (U32*)&amp;m_isFillAfterCheck, &quot;1 - заполнение памяти после проверки&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isCheckCompletion&quot;,   &quot;0&quot;,  (U32*)&amp;m_isCheckCompletion, &quot;1 - проверка CompletionTimeout&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSimulink&quot;,  &quot;0&quot;,    (U32*)&amp;m_isSimulink, &quot;1 - подключение к Simulink&quot; );

    

    max_item=ii;

   {
    char str[1024];
    for( int ii=0; ii&lt;max_item; ii++ )
    {
        sprintf( str, &quot;%s  %s&quot;, array_cfg[ii].name, array_cfg[ii].def );
        GetParamFromStr( str );
    }


   }

}

//! Расчёт параметров
void TF_TestStrm::CalculateParams( void )
{
    SizeBlockOfBytes = SizeBlockOfWords * 4;                        // Размер блока в байтах
    SizeBuferOfBytes    = CntBlockInBuffer * SizeBlockOfBytes  ;    // Размер буфера в байтах
    SizeStreamOfBytes   = CntBuffer * SizeBuferOfBytes;             // Общий размер буфера стрима

    ShowParam();
}

//! Отображение параметров
void TF_TestStrm::ShowParam( void )
{

    if( 1==isShowParam )
    {
        TF_WorkParam::ShowParam();

        BRDC_printf( _BRDC(&quot;Общий размер буфера стрима: %d МБ\n\n&quot;), SizeStreamOfBytes/(1024*1024) );
    }

    if( isWriteFile )
    {
        __int64 file_size = SizeBuferOfBytes;
        file_size *=FileBufferMax;

        __int64 disk_size = SizeBuferOfBytes;
        disk_size *=DiskBufferMax;

        __int64 file_cnt = disk_size/file_size;
        __int64 file_cnt_x =disk_size%file_size;

        if( file_cnt_x )
            file_cnt++;

        file_size /=1024*1024;
        disk_size /=1024*1024;

        BRDC_printf( _BRDC( &quot;Размер одного файла:   %10I64d МБ\n&quot;), file_size );
        BRDC_printf( _BRDC( &quot;Общий размер данных:   %10I64d МБ\n&quot;), disk_size );
        BRDC_printf( _BRDC( &quot;Число  файлов:   %I64d \n\n&quot;), file_cnt );
    }
}


U32 TF_TestStrm::Execute( void )
{
    rd0.testBuf.buf_check_start( 32, 64 );

    
    if( isWriteFile )
        BufWriteStart();

    //Sleep( 100 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

    
    //if( 1==isFdspOutCh0 )
    /*
    {
        //pBrd-&gt;RegPokeInd( 8, 11, 0x17 ); // включение тестового режима FI0
        //pBrd-&gt;RegPokeInd( 8, 11, 0x07 );

        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );
    } 
    */
    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();


    U32 trd=4;
    
    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );


    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );

    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    Sleep( 1 );
    */

    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();

    /*
    if( isSdram0Test )
        Sdram0Start();

    if( isSdram0Test )
        Sdram1Start();
    */

    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x02 ); // разрешение анализа готовности FIFO в тетраде TRD_DDR3x
        //  pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        } else
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x01 ); // разрешение анализа готовности FIFO в тетраде TRD_FDSP
        }
    }


    U32 *ptrBuf0=pBrd-&gt;StreamGetBufByNum( rd0.Strm, 0 );

    m_TimeBlockStart=GetTickCount();

    pBrd-&gt;StreamStart( rd0.Strm );

    //{
    //  U32 mode3=pBrd-&gt;RegPeekInd( 5, 0x0B );
    //  //mode3|=0x40;
    //  mode3&amp;=~0x40;
    //  pBrd-&gt;RegPokeInd( 5, 0x0B, mode3 );
    //  BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n MODE3: 0x%.4X \n&quot;), mode3 );
    //}

    //Sleep(1);
    /*
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }
    */
    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        }
    }

    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0Enable();

    if( isAdmCh1Start )
        m_pFDSP-&gt;Ch1Enable();
    


    if( isTestCtrl )
    {
        StartTestCtrl();
    }


    if( isAdmReg2 )
        PrepareAdmReg( fnameAdmReg2, 0 );

    if( isFdsp )
        m_pFDSP-&gt;SetFullSpeedMode( isAdmCh0FullSpeed, isAdmCh1FullSpeed, isFdspCh0FullSpeed, isFdspCh1FullSpeed );

    if( isSdram0Test ) 
        Sdram0Start();

    if( isSdram1Test ) 
        Sdram1Start();

    //pBrd-&gt;RegPokeInd( 9, 0x10, 0x020 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );  

    
    //if( 1==isFdspOutCh0 )
    {
        /*
        pBrd-&gt;RegPokeInd( 8, 11, 0x17 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        */

        //pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        //pBrd-&gt;RegPokeInd( 9, 0x10, 0 );

        //pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС
      //pBrd-&gt;RegPokeInd( 9, 0, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС

        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        //pBrd-&gt;RegPokeInd( 8, 9, 0x100 );  // запуск потока из ПЛИС ЦОС
  } 

    if( isFdspMgtReady )
    {
        pBrd-&gt;RegPokeInd( 8, 0x3E0, 0x10 );
    }

    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 1  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }

    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }

    if( isAdcPrepare )
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( 4, 0, mode0 );
    }


    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 2  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }



    flagFirstBlock=0;
    rd0.time_last=rd0.time_start=GetTickCount();

    sdram0.time_last=sdram0.time_start=rd0.time_start;
    sdram1.time_last=sdram1.time_start=rd0.time_start;
    mgt.time_last=mgt.time_start=rd0.time_start;        

    U32 current_time;
    for( ; ; )
    {
        if( Terminate )
        {
            //printf( &quot;\nTerminate=%d\n&quot;, Terminate );
            break;
        }

        ReceiveData( &amp;rd0 );
        current_time = GetTickCount();
        CalculateVelocity( &amp;sdram0, current_time, 10000, 2 );
        CalculateVelocity( &amp;sdram1, current_time, 10000, 2 );
        CalculateVelocity( &amp;mgt, current_time, 10000, 1 );

        //Sleep( 100 );
    }

    if( isWriteFile )
        BufWriteStop();

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    if( isTestCtrl )
    {
        pBrd-&gt;RegPokeInd( 1, 0x1E, 0 );
        pBrd-&gt;RegPokeInd( 1, 0x1C, 0 );
    }


    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    Sleep( 1400 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );   
    

    lc_status=4;
    Sleep( 100 );
    return 1;
}




void TF_TestStrm::ReceiveData(  ParamExchange *pr )
{
    U32 *ptr;
    U32 *ptrBlock;
    U32 mode=0;
    mode |= pr-&gt;DataType&lt;&lt;8;
    mode |= pr-&gt;DataFix&lt;&lt;7;

    int ret;
    int kk;

    //pr-&gt;BlockRd++;
    //Sleep( 10 );
    //return;

    for( kk=0; kk&lt;16; kk++ )
    {

        if( Terminate )
        {
            break;
        }

        ret=pBrd-&gt;StreamGetBuf( pr-&gt;Strm, &amp;ptr );
        if( ret )
        { // Проверка буфера стрима

            if( m_TimeBlockIndex&lt;32 )
            {
                U32 curr_time = GetTickCount();
                m_TimeBlockReceive[m_TimeBlockIndex]=curr_time;
                m_TimeBlockIndex++;
            }

            m_ptrCurrentBlock = ptr;
            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_start();

            SetEvent( m_EventCheck0Start );
            //SetEvent( m_EventCheck1Start );
            //SetEvent( m_EventCheck2Start );
            //SetEvent( m_EventCheck3Start );

            if( 0==flagFirstBlock )
            {
                currentTime=rd0.time_last=rd0.time_start=GetTickCount();
                flagFirstBlock=1;

                FILE *outFile = fopen( &quot;first_data.bin&quot;, &quot;wb&quot; );
                fwrite(  ptr, 32768, 1, outFile );
                fclose( outFile );
            }

            if( isWriteFile )
            {
                ret=BufWrite( ptr, SizeBuferOfBytes );
                if( ret )
                    Stop();
            }

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                ptrBlock=ptr+ii*SizeBlockOfWords;
                if( isIsvi )
                    IsviStep( ptrBlock );

                if( 1==isTest )
                    pr-&gt;testBuf.buf_check_psd( ptrBlock, SizeBlockOfWords );
                    //int a=0;
                else if( 2==isTest )
                    pr-&gt;testBuf.buf_check( ptrBlock, pr-&gt;BlockRd, SizeBlockOfWords, BlockMode );
                else if( 6==isTest )
                    pr-&gt;testBuf.buf_check_psd128_low( ptrBlock, SizeBlockOfWords );
                else if( 7==isTest )
                {
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 0 );
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                }
                else if( 8==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                }
                else if( 9==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                    int ret;
                    ret=pr-&gt;testBuf.buf_check_cnt256_single( ptrBlock, SizeBlockOfWords );
                    //if( ret )
                    //  this-&gt;Stop();
                }
                pr-&gt;BlockRd++;
            }

             if( (6==isTest) || (7==isTest) || (8==isTest) )
             {
                int flag1=0;
                int flag2=0;
                int flag3=0;

                Sleep(1);

                HANDLE aHandle[4] = { m_EventCheck0Result, m_EventCheck1Result, m_EventCheck2Result, m_EventCheck3Result };

                for( ; ; )
                {
                    //int ret1=WaitForSingleObject( m_EventCheck1Result, 0 );
                    //int ret2=WaitForSingleObject( m_EventCheck2Result, 0 );
                    //int ret3=WaitForSingleObject( m_EventCheck3Result, 0 );
                    ret = WaitForMultipleObjects( 1, aHandle, TRUE, 200 );
                    if( Terminate )
                    {
                        break;
                    }
                    if( (WAIT_OBJECT_0&lt;=ret) &amp;&amp; ((WAIT_OBJECT_0+3)&gt;=ret) )
                    {
                        break;
                    }
                    //Sleep(1);
                }
             }


            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_step();

            if( m_isFillAfterCheck )
            {
                U32 *dst=ptr;
                for( int ii=0; ii&lt;SizeBlockOfWords*CntBlockInBuffer; ii++ )
                {
                    *ptr++=0xBBBBBBBB;
                }
            }


            if( isAgreeMode )
            {
                //getch();
                pBrd-&gt;StreamGetBufDone( pr-&gt;Strm );
            }

            if( (isRestart&gt;=1) &amp;&amp; (pr-&gt;BlockRd==(CntBuffer*CntBlockInBuffer) ) )
            {
                Sleep( 100 );
                if( 0==SdramFifoOutRestart )
                    pr-&gt;testBuf.restart();
                if( 1==isRestart )
                 RestartAdc();
                else if( 2==isRestart )
                    RestartTrd();
                else if( 3==isRestart )
                    RestartTrdAndSdram();
            }

        } else
        {
            //Sleep( 0 );
            pr-&gt;freeCycle++;
            break;
        }
    }
    Sleep( 0 );

    
    currentTime = GetTickCount();
    if( (currentTime - pr-&gt;time_last)&gt;4000 )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*SizeBlockOfBytes/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v;

        v = 1000.0*(pr-&gt;BlockRd)*SizeBlockOfBytes/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
        pr-&gt;freeCycleZ=pr-&gt;freeCycle;
        pr-&gt;freeCycle=0;
    
    }
    //Sleep(1);
    

}



U32 TF_TestStrm::ExecuteCheck0( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck0Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck0Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck1( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck1Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck1Result );
        }

    }

    return 0;
}

U32 TF_TestStrm::ExecuteCheck2( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck2Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck2Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck3( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck3Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck3Result );
        }

    }

    return 0;
}


void TF_TestStrm::PrepareAdm( void )
{
    U32 trd=trdNo;
    U32 ii;
    U32 id, id_mod, ver;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады\n&quot;) );


    id = pBrd-&gt;RegPeekInd( trd, 0x100 );
    id_mod = pBrd-&gt;RegPeekInd( trd, 0x101 );
    ver = pBrd-&gt;RegPeekInd( trd, 0x102 );

    //pBrd-&gt;RegPokeInd( trd, 0, 0x2038 );

    BRDC_printf( _BRDC(&quot;\nТетрада %d  ID: 0x%.2X MOD: %d  VER: %d.%d \n\n&quot;),
        trd, id, id_mod, (ver&gt;&gt;8) &amp; 0xFF, ver&amp;0xFF );

    BRDC_printf( _BRDC(&quot; Сброс тетрады TRD %2d &quot;), trd );
    pBrd-&gt;RegPokeInd( trd, 0, 1 );
    for( int ii=1; ii&lt;32; ii++ )
    {
        pBrd-&gt;RegPokeInd( trd, ii, 0 );
    }
    pBrd-&gt;RegPokeInd( trd, 0, 0 );
    BRDC_printf( _BRDC(&quot; - Ok\n&quot;) );


    {
        U32 reg2F0;
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x4383 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x000 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

    }

    //if( fnameDDS )
    //  PrepareDDS();


    if( isMainTest )
        PrepareMain();


    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( isTestCtrl )
        PrepareTestCtrl();
    

    //if( isFMC )
    //  PrepereFMC();

    if( isAdcPrepare )
        PrepareAdc( m_sAdcIni );

    if( isAdmReg )
        PrepareAdmReg( fnameAdmReg, 1 );

    if( 1==isSdram )
        PrepareDDR3();

    if(2==isSdram )
        PrepareSDRAM();

    if(4 == isSdram)
        PrepareDDR4();

    if( isFdsp )
        PrepareFDSP();

    IsviStatus=0;
    IsviCnt=0;
    isIsvi=0;
    if( fnameIsvi )
    {
        IsviStatus=1;
        isIsvi=1;
    }
    /*
    pBrd-&gt;RegPokeInd( trd, 25, 3 );
    pBrd-&gt;RegPokeInd( trd, 16, 3 );
    pBrd-&gt;RegPokeInd( trd, 0x13, 0);
    pBrd-&gt;RegPokeInd( trd, 28, 0 );
    */
    //pBrd-&gt;RegPokeInd( trd, 0x1B, 0x100 );

//      pBrd-&gt;RegPokeInd( trdSdram, 0, 1 );

    //PrepareSwitch();

}




//! Подготовка MAIN
void TF_TestStrm::PrepareMain( void )
{

    BRDC_printf( _BRDC(&quot;В тетраде MAIN установлен режим формирования псевдослучайной последовательности\n&quot;) );
    pBrd-&gt;RegPokeInd( 0, 12, 1 );  // Регистр TEST_MODE[0]=1 - режим формирования псевдослучайной последовательности
    pBrd-&gt;RegPokeInd( 0, 0, 2 );   // Сброс FIFO - перевод в начальное состояние
 Sleep( 1 );
    pBrd-&gt;RegPokeInd( 0, 0, 0 );
    Sleep( 1 );
}

void TF_TestStrm::IsviStep( U32* ptr )
{
    int ii;
    if( (1==IsviStatus) || (4==IsviStatus ) )
    {
        for( ii=0; ii&lt;SizeBlockOfWords; ii++ ) bufIsvi[ii]=ptr[ii];
        IsviStatus++;
    }
}

void TF_TestStrm::WriteFlagSinc(int flg, int isNewParam)
{
    int fs = -1;
    int val[2];

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    val[0] = flg;
    val[1] = isNewParam;
    write( fs, val, 8 );
    close( fs );
}

int  TF_TestStrm::ReadFlagSinc(void)
{
    int fs = -1;
    int flg;

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    read( fs, &amp;flg, 4 );
    close( fs );

    return flg;
}

void TF_TestStrm::WriteDataFile( U32 *pBuf, U32 sizew )
{
    char fname[256];
    sprintf( fname, &quot;%s.bin&quot;, fnameIsvi );
    int     fl = sopen(fname, O_WRONLY|O_BINARY|O_CREAT|O_TRUNC, SH_DENYNO, S_IWRITE|S_IREAD);
    U32     ii;

    if( fl==-1 )
    {
        return;
    }

    
    write( fl, pBuf, sizew*4 );

    write( fl, IsviHeaderStr, IsviHeaderLen );

    close( fl );
}


U32 TF_TestStrm::ExecuteIsvi( void )
{
    for( ; ; )
    {
        if( Terminate )
        {
            break;
        }


        int ii;
        int rr;
        switch( IsviStatus )
        {
            case 2: // Подготовка суффикса
                {
                    IsviHeaderStr[0]=0;
                    /*
                    switch( IsviHeaderMode )
                    {
                        case 1:  SetFileHeaderDdc( SizeBlockOfWords, IsviHeaderStr ); break;
                        case 2:  SetFileHeaderAdc( SizeBlockOfWords, IsviHeaderStr ); break;
                    }
                    */
                    IsviHeaderLen = strlen( IsviHeaderStr );
                    WriteFlagSinc(0,0);
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0xffffffff);

                    IsviCnt++;
                    IsviStatus=3;
                }
                break;

            case 3:
                {
                  rr=ReadFlagSinc();
                  if( 0==rr )
                      IsviStatus=4;

                }
                break;

            case 4:
                // Ожидание получения данных
                Sleep( 100 );
                break;

            case 5:
                {
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0 );
                    IsviStatus=3;
                    IsviCnt++;
                }
                break;

        }

        Sleep( 100 );
    }
    IsviStatus=100;
    return 0;
}

/*
//! Подготовка DDS
void TF_TestStrm::PrepareDDS( void )
{

    if( pDds )
        delete pDds;

    pDds = new TF_TestDDS( fnameDDS );
}
*/

#define TRD_CTRL 1

#define REG_MUX_CTRL  0x0F
#define REG_GEN_CNT1  0x1A
#define REG_GEN_CNT2  0x1B
#define REG_GEN_CTRL  0x1E
#define REG_GEN_SIZE  0x1F
#define TRD_DIO_IN    6
#define TRD_CTRL      1
//#define TRD_DIO_IN
//! Подготовка TEST_CTRL

void TF_TestStrm::PrepareTestCtrl( void )
{
    U32 trd=1;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады TEST_CTRL\n&quot;) );

    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( !isFifoRdy )
        BlockMode |=0x1000;

    U32 block_mode=BlockMode;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 1 );

          //U32 mode0=pBrd-&gt;RegPeekInd( TRD_DIO_IN, 0 );
         // pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 2 );

          Sleep( 1 );

          //pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_MUX_CTRL, 1 );

          U32  val=SizeBlockOfBytes/4096;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_SIZE, val );

          if( block_mode &amp; 0x80 )
          {
            BRDC_printf( _BRDC(&quot;Используется сокращённая тестовая последовательность\r\n&quot;) );
          } else
          {
            BRDC_printf( _BRDC(&quot;Используется полная тестовая последовательность\r\n&quot;) );
          }


          if( Cnt1 || Cnt2 )
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, Cnt1 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, Cnt2 );
            float sp=1907.348632812 * (Cnt1-1)/(Cnt1+Cnt2-2);
            BRDC_printf( _BRDC(&quot;Установлено ограничение скорости формирования потока:  %6.1f МБайт/с \r\nREG_CNT1=%d  REGH_CNT2=%d   \r\n&quot;), sp, Cnt1, Cnt2 );
            if( block_mode&amp;0x1000 )
            {
             BRDC_printf( _BRDC(&quot;Установлен режим без ожидания готовности FIFO\r\n\r\n&quot;) );
            } else
            {
             BRDC_printf( _BRDC(&quot;Установлено ожидание готовности FIFO \r\n\r\n&quot;)        );
            }
          }  else
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, 0 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, 0 );
            BRDC_printf( _BRDC(&quot;Установлено формирование потока на максимальной скорости: 1907 МБайт/с \r\nУстановлено ожидание готовности FIFO \r\n\r\n&quot;)        );
          }


}

//! Запуск TestCtrl
void TF_TestStrm::StartTestCtrl( void )
{

          U32 ctrl=0x20;
          ctrl|=BlockMode;
          if( Cnt1 || Cnt2 )
           ctrl|=0x40;

          if( !isFifoRdy )
              ctrl |=0x1000;
        //  ctrl&amp;= ~0x1000;
         //BRDC_printf( &quot;TEST_CTRL: REG_GEN_CTRL = 0x%.4X \r\n&quot;, ctrl );
                
         pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, ctrl );  // Запуск DIO_IN

         //U32 mode0=pBrd-&gt;RegPeekInd( 6, 0 );  
         //mode0 |=0x30;
         //pBrd-&gt;RegPokeInd( 6, 0, mode0 );     // Запуск DIO_IN


}

//! Подготовка SDRAM
void TF_TestStrm::PrepareSDRAM( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={3, 4, 5, 17, 18, 36, 40, 42, 30, 13};
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    U32     DDR2_trdNo = 5;

    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 

    //----------- Reading SPD data ---------------------------------------------
    //{
    //  U32 Bytes_Num;
    //  U32 val;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, 0);
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //  Bytes_Num=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  Bytes_Num&amp;=0xFF;
    //  for(ii=0;ii&lt;Bytes_Num;ii++)
    //  {
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii);
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //      val=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //      BRDC_printf(&quot;Byte %03d: - 0x%02X\n&quot;, ii, val &amp; 0xFF);
    //  }
    //}


    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    }
    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 mode1=0;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
                    columns=spd_data[1] &amp; 0xFF; // Num of columns
                    columns=(columns-8) &amp; 7;
                    rows=spd_data[0] &amp; 0xFF; // Num of Rows
                    rows=(rows-8) &amp; 7;
                    {
                            U32 bank_width;
        
                            if ((spd_data[3] &amp; 0xFF)==4)
                                    bank_width = 2;
                            else
                                    bank_width = 3;
        
                            bank_width &amp;= 0xFF; // Num of Banks
                            banks=(bank_width==2) ? 0 : 1;
                    }
        
                    ranks=spd_data[2] &amp; 0x3; // Num of Ranks
                    ranks=(ranks==0) ? 0 : 1;

                    mode1=(rows&lt;&lt;2) | (columns&lt;&lt;5) | (ranks&lt;&lt;8) | (banks&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         BRDC_printf(_BRDC(&quot;COLUMNS :\t\t%d;\nROWS    :\t\t%d;\nBANKS   :\t\t%d;\nRANKS   :\t\t%d;\n&quot;),
            spd_data[1] &amp; 0xFF, spd_data[0] &amp; 0xFF, spd_data[3] &amp; 0xFF, (spd_data[2] &amp; 0x3)+1);
        
         BRDC_printf(_BRDC(&quot;MODE1 :\t\t0x%X\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    {
        U32 CAS_latency;
        float Twr;
        U32 Twr_value;
        U32 latency_reg;

        if (spd_data[4] &amp; 0x8)
            CAS_latency = 3;
        else if (spd_data[4] &amp; 0x10)
            CAS_latency = 4;
        else if (spd_data[4] &amp; 0x20)
            CAS_latency = 5;
        else if (spd_data[4] &amp; 0x40)
            CAS_latency = 6;
        else
             BRDC_printf( _BRDC(&quot;ERROR!: Неверное значение СAS\r\n&quot;));

        Twr = ((spd_data[5] &amp; 0xFF) &gt;&gt; 2) + ((spd_data[5] &amp; 0x3) * 0.25);
//      Twr_value = (U32)ceil(Twr * 0.250);
//      latency_reg = (Twr_value&lt;&lt;4) | CAS_latency;
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_LATENCY_REG, latency_reg);    // CONF_REG
         BRDC_printf(_BRDC(&quot;Twr=%f ns\n&quot;), Twr);
    }

    

    //----------------------------------------------------------------------------
    {
        U32 CAS_latency;
        float Trfc;
        U32 Subfield_A;
        U32 Subfield_B;
        U32 Trfc_value;

        Subfield_A=spd_data[6] &amp; 1;
        Subfield_B=(spd_data[6] &gt;&gt; 1) &amp; 7;

        Trfc=256*Subfield_A;
        switch (Subfield_B)
        {
        case 0 :
            Trfc+=0.0;
            break;
        case 1 :
            Trfc+=0.25;
            break;
        case 2 :
            Trfc+=0.33;
            break;
        case 3 :
            Trfc+=0.5;
            break;
        case 4 :
            Trfc+=0.66;
            break;
        case 5 :
            Trfc+=0.75;
            break;

        default:
            ;
        }
        Trfc+=spd_data[7] &amp; 0xFF;

//      Trfc_value = (U32)ceil(Trfc * 0.250);
         BRDC_printf(_BRDC(&quot;Trfc=%f ns\n&quot;), Trfc);
    }

    //----------------------------------------------------------------------------
    {
        U32 Tras=spd_data[8] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Tras=%d ns\n&quot;), Tras);
    }
    //----------------------------------------------------------------------------
    {
        U32 prim_width=spd_data[9] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Primary SDRAM width x%d \n&quot;), prim_width);
    }
    ///----------------------------------------------------------------------------

    //return;
    
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
        

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x0);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x1);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0x100C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0x140C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0x300C);

    //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0x0300);


        /*
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x3);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x0);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x10, 0x3); // CHAN 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x13, 0x81);    // FSRC 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x14, 0x0); // FDVR 
        */

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
    



    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
    {
        U32 status;
        U32 loop=0;
        do
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;
            
            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 300 ); loop++;
        }while( !(status &amp; 0x800));
    }
     BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
    {
        U32 DDR2_mode0;
        DDR2_mode0=pBrd-&gt;RegPeekInd( DDR2_trdNo, TRDIND_MODE0);
        DDR2_mode0|=0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO
        DDR2_mode0&amp;=~0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO


        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 2 );  // Сброс FIFO
        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 0 );  // Сброс FIFO

    //return;

        DDR2_mode0|=0x0030;
        //DDR2_mode0|=0x0010;
        BRDC_printf( _BRDC(&quot;DDR_mode0: %.4X \n&quot;), DDR2_mode0 );

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  

        //pBrd-&gt;RegPokeInd( DDR2_trdNo, 0, 0x2038 );  // Запуск DIO_IN
        //pBrd-&gt;RegPokeInd(ADC_trdNo, TRDIND_MODE1, 0x80);  // Переключение тетрады ADC на тестовую последовательность 
    }


}

//! Подготовка DDR3
void TF_TestStrm::PrepareDDR3( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={ 4, 5, 7, 8, 10, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 26, 27, 28, 29 };
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    //U32       DDR2_trdNo = 5;
    U32     DDR2_trdNo = this-&gt;trdNo;

    //BRDC_printf( _BRDC( &quot;\nТетрада памяти: %d   &quot;), DDR2_trdNo );

    // Проверка идентификатора тетрады 
    {
        U32 trdId = pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x100 );
        if( (0x9B == trdId) || (0x8F==trdId) )
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Ok\n\n&quot;), trdId );
        } else
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Error\n\n&quot;), trdId );
            throw( _BRDC( &quot;Тетрада TRD_DDR3x не обнаружена&quot;));
        }
    }


    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 



    
    ////for( ii=0; ii&lt;16; ii++ )
    //int xx=0;
    //for( ii=4; ;  )
    //{
    //  U32 adr=3;
    //  U32 data;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii );
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2 );

    //  data=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  //printf( &quot;%5d 0x%.2X  \n&quot;, ii, data );
    //  printf( &quot;%5d 0x%.2X  \r&quot;, xx, data ); xx++;
    //  Sleep( 100 );
    //}
    //

    U32 status;
    //for( ; ; )
    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2);
        /*
        for( ; ; )
        {
            status = pBrd-&gt;RegPeekDir( DDR2_trdNo, 0 );
            if( status &amp; 1 )
                break;
            Sleep( 2 );

        }
        */
        
        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
        printf( &quot;%d SPD[%d] = 0x%.2X  %d \n&quot;, ii, spd_addr[ii], spd_data[ii], spd_data[ii] );
    }

    // Проверка наличия SPD или имитатора SPD
    {
        if( (0xFF==spd_data[0]) || (0xFF==spd_data[1]) || (0xFF==spd_data[2]) )
        {
            throw( _BRDC( &quot;Память не установлена") );
        }

    }

        U32 mode1=0;

    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
        U32 size;
        U32 primary_bus;
        U32 sdram_widht;

        switch( (spd_data[0]&gt;&gt;4) &amp; 0x7 )
        {
            case 0: banks = 3; break;
            case 1: banks = 4; break;
            case 2: banks = 5; break;
            case 3: banks = 6; break;
            default: banks=0; break;
        }
        
        switch(spd_data[0] &amp; 0xF )
        {
            case 0: size=256; break;
            case 1: size=512; break;
            case 2: size=1024; break;
            case 3: size=2048; break;
            case 4: size=4096; break;
            case 5: size=8192; break;
            case 6: size=16384; break;
            default: size=0;

        }

        switch( (spd_data[1]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: rows=12; break;
            case 1: rows=13; break;
            case 2: rows=14; break;
            case 3: rows=15; break;
            case 4: rows=16; break;
            default: rows=0; break;
        }
    
        switch( (spd_data[1] &amp; 0x7 ) )
        {
            case 0: columns=9; break;
            case 1: columns=10; break;
            case 2: columns=11; break;
            case 3: columns=12; break;
            default: columns=0; break;
        }
    
    
        switch( (spd_data[2]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: ranks=1; break;
            case 1: ranks=2; break;
            case 2: ranks=3; break;
            case 3: ranks=4; break;
            default: ranks=0; break;
        }
        
        switch( (spd_data[2]) &amp; 0x7 )
        {
            case 0: sdram_widht=4; break;
            case 1: sdram_widht=8; break;
            case 2: sdram_widht=16; break;
            case 3: sdram_widht=32; break;
            default: ranks=0; break;
        }
        switch( (spd_data[3]) &amp; 0x7 )
        {
            case 0: primary_bus=8; break;
            case 1: primary_bus=16; break;
            case 2: primary_bus=32; break;
            case 3: primary_bus=64; break;
            default: primary_bus=0; break;
        }

                    mode1=((rows-8)&lt;&lt;2)&amp;0x1C;
                    mode1|= ((columns-8)&lt;&lt;5) &amp; 0xE0;
                    mode1|= ((ranks-1)&lt;&lt;8) ;
                    mode1|= (1&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         U32 total_size=size/8*primary_bus/sdram_widht*ranks;
         BRDC_printf(_BRDC(&quot;\nCOLUMNS \t\t%d\nROWS    \t\t%d\nBANKS   \t\t%d\nRANKS   \t\t%d\nSDRAM SIZE   \t\t%d \nSDRAM WITH \t\t%d\nPRIMARY BUS \t\t%d\nTOTAL SIZE \t\t%d [MB]\n&quot;),
                columns, rows, banks, ranks, size, sdram_widht, primary_bus, total_size );


        
         BRDC_printf(_BRDC(&quot;\nMODE1 :\t\t0x%X\n\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    



        {
            U32 mode3=0;
            if( SdramSource )
                mode3|=1;
            if( SdramFullSpeed )
                mode3|=0x20;

            if( SdramFifoOutRestart )
                mode3|=0x100;

            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    // управление источником и режимом полной скорости
        }

        
        pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0C, SdramTestSequence  );   // 0x100 - включение тестового режима





    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
     for( int kk=0; ; kk++ )
    {
        U32 status;
        U32 loop=0;
        int flag_init=0;
        for( int jj=0; jj&lt;8; jj++ )
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;

            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 200 ); loop++;

            // Проверка чтения регистра STATUS
            {
                if( 0xFFFF == status )
                {
                    BRDC_printf( _BRDC(&quot;\n\n&quot;)); 
                    throw( _BRDC( &quot;STATUS=0xFFFF - Ошибка чтения регистра STATUS&quot;));
                }
            }

            if( status &amp; 0x800) 
            {
                flag_init=1;
                break;
            }
        }
        
        if( 1==flag_init )
        {
         BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
         break;
        } else
        {
            //throw( _BRDC(&quot;Не удалось инициализировать DDR память&quot;) );
            BRDC_printf( _BRDC(&quot;Restart: %kk                  \r&quot;), kk );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; ~0x20000 );  // CONF_REG
            Sleep( 400 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; 0x20000 );   // CONF_REG
        }
    }
    {




        if( 1==SdramFifoMode )
        { // Режим FIFO 
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

            //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x14 ); // Режим FIFO
            BRDC_printf( _BRDC(&quot;\r\nРежим FIFO\r\n&quot;)  );
        } else
        { // Режим с автоматическим чтением

            // Начало активной зоны
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, SdramAzBase &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, SdramAzBase &gt;&gt; 16 );

            U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
            U32 AzEnd;

            if( -1==SdramAzSize ) 
            {
                AzEnd= SdramAzBase + size - 1;
            } else
            {
                AzEnd= SdramAzBase + SdramAzSize*(1024/4) - 1;
            }

            SdramAzSizeOfKb = (AzEnd+1-SdramAzBase)/(256);
            BRDC_printf( _BRDC(&quot;\r\nРежим с автоматическим чтением\r\n&quot;)  );
            BRDC_printf( _BRDC(&quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot;), SdramAzBase  );
            BRDC_printf( _BRDC(&quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot;), AzEnd  );
            BRDC_printf( _BRDC(&quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot;), SdramAzSizeOfKb/1024, SdramAzSize );
            
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, AzEnd &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, AzEnd &gt;&gt; 16 );

        }
    

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 2 );  // Сброс FIFO

        if( SdramFifoOutRestart )
        {
            U32 mode3=0;
            mode3=pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x0B );    
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 | 0x200 );    // сброс входного FIFO
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    
        }

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 0 );  

    }


}


//! 
#define TRDIND_ID 0x100
#define TRDIND_INSTNUM 0x107
#define TRD_DDR4_ID 0xE7

int TF_TestStrm::PrepareDDR4( void )
{
    BRDCHAR log_out[1024];
    //int ret;

    U32 ii;
    U32 trdId;
    U32 trdInst;

    U32     spd_addr[] = { 2, 3, 4, 5, 12, 13 };
    U32     spd_data[sizeof( spd_addr ) / sizeof( U32 )];
    U32     confreg;

    ////Поиск тетрады TRD_DDR4
    //for (ii = 1; ii&lt;8; ii++)
    //{
    //  trdId = pBrd-&gt;RegPeekInd( ii, TRDIND_ID );
    //  if (trdId == TRD_DDR4_ID)
    //  {
    //      trdInst = pBrd-&gt;RegPeekInd( ii, TRDIND_INSTNUM );
    //      if (trdInst == m_SdramInst)
    //      {
    //          trdDDR4 = ii;
    //          break;
    //      }
    //  }
    //}

    //if (trdDDR4 == 0)
    //{
    //  BRDC_printf( _BRDC( &quot;ERROR : Тетрада DDR4 не нейдена \n&quot; ) );
    //  return -1;
    //}
    //else
    //  BRDC_printf( _BRDC( &quot;Номер тетрада DDR4 : %d\n&quot; ), trdDDR4 );

    U32 trdDDR4 = this-&gt;trdNo;

    // Сброс тетрады 
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 1 );
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 0 );

    //Чтение данных ПЗУ SPD

    for (ii = 0; ii&lt;sizeof( spd_addr ) / sizeof( U32 ); ii++)
    {
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_ADDR, spd_addr[ii] );
        //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_SPD_CTRL, 1);
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_CTRL, 2 );

        spd_data[ii] = pBrd-&gt;RegPeekInd( trdDDR4, TRDIND_SPD_DATA );
    }

    // Byte 2
    // Проверка типа памяти (DDR4 SDRAM - 0xC) 
    spd_data[0] &amp;= 0xFF;
    if (spd_data[0] != 0xC)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Неверный тип памяти (0x%X). Ожидается 0xC\r\n&quot; ), spd_data[0] );
        throw(log_out);
    }

    // Byte 3
    // Проверка типа модуля
    spd_data[1] &amp;= 0x7;
    if (spd_data[1] != 0x3)
    {
        switch (spd_data[1])
        {
        case 0x0:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UNDEFINED\&quot;\r\n&quot; ) );
            break;
        case 0x1:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;RDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x2:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x3: //тип модуля (SO-DIMM - 0x3)
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;SODIMM\&quot;\r\n&quot; ) );
            break;
        case 0x4:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;LRDIMM\&quot;\r\n&quot; ) );
            break;
        default: break;
        }
    }

    // Byte 4
    // Total SDRAM capacity, in megabits
    U32 sdram_capacity;
    switch (spd_data[2] &amp; 0xF)
    {
    case 0:
        sdram_capacity = 256;
        break;
    case 1:
        sdram_capacity = 512;
        break;
    case 2:
        sdram_capacity = 1024;
        break;
    case 3:
        sdram_capacity = 2048;
        break;
    case 4:
        sdram_capacity = 4096;
        break;
    case 5:
        sdram_capacity = 8198;
        break;
    case 6:
        sdram_capacity = 16384;
        break;
    case 7:
        sdram_capacity = 32768;
        break;
    case 8:
        sdram_capacity = 12288; // 12Gb
        break;
    case 9:
        sdram_capacity = 24576; // 24Gb
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти, Мбит):&quot; ), sdram_capacity );

    U32 bank_addr_bits = (spd_data[2] &gt;&gt; 4) &amp; 0x3;
    bank_addr_bits += 2;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса банка):&quot; ), bank_addr_bits );

    U32 bank_group_bits = (spd_data[2] &gt;&gt; 6) &amp; 0x3;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число груп банков):&quot; ), bank_group_bits );


    // Byte 5
    U32 col_addr_bits = spd_data[3] &amp; 0x7;
    col_addr_bits += 9;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса колонки):&quot; ), col_addr_bits );

    U32 row_addr_bits = (spd_data[3] &gt;&gt; 3) &amp; 0x7;
    row_addr_bits += 12;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса строки):&quot; ), row_addr_bits );


    // Byte 12
    // Организация модуля
    U32 sdram_width;
    switch (spd_data[4] &amp; 0x7)
    {
    case 0:
        sdram_width = 4;
        break;
    case 1:
        sdram_width = 8;
        break;
    case 2:
        sdram_width = 16;
        break;
    case 3:
        sdram_width = 32;
        break;
    default:;
    }
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины памяти):&quot; ), sdram_width );

    // Number of Package Panks per DIMM
    U32 ranks = (spd_data[4] &gt;&gt; 3) &amp; 0x7;
    ranks += 1;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число ранков):&quot; ), ranks );

    // Byte 13
    // Module Memory Bus Width
    U32 primary_bus_width;
    switch (spd_data[5] &amp; 0x7)
    {
    case 0:
        primary_bus_width = 8;
        break;
    case 1:
        primary_bus_width = 16;
        break;
    case 2:
        primary_bus_width = 32;
        break;
    case 3:
        primary_bus_width = 64;
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины модуля):&quot; ), primary_bus_width );

    U32 module_capacity = (sdram_capacity / 8)*(primary_bus_width / sdram_width)*ranks;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти модуля МБайт)&quot; ), module_capacity );

    //g_SdramSize = module_capacity * 262144;

    U32 mode1 = 0;
    mode1 |= ((row_addr_bits - 8) &amp; 0x7) &lt;&lt; 2;
    mode1 |= ((col_addr_bits - 8) &amp; 0x7) &lt;&lt; 5;
    mode1 |= (ranks == 1) ? 0 : 0x100;
    mode1 |= 0x2200;

    // Разрешение инициализации памяти
    //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_MODE1, 0);
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE1, mode1 );

    // Ожидание окончания инициализации памяти DDR4
    BRDC_printf( _BRDC( &quot;\n\t%-46s\n&quot; ), _BRDC( &quot;Инициализации модуля DDR4...&quot; ) );
    int attempt;
    int attempt_max = 100;
    U32 status;

    for (attempt = 0; attempt&lt;attempt_max; attempt++)
    {
        status = pBrd-&gt;RegPeekDir( trdDDR4, TRDREG_STATUS );

        if (status &amp; 0x800)
            break;
        else
            Sleep( 100 );
    }

    if (attempt == attempt_max)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Первышен интервал ожидания инициализации модуля DDR4\r\n&quot; ) );
        throw(log_out);
    }

    if (SdramFifoMode == 1)
    {
        // Установка режима FIFO
        U32 mode2 = 0x10; // FIFO_MODE
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );
        BRDC_printf( _BRDC( &quot;\t%-46s\n&quot; ), _BRDC( &quot;Режим FIFO&quot; ) );
    }
    else
    {
        // Режим активной зоны
        U32 mode2 = 0;
        //Установка блокировки сброса входного FIFO
        //mode2 |= (SdramFifoInRstBlock == 1) ? 0x100 : 0;
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );

        U32 azbase_reg_l = SdramAzBase &amp; 0xFFFF;
        U32 azbase_reg_h = (SdramAzBase &gt;&gt; 16) &amp; 0xFFFF;

        U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
        U32 AzEnd;

        if (-1 == SdramAzSize)
        {
            AzEnd = SdramAzBase + size - 1;
        }
        else
        {
            AzEnd = SdramAzBase + SdramAzSize*(1024 / 4) - 1;
        }

        SdramAzSizeOfKb = (AzEnd + 1 - SdramAzBase) / (256);
        BRDC_printf( _BRDC( &quot;\r\nРежим с автоматическим чтением\r\n&quot; ) );
        BRDC_printf( _BRDC( &quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot; ), SdramAzBase );
        BRDC_printf( _BRDC( &quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot; ), AzEnd );
        BRDC_printf( _BRDC( &quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
&quot;</span> );</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isAdmCh1Start&quot;</span>,   <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ac534bd83a0ecb9111600377458039b59">isAdmCh1Start</a>, <span class="stringliteral">&quot;1 - разрешение передачи через канал 1 ПЛИС ADM&quot;</span> );</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isFdspCh1Prs&quot;</span>,    <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a175f7c3023f392589f5b8a4759e73718">isFdspCh1Prs</a>, <span class="stringliteral">&quot;1 - включение тестового режима для канала 1 ПЛИС ЦОС  );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh0FullSpeed&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh0FullSpeed, &quot;1 -включение максимальной скорости для канала 0 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdmCh1FullSpeed&quot;,   &quot;0&quot;,  (U32*)&amp;isAdmCh1FullSpeed, &quot;1 - включение максимальной скорости для канала 1 ПЛИС ADM&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh0FullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCh0FullSpeed, &quot;1 - включение максимальной скорости для канала 0 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh1FullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCh1FullSpeed, &quot;1 - включение максимальной скорости для канала 1 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtCheck&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtCheck, &quot;1 - проверка потока данных на соответствие PSD256&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtReady&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtReady, &quot;1 - установка постоянной готовности к приёму по MGT&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspSysmon&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspSysmon, &quot;1 - чтение регистров системного монитора на ПЛИС ЦОС" );


    array_cfg[ii++]=STR_CFG(  0, &quot;isSdramEnable&quot;,   &quot;0&quot;,  (U32*)&amp;isSdramEnable, &quot;Инициализация SDRAM: 0 - нет, 1 - SODIMM0, 3 - SODIMM0 и SODIMM1&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram0Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram0Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram0TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram0Adr, &quot;Начальный адрес для проверки памяти&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram1Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram1Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram1TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram1Adr, &quot;Начальный адрес для проверки памяти&quot; );


    m_sAdcIni=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdcIni&quot;,      &quot;&quot;, (U32*)&amp;m_sAdcIni, &quot;Имя файла инициализации АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdcPrepare&quot;,    &quot;0&quot;,  (U32*)&amp;isAdcPrepare, &quot;1 - подготовка субмодуля АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;MaskMode0&quot;,   &quot;0x2018&quot;,  (U32*)&amp;m_MaskMode0, &quot;Маска для программирования регистра MODE0 при запуске" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isRemoteEnable&quot;,  &quot;0&quot;,  (U32*)&amp;m_isRemoteEnable, &quot;1 - разрешение установки соединения с удалённой ПЛИС&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFillAfterCheck&quot;,    &quot;0&quot;,  (U32*)&amp;m_isFillAfterCheck, &quot;1 - заполнение памяти после проверки&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isCheckCompletion&quot;,   &quot;0&quot;,  (U32*)&amp;m_isCheckCompletion, &quot;1 - проверка CompletionTimeout&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSimulink&quot;,  &quot;0&quot;,    (U32*)&amp;m_isSimulink, &quot;1 - подключение к Simulink&quot; );

    

    max_item=ii;

   {
    char str[1024];
    for( int ii=0; ii&lt;max_item; ii++ )
    {
        sprintf( str, &quot;%s  %s&quot;, array_cfg[ii].name, array_cfg[ii].def );
        GetParamFromStr( str );
    }


   }

}

//! Расчёт параметров
void TF_TestStrm::CalculateParams( void )
{
    SizeBlockOfBytes = SizeBlockOfWords * 4;                        // Размер блока в байтах
    SizeBuferOfBytes    = CntBlockInBuffer * SizeBlockOfBytes  ;    // Размер буфера в байтах
    SizeStreamOfBytes   = CntBuffer * SizeBuferOfBytes;             // Общий размер буфера стрима

    ShowParam();
}

//! Отображение параметров
void TF_TestStrm::ShowParam( void )
{

    if( 1==isShowParam )
    {
        TF_WorkParam::ShowParam();

        BRDC_printf( _BRDC(&quot;Общий размер буфера стрима: %d МБ\n\n&quot;), SizeStreamOfBytes/(1024*1024) );
    }

    if( isWriteFile )
    {
        __int64 file_size = SizeBuferOfBytes;
        file_size *=FileBufferMax;

        __int64 disk_size = SizeBuferOfBytes;
        disk_size *=DiskBufferMax;

        __int64 file_cnt = disk_size/file_size;
        __int64 file_cnt_x =disk_size%file_size;

        if( file_cnt_x )
            file_cnt++;

        file_size /=1024*1024;
        disk_size /=1024*1024;

        BRDC_printf( _BRDC( &quot;Размер одного файла:   %10I64d МБ\n&quot;), file_size );
        BRDC_printf( _BRDC( &quot;Общий размер данных:   %10I64d МБ\n&quot;), disk_size );
        BRDC_printf( _BRDC( &quot;Число  файлов:   %I64d \n\n&quot;), file_cnt );
    }
}


U32 TF_TestStrm::Execute( void )
{
    rd0.testBuf.buf_check_start( 32, 64 );

    
    if( isWriteFile )
        BufWriteStart();

    //Sleep( 100 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

    
    //if( 1==isFdspOutCh0 )
    /*
    {
        //pBrd-&gt;RegPokeInd( 8, 11, 0x17 ); // включение тестового режима FI0
        //pBrd-&gt;RegPokeInd( 8, 11, 0x07 );

        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );
    } 
    */
    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();


    U32 trd=4;
    
    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );


    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );

    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    Sleep( 1 );
    */

    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();

    /*
    if( isSdram0Test )
        Sdram0Start();

    if( isSdram0Test )
        Sdram1Start();
    */

    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x02 ); // разрешение анализа готовности FIFO в тетраде TRD_DDR3x
        //  pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        } else
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x01 ); // разрешение анализа готовности FIFO в тетраде TRD_FDSP
        }
    }


    U32 *ptrBuf0=pBrd-&gt;StreamGetBufByNum( rd0.Strm, 0 );

    m_TimeBlockStart=GetTickCount();

    pBrd-&gt;StreamStart( rd0.Strm );

    //{
    //  U32 mode3=pBrd-&gt;RegPeekInd( 5, 0x0B );
    //  //mode3|=0x40;
    //  mode3&amp;=~0x40;
    //  pBrd-&gt;RegPokeInd( 5, 0x0B, mode3 );
    //  BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n MODE3: 0x%.4X \n&quot;), mode3 );
    //}

    //Sleep(1);
    /*
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }
    */
    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        }
    }

    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0Enable();

    if( isAdmCh1Start )
        m_pFDSP-&gt;Ch1Enable();
    


    if( isTestCtrl )
    {
        StartTestCtrl();
    }


    if( isAdmReg2 )
        PrepareAdmReg( fnameAdmReg2, 0 );

    if( isFdsp )
        m_pFDSP-&gt;SetFullSpeedMode( isAdmCh0FullSpeed, isAdmCh1FullSpeed, isFdspCh0FullSpeed, isFdspCh1FullSpeed );

    if( isSdram0Test ) 
        Sdram0Start();

    if( isSdram1Test ) 
        Sdram1Start();

    //pBrd-&gt;RegPokeInd( 9, 0x10, 0x020 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );  

    
    //if( 1==isFdspOutCh0 )
    {
        /*
        pBrd-&gt;RegPokeInd( 8, 11, 0x17 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        */

        //pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        //pBrd-&gt;RegPokeInd( 9, 0x10, 0 );

        //pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС
      //pBrd-&gt;RegPokeInd( 9, 0, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС

        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        //pBrd-&gt;RegPokeInd( 8, 9, 0x100 );  // запуск потока из ПЛИС ЦОС
  } 

    if( isFdspMgtReady )
    {
        pBrd-&gt;RegPokeInd( 8, 0x3E0, 0x10 );
    }

    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 1  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }

    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }

    if( isAdcPrepare )
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( 4, 0, mode0 );
    }


    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 2  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }



    flagFirstBlock=0;
    rd0.time_last=rd0.time_start=GetTickCount();

    sdram0.time_last=sdram0.time_start=rd0.time_start;
    sdram1.time_last=sdram1.time_start=rd0.time_start;
    mgt.time_last=mgt.time_start=rd0.time_start;        

    U32 current_time;
    for( ; ; )
    {
        if( Terminate )
        {
            //printf( &quot;\nTerminate=%d\n&quot;, Terminate );
            break;
        }

        ReceiveData( &amp;rd0 );
        current_time = GetTickCount();
        CalculateVelocity( &amp;sdram0, current_time, 10000, 2 );
        CalculateVelocity( &amp;sdram1, current_time, 10000, 2 );
        CalculateVelocity( &amp;mgt, current_time, 10000, 1 );

        //Sleep( 100 );
    }

    if( isWriteFile )
        BufWriteStop();

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    if( isTestCtrl )
    {
        pBrd-&gt;RegPokeInd( 1, 0x1E, 0 );
        pBrd-&gt;RegPokeInd( 1, 0x1C, 0 );
    }


    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    Sleep( 1400 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );   
    

    lc_status=4;
    Sleep( 100 );
    return 1;
}




void TF_TestStrm::ReceiveData(  ParamExchange *pr )
{
    U32 *ptr;
    U32 *ptrBlock;
    U32 mode=0;
    mode |= pr-&gt;DataType&lt;&lt;8;
    mode |= pr-&gt;DataFix&lt;&lt;7;

    int ret;
    int kk;

    //pr-&gt;BlockRd++;
    //Sleep( 10 );
    //return;

    for( kk=0; kk&lt;16; kk++ )
    {

        if( Terminate )
        {
            break;
        }

        ret=pBrd-&gt;StreamGetBuf( pr-&gt;Strm, &amp;ptr );
        if( ret )
        { // Проверка буфера стрима

            if( m_TimeBlockIndex&lt;32 )
            {
                U32 curr_time = GetTickCount();
                m_TimeBlockReceive[m_TimeBlockIndex]=curr_time;
                m_TimeBlockIndex++;
            }

            m_ptrCurrentBlock = ptr;
            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_start();

            SetEvent( m_EventCheck0Start );
            //SetEvent( m_EventCheck1Start );
            //SetEvent( m_EventCheck2Start );
            //SetEvent( m_EventCheck3Start );

            if( 0==flagFirstBlock )
            {
                currentTime=rd0.time_last=rd0.time_start=GetTickCount();
                flagFirstBlock=1;

                FILE *outFile = fopen( &quot;first_data.bin&quot;, &quot;wb&quot; );
                fwrite(  ptr, 32768, 1, outFile );
                fclose( outFile );
            }

            if( isWriteFile )
            {
                ret=BufWrite( ptr, SizeBuferOfBytes );
                if( ret )
                    Stop();
            }

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                ptrBlock=ptr+ii*SizeBlockOfWords;
                if( isIsvi )
                    IsviStep( ptrBlock );

                if( 1==isTest )
                    pr-&gt;testBuf.buf_check_psd( ptrBlock, SizeBlockOfWords );
                    //int a=0;
                else if( 2==isTest )
                    pr-&gt;testBuf.buf_check( ptrBlock, pr-&gt;BlockRd, SizeBlockOfWords, BlockMode );
                else if( 6==isTest )
                    pr-&gt;testBuf.buf_check_psd128_low( ptrBlock, SizeBlockOfWords );
                else if( 7==isTest )
                {
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 0 );
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                }
                else if( 8==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                }
                else if( 9==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                    int ret;
                    ret=pr-&gt;testBuf.buf_check_cnt256_single( ptrBlock, SizeBlockOfWords );
                    //if( ret )
                    //  this-&gt;Stop();
                }
                pr-&gt;BlockRd++;
            }

             if( (6==isTest) || (7==isTest) || (8==isTest) )
             {
                int flag1=0;
                int flag2=0;
                int flag3=0;

                Sleep(1);

                HANDLE aHandle[4] = { m_EventCheck0Result, m_EventCheck1Result, m_EventCheck2Result, m_EventCheck3Result };

                for( ; ; )
                {
                    //int ret1=WaitForSingleObject( m_EventCheck1Result, 0 );
                    //int ret2=WaitForSingleObject( m_EventCheck2Result, 0 );
                    //int ret3=WaitForSingleObject( m_EventCheck3Result, 0 );
                    ret = WaitForMultipleObjects( 1, aHandle, TRUE, 200 );
                    if( Terminate )
                    {
                        break;
                    }
                    if( (WAIT_OBJECT_0&lt;=ret) &amp;&amp; ((WAIT_OBJECT_0+3)&gt;=ret) )
                    {
                        break;
                    }
                    //Sleep(1);
                }
             }


            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_step();

            if( m_isFillAfterCheck )
            {
                U32 *dst=ptr;
                for( int ii=0; ii&lt;SizeBlockOfWords*CntBlockInBuffer; ii++ )
                {
                    *ptr++=0xBBBBBBBB;
                }
            }


            if( isAgreeMode )
            {
                //getch();
                pBrd-&gt;StreamGetBufDone( pr-&gt;Strm );
            }

            if( (isRestart&gt;=1) &amp;&amp; (pr-&gt;BlockRd==(CntBuffer*CntBlockInBuffer) ) )
            {
                Sleep( 100 );
                if( 0==SdramFifoOutRestart )
                    pr-&gt;testBuf.restart();
                if( 1==isRestart )
                 RestartAdc();
                else if( 2==isRestart )
                    RestartTrd();
                else if( 3==isRestart )
                    RestartTrdAndSdram();
            }

        } else
        {
            //Sleep( 0 );
            pr-&gt;freeCycle++;
            break;
        }
    }
    Sleep( 0 );

    
    currentTime = GetTickCount();
    if( (currentTime - pr-&gt;time_last)&gt;4000 )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*SizeBlockOfBytes/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v;

        v = 1000.0*(pr-&gt;BlockRd)*SizeBlockOfBytes/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
        pr-&gt;freeCycleZ=pr-&gt;freeCycle;
        pr-&gt;freeCycle=0;
    
    }
    //Sleep(1);
    

}



U32 TF_TestStrm::ExecuteCheck0( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck0Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck0Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck1( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck1Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck1Result );
        }

    }

    return 0;
}

U32 TF_TestStrm::ExecuteCheck2( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck2Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck2Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck3( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck3Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck3Result );
        }

    }

    return 0;
}


void TF_TestStrm::PrepareAdm( void )
{
    U32 trd=trdNo;
    U32 ii;
    U32 id, id_mod, ver;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады\n&quot;) );


    id = pBrd-&gt;RegPeekInd( trd, 0x100 );
    id_mod = pBrd-&gt;RegPeekInd( trd, 0x101 );
    ver = pBrd-&gt;RegPeekInd( trd, 0x102 );

    //pBrd-&gt;RegPokeInd( trd, 0, 0x2038 );

    BRDC_printf( _BRDC(&quot;\nТетрада %d  ID: 0x%.2X MOD: %d  VER: %d.%d \n\n&quot;),
        trd, id, id_mod, (ver&gt;&gt;8) &amp; 0xFF, ver&amp;0xFF );

    BRDC_printf( _BRDC(&quot; Сброс тетрады TRD %2d &quot;), trd );
    pBrd-&gt;RegPokeInd( trd, 0, 1 );
    for( int ii=1; ii&lt;32; ii++ )
    {
        pBrd-&gt;RegPokeInd( trd, ii, 0 );
    }
    pBrd-&gt;RegPokeInd( trd, 0, 0 );
    BRDC_printf( _BRDC(&quot; - Ok\n&quot;) );


    {
        U32 reg2F0;
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x4383 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x000 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

    }

    //if( fnameDDS )
    //  PrepareDDS();


    if( isMainTest )
        PrepareMain();


    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( isTestCtrl )
        PrepareTestCtrl();
    

    //if( isFMC )
    //  PrepereFMC();

    if( isAdcPrepare )
        PrepareAdc( m_sAdcIni );

    if( isAdmReg )
        PrepareAdmReg( fnameAdmReg, 1 );

    if( 1==isSdram )
        PrepareDDR3();

    if(2==isSdram )
        PrepareSDRAM();

    if(4 == isSdram)
        PrepareDDR4();

    if( isFdsp )
        PrepareFDSP();

    IsviStatus=0;
    IsviCnt=0;
    isIsvi=0;
    if( fnameIsvi )
    {
        IsviStatus=1;
        isIsvi=1;
    }
    /*
    pBrd-&gt;RegPokeInd( trd, 25, 3 );
    pBrd-&gt;RegPokeInd( trd, 16, 3 );
    pBrd-&gt;RegPokeInd( trd, 0x13, 0);
    pBrd-&gt;RegPokeInd( trd, 28, 0 );
    */
    //pBrd-&gt;RegPokeInd( trd, 0x1B, 0x100 );

//      pBrd-&gt;RegPokeInd( trdSdram, 0, 1 );

    //PrepareSwitch();

}




//! Подготовка MAIN
void TF_TestStrm::PrepareMain( void )
{

    BRDC_printf( _BRDC(&quot;В тетраде MAIN установлен режим формирования псевдослучайной последовательности\n&quot;) );
    pBrd-&gt;RegPokeInd( 0, 12, 1 );  // Регистр TEST_MODE[0]=1 - режим формирования псевдослучайной последовательности
    pBrd-&gt;RegPokeInd( 0, 0, 2 );   // Сброс FIFO - перевод в начальное состояние
 Sleep( 1 );
    pBrd-&gt;RegPokeInd( 0, 0, 0 );
    Sleep( 1 );
}

void TF_TestStrm::IsviStep( U32* ptr )
{
    int ii;
    if( (1==IsviStatus) || (4==IsviStatus ) )
    {
        for( ii=0; ii&lt;SizeBlockOfWords; ii++ ) bufIsvi[ii]=ptr[ii];
        IsviStatus++;
    }
}

void TF_TestStrm::WriteFlagSinc(int flg, int isNewParam)
{
    int fs = -1;
    int val[2];

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    val[0] = flg;
    val[1] = isNewParam;
    write( fs, val, 8 );
    close( fs );
}

int  TF_TestStrm::ReadFlagSinc(void)
{
    int fs = -1;
    int flg;

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    read( fs, &amp;flg, 4 );
    close( fs );

    return flg;
}

void TF_TestStrm::WriteDataFile( U32 *pBuf, U32 sizew )
{
    char fname[256];
    sprintf( fname, &quot;%s.bin&quot;, fnameIsvi );
    int     fl = sopen(fname, O_WRONLY|O_BINARY|O_CREAT|O_TRUNC, SH_DENYNO, S_IWRITE|S_IREAD);
    U32     ii;

    if( fl==-1 )
    {
        return;
    }

    
    write( fl, pBuf, sizew*4 );

    write( fl, IsviHeaderStr, IsviHeaderLen );

    close( fl );
}


U32 TF_TestStrm::ExecuteIsvi( void )
{
    for( ; ; )
    {
        if( Terminate )
        {
            break;
        }


        int ii;
        int rr;
        switch( IsviStatus )
        {
            case 2: // Подготовка суффикса
                {
                    IsviHeaderStr[0]=0;
                    /*
                    switch( IsviHeaderMode )
                    {
                        case 1:  SetFileHeaderDdc( SizeBlockOfWords, IsviHeaderStr ); break;
                        case 2:  SetFileHeaderAdc( SizeBlockOfWords, IsviHeaderStr ); break;
                    }
                    */
                    IsviHeaderLen = strlen( IsviHeaderStr );
                    WriteFlagSinc(0,0);
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0xffffffff);

                    IsviCnt++;
                    IsviStatus=3;
                }
                break;

            case 3:
                {
                  rr=ReadFlagSinc();
                  if( 0==rr )
                      IsviStatus=4;

                }
                break;

            case 4:
                // Ожидание получения данных
                Sleep( 100 );
                break;

            case 5:
                {
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0 );
                    IsviStatus=3;
                    IsviCnt++;
                }
                break;

        }

        Sleep( 100 );
    }
    IsviStatus=100;
    return 0;
}

/*
//! Подготовка DDS
void TF_TestStrm::PrepareDDS( void )
{

    if( pDds )
        delete pDds;

    pDds = new TF_TestDDS( fnameDDS );
}
*/

#define TRD_CTRL 1

#define REG_MUX_CTRL  0x0F
#define REG_GEN_CNT1  0x1A
#define REG_GEN_CNT2  0x1B
#define REG_GEN_CTRL  0x1E
#define REG_GEN_SIZE  0x1F
#define TRD_DIO_IN    6
#define TRD_CTRL      1
//#define TRD_DIO_IN
//! Подготовка TEST_CTRL

void TF_TestStrm::PrepareTestCtrl( void )
{
    U32 trd=1;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады TEST_CTRL\n&quot;) );

    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( !isFifoRdy )
        BlockMode |=0x1000;

    U32 block_mode=BlockMode;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 1 );

          //U32 mode0=pBrd-&gt;RegPeekInd( TRD_DIO_IN, 0 );
         // pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 2 );

          Sleep( 1 );

          //pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_MUX_CTRL, 1 );

          U32  val=SizeBlockOfBytes/4096;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_SIZE, val );

          if( block_mode &amp; 0x80 )
          {
            BRDC_printf( _BRDC(&quot;Используется сокращённая тестовая последовательность\r\n&quot;) );
          } else
          {
            BRDC_printf( _BRDC(&quot;Используется полная тестовая последовательность\r\n&quot;) );
          }


          if( Cnt1 || Cnt2 )
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, Cnt1 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, Cnt2 );
            float sp=1907.348632812 * (Cnt1-1)/(Cnt1+Cnt2-2);
            BRDC_printf( _BRDC(&quot;Установлено ограничение скорости формирования потока:  %6.1f МБайт/с \r\nREG_CNT1=%d  REGH_CNT2=%d   \r\n&quot;), sp, Cnt1, Cnt2 );
            if( block_mode&amp;0x1000 )
            {
             BRDC_printf( _BRDC(&quot;Установлен режим без ожидания готовности FIFO\r\n\r\n&quot;) );
            } else
            {
             BRDC_printf( _BRDC(&quot;Установлено ожидание готовности FIFO \r\n\r\n&quot;)        );
            }
          }  else
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, 0 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, 0 );
            BRDC_printf( _BRDC(&quot;Установлено формирование потока на максимальной скорости: 1907 МБайт/с \r\nУстановлено ожидание готовности FIFO \r\n\r\n&quot;)        );
          }


}

//! Запуск TestCtrl
void TF_TestStrm::StartTestCtrl( void )
{

          U32 ctrl=0x20;
          ctrl|=BlockMode;
          if( Cnt1 || Cnt2 )
           ctrl|=0x40;

          if( !isFifoRdy )
              ctrl |=0x1000;
        //  ctrl&amp;= ~0x1000;
         //BRDC_printf( &quot;TEST_CTRL: REG_GEN_CTRL = 0x%.4X \r\n&quot;, ctrl );
                
         pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, ctrl );  // Запуск DIO_IN

         //U32 mode0=pBrd-&gt;RegPeekInd( 6, 0 );  
         //mode0 |=0x30;
         //pBrd-&gt;RegPokeInd( 6, 0, mode0 );     // Запуск DIO_IN


}

//! Подготовка SDRAM
void TF_TestStrm::PrepareSDRAM( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={3, 4, 5, 17, 18, 36, 40, 42, 30, 13};
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    U32     DDR2_trdNo = 5;

    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 

    //----------- Reading SPD data ---------------------------------------------
    //{
    //  U32 Bytes_Num;
    //  U32 val;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, 0);
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //  Bytes_Num=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  Bytes_Num&amp;=0xFF;
    //  for(ii=0;ii&lt;Bytes_Num;ii++)
    //  {
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii);
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //      val=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //      BRDC_printf(&quot;Byte %03d: - 0x%02X\n&quot;, ii, val &amp; 0xFF);
    //  }
    //}


    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    }
    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 mode1=0;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
                    columns=spd_data[1] &amp; 0xFF; // Num of columns
                    columns=(columns-8) &amp; 7;
                    rows=spd_data[0] &amp; 0xFF; // Num of Rows
                    rows=(rows-8) &amp; 7;
                    {
                            U32 bank_width;
        
                            if ((spd_data[3] &amp; 0xFF)==4)
                                    bank_width = 2;
                            else
                                    bank_width = 3;
        
                            bank_width &amp;= 0xFF; // Num of Banks
                            banks=(bank_width==2) ? 0 : 1;
                    }
        
                    ranks=spd_data[2] &amp; 0x3; // Num of Ranks
                    ranks=(ranks==0) ? 0 : 1;

                    mode1=(rows&lt;&lt;2) | (columns&lt;&lt;5) | (ranks&lt;&lt;8) | (banks&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         BRDC_printf(_BRDC(&quot;COLUMNS :\t\t%d;\nROWS    :\t\t%d;\nBANKS   :\t\t%d;\nRANKS   :\t\t%d;\n&quot;),
            spd_data[1] &amp; 0xFF, spd_data[0] &amp; 0xFF, spd_data[3] &amp; 0xFF, (spd_data[2] &amp; 0x3)+1);
        
         BRDC_printf(_BRDC(&quot;MODE1 :\t\t0x%X\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    {
        U32 CAS_latency;
        float Twr;
        U32 Twr_value;
        U32 latency_reg;

        if (spd_data[4] &amp; 0x8)
            CAS_latency = 3;
        else if (spd_data[4] &amp; 0x10)
            CAS_latency = 4;
        else if (spd_data[4] &amp; 0x20)
            CAS_latency = 5;
        else if (spd_data[4] &amp; 0x40)
            CAS_latency = 6;
        else
             BRDC_printf( _BRDC(&quot;ERROR!: Неверное значение СAS\r\n&quot;));

        Twr = ((spd_data[5] &amp; 0xFF) &gt;&gt; 2) + ((spd_data[5] &amp; 0x3) * 0.25);
//      Twr_value = (U32)ceil(Twr * 0.250);
//      latency_reg = (Twr_value&lt;&lt;4) | CAS_latency;
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_LATENCY_REG, latency_reg);    // CONF_REG
         BRDC_printf(_BRDC(&quot;Twr=%f ns\n&quot;), Twr);
    }

    

    //----------------------------------------------------------------------------
    {
        U32 CAS_latency;
        float Trfc;
        U32 Subfield_A;
        U32 Subfield_B;
        U32 Trfc_value;

        Subfield_A=spd_data[6] &amp; 1;
        Subfield_B=(spd_data[6] &gt;&gt; 1) &amp; 7;

        Trfc=256*Subfield_A;
        switch (Subfield_B)
        {
        case 0 :
            Trfc+=0.0;
            break;
        case 1 :
            Trfc+=0.25;
            break;
        case 2 :
            Trfc+=0.33;
            break;
        case 3 :
            Trfc+=0.5;
            break;
        case 4 :
            Trfc+=0.66;
            break;
        case 5 :
            Trfc+=0.75;
            break;

        default:
            ;
        }
        Trfc+=spd_data[7] &amp; 0xFF;

//      Trfc_value = (U32)ceil(Trfc * 0.250);
         BRDC_printf(_BRDC(&quot;Trfc=%f ns\n&quot;), Trfc);
    }

    //----------------------------------------------------------------------------
    {
        U32 Tras=spd_data[8] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Tras=%d ns\n&quot;), Tras);
    }
    //----------------------------------------------------------------------------
    {
        U32 prim_width=spd_data[9] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Primary SDRAM width x%d \n&quot;), prim_width);
    }
    ///----------------------------------------------------------------------------

    //return;
    
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
        

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x0);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x1);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0x100C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0x140C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0x300C);

    //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0x0300);


        /*
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x3);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x0);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x10, 0x3); // CHAN 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x13, 0x81);    // FSRC 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x14, 0x0); // FDVR 
        */

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
    



    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
    {
        U32 status;
        U32 loop=0;
        do
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;
            
            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 300 ); loop++;
        }while( !(status &amp; 0x800));
    }
     BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
    {
        U32 DDR2_mode0;
        DDR2_mode0=pBrd-&gt;RegPeekInd( DDR2_trdNo, TRDIND_MODE0);
        DDR2_mode0|=0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO
        DDR2_mode0&amp;=~0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO


        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 2 );  // Сброс FIFO
        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 0 );  // Сброс FIFO

    //return;

        DDR2_mode0|=0x0030;
        //DDR2_mode0|=0x0010;
        BRDC_printf( _BRDC(&quot;DDR_mode0: %.4X \n&quot;), DDR2_mode0 );

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  

        //pBrd-&gt;RegPokeInd( DDR2_trdNo, 0, 0x2038 );  // Запуск DIO_IN
        //pBrd-&gt;RegPokeInd(ADC_trdNo, TRDIND_MODE1, 0x80);  // Переключение тетрады ADC на тестовую последовательность 
    }


}

//! Подготовка DDR3
void TF_TestStrm::PrepareDDR3( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={ 4, 5, 7, 8, 10, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 26, 27, 28, 29 };
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    //U32       DDR2_trdNo = 5;
    U32     DDR2_trdNo = this-&gt;trdNo;

    //BRDC_printf( _BRDC( &quot;\nТетрада памяти: %d   &quot;), DDR2_trdNo );

    // Проверка идентификатора тетрады 
    {
        U32 trdId = pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x100 );
        if( (0x9B == trdId) || (0x8F==trdId) )
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Ok\n\n&quot;), trdId );
        } else
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Error\n\n&quot;), trdId );
            throw( _BRDC( &quot;Тетрада TRD_DDR3x не обнаружена&quot;));
        }
    }


    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 



    
    ////for( ii=0; ii&lt;16; ii++ )
    //int xx=0;
    //for( ii=4; ;  )
    //{
    //  U32 adr=3;
    //  U32 data;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii );
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2 );

    //  data=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  //printf( &quot;%5d 0x%.2X  \n&quot;, ii, data );
    //  printf( &quot;%5d 0x%.2X  \r&quot;, xx, data ); xx++;
    //  Sleep( 100 );
    //}
    //

    U32 status;
    //for( ; ; )
    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2);
        /*
        for( ; ; )
        {
            status = pBrd-&gt;RegPeekDir( DDR2_trdNo, 0 );
            if( status &amp; 1 )
                break;
            Sleep( 2 );

        }
        */
        
        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
        printf( &quot;%d SPD[%d] = 0x%.2X  %d \n&quot;, ii, spd_addr[ii], spd_data[ii], spd_data[ii] );
    }

    // Проверка наличия SPD или имитатора SPD
    {
        if( (0xFF==spd_data[0]) || (0xFF==spd_data[1]) || (0xFF==spd_data[2]) )
        {
            throw( _BRDC( &quot;Память не установлена") );
        }

    }

        U32 mode1=0;

    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
        U32 size;
        U32 primary_bus;
        U32 sdram_widht;

        switch( (spd_data[0]&gt;&gt;4) &amp; 0x7 )
        {
            case 0: banks = 3; break;
            case 1: banks = 4; break;
            case 2: banks = 5; break;
            case 3: banks = 6; break;
            default: banks=0; break;
        }
        
        switch(spd_data[0] &amp; 0xF )
        {
            case 0: size=256; break;
            case 1: size=512; break;
            case 2: size=1024; break;
            case 3: size=2048; break;
            case 4: size=4096; break;
            case 5: size=8192; break;
            case 6: size=16384; break;
            default: size=0;

        }

        switch( (spd_data[1]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: rows=12; break;
            case 1: rows=13; break;
            case 2: rows=14; break;
            case 3: rows=15; break;
            case 4: rows=16; break;
            default: rows=0; break;
        }
    
        switch( (spd_data[1] &amp; 0x7 ) )
        {
            case 0: columns=9; break;
            case 1: columns=10; break;
            case 2: columns=11; break;
            case 3: columns=12; break;
            default: columns=0; break;
        }
    
    
        switch( (spd_data[2]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: ranks=1; break;
            case 1: ranks=2; break;
            case 2: ranks=3; break;
            case 3: ranks=4; break;
            default: ranks=0; break;
        }
        
        switch( (spd_data[2]) &amp; 0x7 )
        {
            case 0: sdram_widht=4; break;
            case 1: sdram_widht=8; break;
            case 2: sdram_widht=16; break;
            case 3: sdram_widht=32; break;
            default: ranks=0; break;
        }
        switch( (spd_data[3]) &amp; 0x7 )
        {
            case 0: primary_bus=8; break;
            case 1: primary_bus=16; break;
            case 2: primary_bus=32; break;
            case 3: primary_bus=64; break;
            default: primary_bus=0; break;
        }

                    mode1=((rows-8)&lt;&lt;2)&amp;0x1C;
                    mode1|= ((columns-8)&lt;&lt;5) &amp; 0xE0;
                    mode1|= ((ranks-1)&lt;&lt;8) ;
                    mode1|= (1&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         U32 total_size=size/8*primary_bus/sdram_widht*ranks;
         BRDC_printf(_BRDC(&quot;\nCOLUMNS \t\t%d\nROWS    \t\t%d\nBANKS   \t\t%d\nRANKS   \t\t%d\nSDRAM SIZE   \t\t%d \nSDRAM WITH \t\t%d\nPRIMARY BUS \t\t%d\nTOTAL SIZE \t\t%d [MB]\n&quot;),
                columns, rows, banks, ranks, size, sdram_widht, primary_bus, total_size );


        
         BRDC_printf(_BRDC(&quot;\nMODE1 :\t\t0x%X\n\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    



        {
            U32 mode3=0;
            if( SdramSource )
                mode3|=1;
            if( SdramFullSpeed )
                mode3|=0x20;

            if( SdramFifoOutRestart )
                mode3|=0x100;

            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    // управление источником и режимом полной скорости
        }

        
        pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0C, SdramTestSequence  );   // 0x100 - включение тестового режима





    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
     for( int kk=0; ; kk++ )
    {
        U32 status;
        U32 loop=0;
        int flag_init=0;
        for( int jj=0; jj&lt;8; jj++ )
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;

            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 200 ); loop++;

            // Проверка чтения регистра STATUS
            {
                if( 0xFFFF == status )
                {
                    BRDC_printf( _BRDC(&quot;\n\n&quot;)); 
                    throw( _BRDC( &quot;STATUS=0xFFFF - Ошибка чтения регистра STATUS&quot;));
                }
            }

            if( status &amp; 0x800) 
            {
                flag_init=1;
                break;
            }
        }
        
        if( 1==flag_init )
        {
         BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
         break;
        } else
        {
            //throw( _BRDC(&quot;Не удалось инициализировать DDR память&quot;) );
            BRDC_printf( _BRDC(&quot;Restart: %kk                  \r&quot;), kk );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; ~0x20000 );  // CONF_REG
            Sleep( 400 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; 0x20000 );   // CONF_REG
        }
    }
    {




        if( 1==SdramFifoMode )
        { // Режим FIFO 
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

            //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x14 ); // Режим FIFO
            BRDC_printf( _BRDC(&quot;\r\nРежим FIFO\r\n&quot;)  );
        } else
        { // Режим с автоматическим чтением

            // Начало активной зоны
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, SdramAzBase &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, SdramAzBase &gt;&gt; 16 );

            U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
            U32 AzEnd;

            if( -1==SdramAzSize ) 
            {
                AzEnd= SdramAzBase + size - 1;
            } else
            {
                AzEnd= SdramAzBase + SdramAzSize*(1024/4) - 1;
            }

            SdramAzSizeOfKb = (AzEnd+1-SdramAzBase)/(256);
            BRDC_printf( _BRDC(&quot;\r\nРежим с автоматическим чтением\r\n&quot;)  );
            BRDC_printf( _BRDC(&quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot;), SdramAzBase  );
            BRDC_printf( _BRDC(&quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot;), AzEnd  );
            BRDC_printf( _BRDC(&quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot;), SdramAzSizeOfKb/1024, SdramAzSize );
            
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, AzEnd &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, AzEnd &gt;&gt; 16 );

        }
    

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 2 );  // Сброс FIFO

        if( SdramFifoOutRestart )
        {
            U32 mode3=0;
            mode3=pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x0B );    
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 | 0x200 );    // сброс входного FIFO
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    
        }

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 0 );  

    }


}


//! 
#define TRDIND_ID 0x100
#define TRDIND_INSTNUM 0x107
#define TRD_DDR4_ID 0xE7

int TF_TestStrm::PrepareDDR4( void )
{
    BRDCHAR log_out[1024];
    //int ret;

    U32 ii;
    U32 trdId;
    U32 trdInst;

    U32     spd_addr[] = { 2, 3, 4, 5, 12, 13 };
    U32     spd_data[sizeof( spd_addr ) / sizeof( U32 )];
    U32     confreg;

    ////Поиск тетрады TRD_DDR4
    //for (ii = 1; ii&lt;8; ii++)
    //{
    //  trdId = pBrd-&gt;RegPeekInd( ii, TRDIND_ID );
    //  if (trdId == TRD_DDR4_ID)
    //  {
    //      trdInst = pBrd-&gt;RegPeekInd( ii, TRDIND_INSTNUM );
    //      if (trdInst == m_SdramInst)
    //      {
    //          trdDDR4 = ii;
    //          break;
    //      }
    //  }
    //}

    //if (trdDDR4 == 0)
    //{
    //  BRDC_printf( _BRDC( &quot;ERROR : Тетрада DDR4 не нейдена \n&quot; ) );
    //  return -1;
    //}
    //else
    //  BRDC_printf( _BRDC( &quot;Номер тетрада DDR4 : %d\n&quot; ), trdDDR4 );

    U32 trdDDR4 = this-&gt;trdNo;

    // Сброс тетрады 
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 1 );
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 0 );

    //Чтение данных ПЗУ SPD

    for (ii = 0; ii&lt;sizeof( spd_addr ) / sizeof( U32 ); ii++)
    {
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_ADDR, spd_addr[ii] );
        //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_SPD_CTRL, 1);
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_CTRL, 2 );

        spd_data[ii] = pBrd-&gt;RegPeekInd( trdDDR4, TRDIND_SPD_DATA );
    }

    // Byte 2
    // Проверка типа памяти (DDR4 SDRAM - 0xC) 
    spd_data[0] &amp;= 0xFF;
    if (spd_data[0] != 0xC)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Неверный тип памяти (0x%X). Ожидается 0xC\r\n&quot; ), spd_data[0] );
        throw(log_out);
    }

    // Byte 3
    // Проверка типа модуля
    spd_data[1] &amp;= 0x7;
    if (spd_data[1] != 0x3)
    {
        switch (spd_data[1])
        {
        case 0x0:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UNDEFINED\&quot;\r\n&quot; ) );
            break;
        case 0x1:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;RDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x2:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x3: //тип модуля (SO-DIMM - 0x3)
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;SODIMM\&quot;\r\n&quot; ) );
            break;
        case 0x4:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;LRDIMM\&quot;\r\n&quot; ) );
            break;
        default: break;
        }
    }

    // Byte 4
    // Total SDRAM capacity, in megabits
    U32 sdram_capacity;
    switch (spd_data[2] &amp; 0xF)
    {
    case 0:
        sdram_capacity = 256;
        break;
    case 1:
        sdram_capacity = 512;
        break;
    case 2:
        sdram_capacity = 1024;
        break;
    case 3:
        sdram_capacity = 2048;
        break;
    case 4:
        sdram_capacity = 4096;
        break;
    case 5:
        sdram_capacity = 8198;
        break;
    case 6:
        sdram_capacity = 16384;
        break;
    case 7:
        sdram_capacity = 32768;
        break;
    case 8:
        sdram_capacity = 12288; // 12Gb
        break;
    case 9:
        sdram_capacity = 24576; // 24Gb
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти, Мбит):&quot; ), sdram_capacity );

    U32 bank_addr_bits = (spd_data[2] &gt;&gt; 4) &amp; 0x3;
    bank_addr_bits += 2;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса банка):&quot; ), bank_addr_bits );

    U32 bank_group_bits = (spd_data[2] &gt;&gt; 6) &amp; 0x3;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число груп банков):&quot; ), bank_group_bits );


    // Byte 5
    U32 col_addr_bits = spd_data[3] &amp; 0x7;
    col_addr_bits += 9;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса колонки):&quot; ), col_addr_bits );

    U32 row_addr_bits = (spd_data[3] &gt;&gt; 3) &amp; 0x7;
    row_addr_bits += 12;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса строки):&quot; ), row_addr_bits );


    // Byte 12
    // Организация модуля
    U32 sdram_width;
    switch (spd_data[4] &amp; 0x7)
    {
    case 0:
        sdram_width = 4;
        break;
    case 1:
        sdram_width = 8;
        break;
    case 2:
        sdram_width = 16;
        break;
    case 3:
        sdram_width = 32;
        break;
    default:;
    }
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины памяти):&quot; ), sdram_width );

    // Number of Package Panks per DIMM
    U32 ranks = (spd_data[4] &gt;&gt; 3) &amp; 0x7;
    ranks += 1;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число ранков):&quot; ), ranks );

    // Byte 13
    // Module Memory Bus Width
    U32 primary_bus_width;
    switch (spd_data[5] &amp; 0x7)
    {
    case 0:
        primary_bus_width = 8;
        break;
    case 1:
        primary_bus_width = 16;
        break;
    case 2:
        primary_bus_width = 32;
        break;
    case 3:
        primary_bus_width = 64;
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины модуля):&quot; ), primary_bus_width );

    U32 module_capacity = (sdram_capacity / 8)*(primary_bus_width / sdram_width)*ranks;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти модуля МБайт)&quot; ), module_capacity );

    //g_SdramSize = module_capacity * 262144;

    U32 mode1 = 0;
    mode1 |= ((row_addr_bits - 8) &amp; 0x7) &lt;&lt; 2;
    mode1 |= ((col_addr_bits - 8) &amp; 0x7) &lt;&lt; 5;
    mode1 |= (ranks == 1) ? 0 : 0x100;
    mode1 |= 0x2200;

    // Разрешение инициализации памяти
    //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_MODE1, 0);
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE1, mode1 );

    // Ожидание окончания инициализации памяти DDR4
    BRDC_printf( _BRDC( &quot;\n\t%-46s\n&quot; ), _BRDC( &quot;Инициализации модуля DDR4...&quot; ) );
    int attempt;
    int attempt_max = 100;
    U32 status;

    for (attempt = 0; attempt&lt;attempt_max; attempt++)
    {
        status = pBrd-&gt;RegPeekDir( trdDDR4, TRDREG_STATUS );

        if (status &amp; 0x800)
            break;
        else
            Sleep( 100 );
    }

    if (attempt == attempt_max)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Первышен интервал ожидания инициализации модуля DDR4\r\n&quot; ) );
        throw(log_out);
    }

    if (SdramFifoMode == 1)
    {
        // Установка режима FIFO
        U32 mode2 = 0x10; // FIFO_MODE
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );
        BRDC_printf( _BRDC( &quot;\t%-46s\n&quot; ), _BRDC( &quot;Режим FIFO&quot; ) );
    }
    else
    {
        // Режим активной зоны
        U32 mode2 = 0;
        //Установка блокировки сброса входного FIFO
        //mode2 |= (SdramFifoInRstBlock == 1) ? 0x100 : 0;
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );

        U32 azbase_reg_l = SdramAzBase &amp; 0xFFFF;
        U32 azbase_reg_h = (SdramAzBase &gt;&gt; 16) &amp; 0xFFFF;

        U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
        U32 AzEnd;

        if (-1 == SdramAzSize)
        {
            AzEnd = SdramAzBase + size - 1;
        }
        else
        {
            AzEnd = SdramAzBase + SdramAzSize*(1024 / 4) - 1;
        }

        SdramAzSizeOfKb = (AzEnd + 1 - SdramAzBase) / (256);
        BRDC_printf( _BRDC( &quot;\r\nРежим с автоматическим чтением\r\n&quot; ) );
        BRDC_printf( _BRDC( &quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot; ), SdramAzBase );
        BRDC_printf( _BRDC( &quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot; ), AzEnd );
        BRDC_printf( _BRDC( &quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
&quot;</span> );</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isAdmCh0FullSpeed&quot;</span>,   <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a99406b08dae6dcbef87fcdeb2ee7a747">isAdmCh0FullSpeed</a>, <span class="stringliteral">&quot;1 -включение максимальной скорости для канала 0 ПЛИС ADM&quot;</span> );</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isAdmCh1FullSpeed&quot;</span>,   <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aea5c42028d90d490a4ab19badf75350e">isAdmCh1FullSpeed</a>, <span class="stringliteral">&quot;1 - включение максимальной скорости для канала 1 ПЛИС ADM&quot;</span> );</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isFdspCh0FullSpeed&quot;</span>,  <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a336addead202ff6843f4d4695a66976e">isFdspCh0FullSpeed</a>, <span class="stringliteral">&quot;1 - включение максимальной скорости для канала 0 ПЛИС ЦОС  );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspCh1FullSpeed&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspCh1FullSpeed, &quot;1 - включение максимальной скорости для канала 1 ПЛИС ЦОС" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtCheck&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtCheck, &quot;1 - проверка потока данных на соответствие PSD256&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtReady&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtReady, &quot;1 - установка постоянной готовности к приёму по MGT&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspSysmon&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspSysmon, &quot;1 - чтение регистров системного монитора на ПЛИС ЦОС" );


    array_cfg[ii++]=STR_CFG(  0, &quot;isSdramEnable&quot;,   &quot;0&quot;,  (U32*)&amp;isSdramEnable, &quot;Инициализация SDRAM: 0 - нет, 1 - SODIMM0, 3 - SODIMM0 и SODIMM1&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram0Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram0Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram0TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram0Adr, &quot;Начальный адрес для проверки памяти&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram1Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram1Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram1TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram1Adr, &quot;Начальный адрес для проверки памяти&quot; );


    m_sAdcIni=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdcIni&quot;,      &quot;&quot;, (U32*)&amp;m_sAdcIni, &quot;Имя файла инициализации АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdcPrepare&quot;,    &quot;0&quot;,  (U32*)&amp;isAdcPrepare, &quot;1 - подготовка субмодуля АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;MaskMode0&quot;,   &quot;0x2018&quot;,  (U32*)&amp;m_MaskMode0, &quot;Маска для программирования регистра MODE0 при запуске" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isRemoteEnable&quot;,  &quot;0&quot;,  (U32*)&amp;m_isRemoteEnable, &quot;1 - разрешение установки соединения с удалённой ПЛИС&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFillAfterCheck&quot;,    &quot;0&quot;,  (U32*)&amp;m_isFillAfterCheck, &quot;1 - заполнение памяти после проверки&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isCheckCompletion&quot;,   &quot;0&quot;,  (U32*)&amp;m_isCheckCompletion, &quot;1 - проверка CompletionTimeout&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSimulink&quot;,  &quot;0&quot;,    (U32*)&amp;m_isSimulink, &quot;1 - подключение к Simulink&quot; );

    

    max_item=ii;

   {
    char str[1024];
    for( int ii=0; ii&lt;max_item; ii++ )
    {
        sprintf( str, &quot;%s  %s&quot;, array_cfg[ii].name, array_cfg[ii].def );
        GetParamFromStr( str );
    }


   }

}

//! Расчёт параметров
void TF_TestStrm::CalculateParams( void )
{
    SizeBlockOfBytes = SizeBlockOfWords * 4;                        // Размер блока в байтах
    SizeBuferOfBytes    = CntBlockInBuffer * SizeBlockOfBytes  ;    // Размер буфера в байтах
    SizeStreamOfBytes   = CntBuffer * SizeBuferOfBytes;             // Общий размер буфера стрима

    ShowParam();
}

//! Отображение параметров
void TF_TestStrm::ShowParam( void )
{

    if( 1==isShowParam )
    {
        TF_WorkParam::ShowParam();

        BRDC_printf( _BRDC(&quot;Общий размер буфера стрима: %d МБ\n\n&quot;), SizeStreamOfBytes/(1024*1024) );
    }

    if( isWriteFile )
    {
        __int64 file_size = SizeBuferOfBytes;
        file_size *=FileBufferMax;

        __int64 disk_size = SizeBuferOfBytes;
        disk_size *=DiskBufferMax;

        __int64 file_cnt = disk_size/file_size;
        __int64 file_cnt_x =disk_size%file_size;

        if( file_cnt_x )
            file_cnt++;

        file_size /=1024*1024;
        disk_size /=1024*1024;

        BRDC_printf( _BRDC( &quot;Размер одного файла:   %10I64d МБ\n&quot;), file_size );
        BRDC_printf( _BRDC( &quot;Общий размер данных:   %10I64d МБ\n&quot;), disk_size );
        BRDC_printf( _BRDC( &quot;Число  файлов:   %I64d \n\n&quot;), file_cnt );
    }
}


U32 TF_TestStrm::Execute( void )
{
    rd0.testBuf.buf_check_start( 32, 64 );

    
    if( isWriteFile )
        BufWriteStart();

    //Sleep( 100 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

    
    //if( 1==isFdspOutCh0 )
    /*
    {
        //pBrd-&gt;RegPokeInd( 8, 11, 0x17 ); // включение тестового режима FI0
        //pBrd-&gt;RegPokeInd( 8, 11, 0x07 );

        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );
    } 
    */
    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();


    U32 trd=4;
    
    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );


    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );

    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    Sleep( 1 );
    */

    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();

    /*
    if( isSdram0Test )
        Sdram0Start();

    if( isSdram0Test )
        Sdram1Start();
    */

    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x02 ); // разрешение анализа готовности FIFO в тетраде TRD_DDR3x
        //  pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        } else
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x01 ); // разрешение анализа готовности FIFO в тетраде TRD_FDSP
        }
    }


    U32 *ptrBuf0=pBrd-&gt;StreamGetBufByNum( rd0.Strm, 0 );

    m_TimeBlockStart=GetTickCount();

    pBrd-&gt;StreamStart( rd0.Strm );

    //{
    //  U32 mode3=pBrd-&gt;RegPeekInd( 5, 0x0B );
    //  //mode3|=0x40;
    //  mode3&amp;=~0x40;
    //  pBrd-&gt;RegPokeInd( 5, 0x0B, mode3 );
    //  BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n MODE3: 0x%.4X \n&quot;), mode3 );
    //}

    //Sleep(1);
    /*
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }
    */
    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        }
    }

    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0Enable();

    if( isAdmCh1Start )
        m_pFDSP-&gt;Ch1Enable();
    


    if( isTestCtrl )
    {
        StartTestCtrl();
    }


    if( isAdmReg2 )
        PrepareAdmReg( fnameAdmReg2, 0 );

    if( isFdsp )
        m_pFDSP-&gt;SetFullSpeedMode( isAdmCh0FullSpeed, isAdmCh1FullSpeed, isFdspCh0FullSpeed, isFdspCh1FullSpeed );

    if( isSdram0Test ) 
        Sdram0Start();

    if( isSdram1Test ) 
        Sdram1Start();

    //pBrd-&gt;RegPokeInd( 9, 0x10, 0x020 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );  

    
    //if( 1==isFdspOutCh0 )
    {
        /*
        pBrd-&gt;RegPokeInd( 8, 11, 0x17 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        */

        //pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        //pBrd-&gt;RegPokeInd( 9, 0x10, 0 );

        //pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС
      //pBrd-&gt;RegPokeInd( 9, 0, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС

        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        //pBrd-&gt;RegPokeInd( 8, 9, 0x100 );  // запуск потока из ПЛИС ЦОС
  } 

    if( isFdspMgtReady )
    {
        pBrd-&gt;RegPokeInd( 8, 0x3E0, 0x10 );
    }

    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 1  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }

    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }

    if( isAdcPrepare )
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( 4, 0, mode0 );
    }


    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 2  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }



    flagFirstBlock=0;
    rd0.time_last=rd0.time_start=GetTickCount();

    sdram0.time_last=sdram0.time_start=rd0.time_start;
    sdram1.time_last=sdram1.time_start=rd0.time_start;
    mgt.time_last=mgt.time_start=rd0.time_start;        

    U32 current_time;
    for( ; ; )
    {
        if( Terminate )
        {
            //printf( &quot;\nTerminate=%d\n&quot;, Terminate );
            break;
        }

        ReceiveData( &amp;rd0 );
        current_time = GetTickCount();
        CalculateVelocity( &amp;sdram0, current_time, 10000, 2 );
        CalculateVelocity( &amp;sdram1, current_time, 10000, 2 );
        CalculateVelocity( &amp;mgt, current_time, 10000, 1 );

        //Sleep( 100 );
    }

    if( isWriteFile )
        BufWriteStop();

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    if( isTestCtrl )
    {
        pBrd-&gt;RegPokeInd( 1, 0x1E, 0 );
        pBrd-&gt;RegPokeInd( 1, 0x1C, 0 );
    }


    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    Sleep( 1400 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );   
    

    lc_status=4;
    Sleep( 100 );
    return 1;
}




void TF_TestStrm::ReceiveData(  ParamExchange *pr )
{
    U32 *ptr;
    U32 *ptrBlock;
    U32 mode=0;
    mode |= pr-&gt;DataType&lt;&lt;8;
    mode |= pr-&gt;DataFix&lt;&lt;7;

    int ret;
    int kk;

    //pr-&gt;BlockRd++;
    //Sleep( 10 );
    //return;

    for( kk=0; kk&lt;16; kk++ )
    {

        if( Terminate )
        {
            break;
        }

        ret=pBrd-&gt;StreamGetBuf( pr-&gt;Strm, &amp;ptr );
        if( ret )
        { // Проверка буфера стрима

            if( m_TimeBlockIndex&lt;32 )
            {
                U32 curr_time = GetTickCount();
                m_TimeBlockReceive[m_TimeBlockIndex]=curr_time;
                m_TimeBlockIndex++;
            }

            m_ptrCurrentBlock = ptr;
            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_start();

            SetEvent( m_EventCheck0Start );
            //SetEvent( m_EventCheck1Start );
            //SetEvent( m_EventCheck2Start );
            //SetEvent( m_EventCheck3Start );

            if( 0==flagFirstBlock )
            {
                currentTime=rd0.time_last=rd0.time_start=GetTickCount();
                flagFirstBlock=1;

                FILE *outFile = fopen( &quot;first_data.bin&quot;, &quot;wb&quot; );
                fwrite(  ptr, 32768, 1, outFile );
                fclose( outFile );
            }

            if( isWriteFile )
            {
                ret=BufWrite( ptr, SizeBuferOfBytes );
                if( ret )
                    Stop();
            }

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                ptrBlock=ptr+ii*SizeBlockOfWords;
                if( isIsvi )
                    IsviStep( ptrBlock );

                if( 1==isTest )
                    pr-&gt;testBuf.buf_check_psd( ptrBlock, SizeBlockOfWords );
                    //int a=0;
                else if( 2==isTest )
                    pr-&gt;testBuf.buf_check( ptrBlock, pr-&gt;BlockRd, SizeBlockOfWords, BlockMode );
                else if( 6==isTest )
                    pr-&gt;testBuf.buf_check_psd128_low( ptrBlock, SizeBlockOfWords );
                else if( 7==isTest )
                {
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 0 );
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                }
                else if( 8==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                }
                else if( 9==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                    int ret;
                    ret=pr-&gt;testBuf.buf_check_cnt256_single( ptrBlock, SizeBlockOfWords );
                    //if( ret )
                    //  this-&gt;Stop();
                }
                pr-&gt;BlockRd++;
            }

             if( (6==isTest) || (7==isTest) || (8==isTest) )
             {
                int flag1=0;
                int flag2=0;
                int flag3=0;

                Sleep(1);

                HANDLE aHandle[4] = { m_EventCheck0Result, m_EventCheck1Result, m_EventCheck2Result, m_EventCheck3Result };

                for( ; ; )
                {
                    //int ret1=WaitForSingleObject( m_EventCheck1Result, 0 );
                    //int ret2=WaitForSingleObject( m_EventCheck2Result, 0 );
                    //int ret3=WaitForSingleObject( m_EventCheck3Result, 0 );
                    ret = WaitForMultipleObjects( 1, aHandle, TRUE, 200 );
                    if( Terminate )
                    {
                        break;
                    }
                    if( (WAIT_OBJECT_0&lt;=ret) &amp;&amp; ((WAIT_OBJECT_0+3)&gt;=ret) )
                    {
                        break;
                    }
                    //Sleep(1);
                }
             }


            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_step();

            if( m_isFillAfterCheck )
            {
                U32 *dst=ptr;
                for( int ii=0; ii&lt;SizeBlockOfWords*CntBlockInBuffer; ii++ )
                {
                    *ptr++=0xBBBBBBBB;
                }
            }


            if( isAgreeMode )
            {
                //getch();
                pBrd-&gt;StreamGetBufDone( pr-&gt;Strm );
            }

            if( (isRestart&gt;=1) &amp;&amp; (pr-&gt;BlockRd==(CntBuffer*CntBlockInBuffer) ) )
            {
                Sleep( 100 );
                if( 0==SdramFifoOutRestart )
                    pr-&gt;testBuf.restart();
                if( 1==isRestart )
                 RestartAdc();
                else if( 2==isRestart )
                    RestartTrd();
                else if( 3==isRestart )
                    RestartTrdAndSdram();
            }

        } else
        {
            //Sleep( 0 );
            pr-&gt;freeCycle++;
            break;
        }
    }
    Sleep( 0 );

    
    currentTime = GetTickCount();
    if( (currentTime - pr-&gt;time_last)&gt;4000 )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*SizeBlockOfBytes/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v;

        v = 1000.0*(pr-&gt;BlockRd)*SizeBlockOfBytes/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
        pr-&gt;freeCycleZ=pr-&gt;freeCycle;
        pr-&gt;freeCycle=0;
    
    }
    //Sleep(1);
    

}



U32 TF_TestStrm::ExecuteCheck0( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck0Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck0Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck1( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck1Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck1Result );
        }

    }

    return 0;
}

U32 TF_TestStrm::ExecuteCheck2( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck2Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck2Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck3( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck3Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck3Result );
        }

    }

    return 0;
}


void TF_TestStrm::PrepareAdm( void )
{
    U32 trd=trdNo;
    U32 ii;
    U32 id, id_mod, ver;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады\n&quot;) );


    id = pBrd-&gt;RegPeekInd( trd, 0x100 );
    id_mod = pBrd-&gt;RegPeekInd( trd, 0x101 );
    ver = pBrd-&gt;RegPeekInd( trd, 0x102 );

    //pBrd-&gt;RegPokeInd( trd, 0, 0x2038 );

    BRDC_printf( _BRDC(&quot;\nТетрада %d  ID: 0x%.2X MOD: %d  VER: %d.%d \n\n&quot;),
        trd, id, id_mod, (ver&gt;&gt;8) &amp; 0xFF, ver&amp;0xFF );

    BRDC_printf( _BRDC(&quot; Сброс тетрады TRD %2d &quot;), trd );
    pBrd-&gt;RegPokeInd( trd, 0, 1 );
    for( int ii=1; ii&lt;32; ii++ )
    {
        pBrd-&gt;RegPokeInd( trd, ii, 0 );
    }
    pBrd-&gt;RegPokeInd( trd, 0, 0 );
    BRDC_printf( _BRDC(&quot; - Ok\n&quot;) );


    {
        U32 reg2F0;
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x4383 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x000 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

    }

    //if( fnameDDS )
    //  PrepareDDS();


    if( isMainTest )
        PrepareMain();


    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( isTestCtrl )
        PrepareTestCtrl();
    

    //if( isFMC )
    //  PrepereFMC();

    if( isAdcPrepare )
        PrepareAdc( m_sAdcIni );

    if( isAdmReg )
        PrepareAdmReg( fnameAdmReg, 1 );

    if( 1==isSdram )
        PrepareDDR3();

    if(2==isSdram )
        PrepareSDRAM();

    if(4 == isSdram)
        PrepareDDR4();

    if( isFdsp )
        PrepareFDSP();

    IsviStatus=0;
    IsviCnt=0;
    isIsvi=0;
    if( fnameIsvi )
    {
        IsviStatus=1;
        isIsvi=1;
    }
    /*
    pBrd-&gt;RegPokeInd( trd, 25, 3 );
    pBrd-&gt;RegPokeInd( trd, 16, 3 );
    pBrd-&gt;RegPokeInd( trd, 0x13, 0);
    pBrd-&gt;RegPokeInd( trd, 28, 0 );
    */
    //pBrd-&gt;RegPokeInd( trd, 0x1B, 0x100 );

//      pBrd-&gt;RegPokeInd( trdSdram, 0, 1 );

    //PrepareSwitch();

}




//! Подготовка MAIN
void TF_TestStrm::PrepareMain( void )
{

    BRDC_printf( _BRDC(&quot;В тетраде MAIN установлен режим формирования псевдослучайной последовательности\n&quot;) );
    pBrd-&gt;RegPokeInd( 0, 12, 1 );  // Регистр TEST_MODE[0]=1 - режим формирования псевдослучайной последовательности
    pBrd-&gt;RegPokeInd( 0, 0, 2 );   // Сброс FIFO - перевод в начальное состояние
 Sleep( 1 );
    pBrd-&gt;RegPokeInd( 0, 0, 0 );
    Sleep( 1 );
}

void TF_TestStrm::IsviStep( U32* ptr )
{
    int ii;
    if( (1==IsviStatus) || (4==IsviStatus ) )
    {
        for( ii=0; ii&lt;SizeBlockOfWords; ii++ ) bufIsvi[ii]=ptr[ii];
        IsviStatus++;
    }
}

void TF_TestStrm::WriteFlagSinc(int flg, int isNewParam)
{
    int fs = -1;
    int val[2];

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    val[0] = flg;
    val[1] = isNewParam;
    write( fs, val, 8 );
    close( fs );
}

int  TF_TestStrm::ReadFlagSinc(void)
{
    int fs = -1;
    int flg;

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    read( fs, &amp;flg, 4 );
    close( fs );

    return flg;
}

void TF_TestStrm::WriteDataFile( U32 *pBuf, U32 sizew )
{
    char fname[256];
    sprintf( fname, &quot;%s.bin&quot;, fnameIsvi );
    int     fl = sopen(fname, O_WRONLY|O_BINARY|O_CREAT|O_TRUNC, SH_DENYNO, S_IWRITE|S_IREAD);
    U32     ii;

    if( fl==-1 )
    {
        return;
    }

    
    write( fl, pBuf, sizew*4 );

    write( fl, IsviHeaderStr, IsviHeaderLen );

    close( fl );
}


U32 TF_TestStrm::ExecuteIsvi( void )
{
    for( ; ; )
    {
        if( Terminate )
        {
            break;
        }


        int ii;
        int rr;
        switch( IsviStatus )
        {
            case 2: // Подготовка суффикса
                {
                    IsviHeaderStr[0]=0;
                    /*
                    switch( IsviHeaderMode )
                    {
                        case 1:  SetFileHeaderDdc( SizeBlockOfWords, IsviHeaderStr ); break;
                        case 2:  SetFileHeaderAdc( SizeBlockOfWords, IsviHeaderStr ); break;
                    }
                    */
                    IsviHeaderLen = strlen( IsviHeaderStr );
                    WriteFlagSinc(0,0);
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0xffffffff);

                    IsviCnt++;
                    IsviStatus=3;
                }
                break;

            case 3:
                {
                  rr=ReadFlagSinc();
                  if( 0==rr )
                      IsviStatus=4;

                }
                break;

            case 4:
                // Ожидание получения данных
                Sleep( 100 );
                break;

            case 5:
                {
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0 );
                    IsviStatus=3;
                    IsviCnt++;
                }
                break;

        }

        Sleep( 100 );
    }
    IsviStatus=100;
    return 0;
}

/*
//! Подготовка DDS
void TF_TestStrm::PrepareDDS( void )
{

    if( pDds )
        delete pDds;

    pDds = new TF_TestDDS( fnameDDS );
}
*/

#define TRD_CTRL 1

#define REG_MUX_CTRL  0x0F
#define REG_GEN_CNT1  0x1A
#define REG_GEN_CNT2  0x1B
#define REG_GEN_CTRL  0x1E
#define REG_GEN_SIZE  0x1F
#define TRD_DIO_IN    6
#define TRD_CTRL      1
//#define TRD_DIO_IN
//! Подготовка TEST_CTRL

void TF_TestStrm::PrepareTestCtrl( void )
{
    U32 trd=1;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады TEST_CTRL\n&quot;) );

    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( !isFifoRdy )
        BlockMode |=0x1000;

    U32 block_mode=BlockMode;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 1 );

          //U32 mode0=pBrd-&gt;RegPeekInd( TRD_DIO_IN, 0 );
         // pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 2 );

          Sleep( 1 );

          //pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_MUX_CTRL, 1 );

          U32  val=SizeBlockOfBytes/4096;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_SIZE, val );

          if( block_mode &amp; 0x80 )
          {
            BRDC_printf( _BRDC(&quot;Используется сокращённая тестовая последовательность\r\n&quot;) );
          } else
          {
            BRDC_printf( _BRDC(&quot;Используется полная тестовая последовательность\r\n&quot;) );
          }


          if( Cnt1 || Cnt2 )
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, Cnt1 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, Cnt2 );
            float sp=1907.348632812 * (Cnt1-1)/(Cnt1+Cnt2-2);
            BRDC_printf( _BRDC(&quot;Установлено ограничение скорости формирования потока:  %6.1f МБайт/с \r\nREG_CNT1=%d  REGH_CNT2=%d   \r\n&quot;), sp, Cnt1, Cnt2 );
            if( block_mode&amp;0x1000 )
            {
             BRDC_printf( _BRDC(&quot;Установлен режим без ожидания готовности FIFO\r\n\r\n&quot;) );
            } else
            {
             BRDC_printf( _BRDC(&quot;Установлено ожидание готовности FIFO \r\n\r\n&quot;)        );
            }
          }  else
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, 0 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, 0 );
            BRDC_printf( _BRDC(&quot;Установлено формирование потока на максимальной скорости: 1907 МБайт/с \r\nУстановлено ожидание готовности FIFO \r\n\r\n&quot;)        );
          }


}

//! Запуск TestCtrl
void TF_TestStrm::StartTestCtrl( void )
{

          U32 ctrl=0x20;
          ctrl|=BlockMode;
          if( Cnt1 || Cnt2 )
           ctrl|=0x40;

          if( !isFifoRdy )
              ctrl |=0x1000;
        //  ctrl&amp;= ~0x1000;
         //BRDC_printf( &quot;TEST_CTRL: REG_GEN_CTRL = 0x%.4X \r\n&quot;, ctrl );
                
         pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, ctrl );  // Запуск DIO_IN

         //U32 mode0=pBrd-&gt;RegPeekInd( 6, 0 );  
         //mode0 |=0x30;
         //pBrd-&gt;RegPokeInd( 6, 0, mode0 );     // Запуск DIO_IN


}

//! Подготовка SDRAM
void TF_TestStrm::PrepareSDRAM( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={3, 4, 5, 17, 18, 36, 40, 42, 30, 13};
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    U32     DDR2_trdNo = 5;

    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 

    //----------- Reading SPD data ---------------------------------------------
    //{
    //  U32 Bytes_Num;
    //  U32 val;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, 0);
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //  Bytes_Num=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  Bytes_Num&amp;=0xFF;
    //  for(ii=0;ii&lt;Bytes_Num;ii++)
    //  {
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii);
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //      val=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //      BRDC_printf(&quot;Byte %03d: - 0x%02X\n&quot;, ii, val &amp; 0xFF);
    //  }
    //}


    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    }
    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 mode1=0;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
                    columns=spd_data[1] &amp; 0xFF; // Num of columns
                    columns=(columns-8) &amp; 7;
                    rows=spd_data[0] &amp; 0xFF; // Num of Rows
                    rows=(rows-8) &amp; 7;
                    {
                            U32 bank_width;
        
                            if ((spd_data[3] &amp; 0xFF)==4)
                                    bank_width = 2;
                            else
                                    bank_width = 3;
        
                            bank_width &amp;= 0xFF; // Num of Banks
                            banks=(bank_width==2) ? 0 : 1;
                    }
        
                    ranks=spd_data[2] &amp; 0x3; // Num of Ranks
                    ranks=(ranks==0) ? 0 : 1;

                    mode1=(rows&lt;&lt;2) | (columns&lt;&lt;5) | (ranks&lt;&lt;8) | (banks&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         BRDC_printf(_BRDC(&quot;COLUMNS :\t\t%d;\nROWS    :\t\t%d;\nBANKS   :\t\t%d;\nRANKS   :\t\t%d;\n&quot;),
            spd_data[1] &amp; 0xFF, spd_data[0] &amp; 0xFF, spd_data[3] &amp; 0xFF, (spd_data[2] &amp; 0x3)+1);
        
         BRDC_printf(_BRDC(&quot;MODE1 :\t\t0x%X\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    {
        U32 CAS_latency;
        float Twr;
        U32 Twr_value;
        U32 latency_reg;

        if (spd_data[4] &amp; 0x8)
            CAS_latency = 3;
        else if (spd_data[4] &amp; 0x10)
            CAS_latency = 4;
        else if (spd_data[4] &amp; 0x20)
            CAS_latency = 5;
        else if (spd_data[4] &amp; 0x40)
            CAS_latency = 6;
        else
             BRDC_printf( _BRDC(&quot;ERROR!: Неверное значение СAS\r\n&quot;));

        Twr = ((spd_data[5] &amp; 0xFF) &gt;&gt; 2) + ((spd_data[5] &amp; 0x3) * 0.25);
//      Twr_value = (U32)ceil(Twr * 0.250);
//      latency_reg = (Twr_value&lt;&lt;4) | CAS_latency;
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_LATENCY_REG, latency_reg);    // CONF_REG
         BRDC_printf(_BRDC(&quot;Twr=%f ns\n&quot;), Twr);
    }

    

    //----------------------------------------------------------------------------
    {
        U32 CAS_latency;
        float Trfc;
        U32 Subfield_A;
        U32 Subfield_B;
        U32 Trfc_value;

        Subfield_A=spd_data[6] &amp; 1;
        Subfield_B=(spd_data[6] &gt;&gt; 1) &amp; 7;

        Trfc=256*Subfield_A;
        switch (Subfield_B)
        {
        case 0 :
            Trfc+=0.0;
            break;
        case 1 :
            Trfc+=0.25;
            break;
        case 2 :
            Trfc+=0.33;
            break;
        case 3 :
            Trfc+=0.5;
            break;
        case 4 :
            Trfc+=0.66;
            break;
        case 5 :
            Trfc+=0.75;
            break;

        default:
            ;
        }
        Trfc+=spd_data[7] &amp; 0xFF;

//      Trfc_value = (U32)ceil(Trfc * 0.250);
         BRDC_printf(_BRDC(&quot;Trfc=%f ns\n&quot;), Trfc);
    }

    //----------------------------------------------------------------------------
    {
        U32 Tras=spd_data[8] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Tras=%d ns\n&quot;), Tras);
    }
    //----------------------------------------------------------------------------
    {
        U32 prim_width=spd_data[9] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Primary SDRAM width x%d \n&quot;), prim_width);
    }
    ///----------------------------------------------------------------------------

    //return;
    
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
        

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x0);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x1);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0x100C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0x140C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0x300C);

    //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0x0300);


        /*
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x3);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x0);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x10, 0x3); // CHAN 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x13, 0x81);    // FSRC 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x14, 0x0); // FDVR 
        */

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
    



    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
    {
        U32 status;
        U32 loop=0;
        do
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;
            
            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 300 ); loop++;
        }while( !(status &amp; 0x800));
    }
     BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
    {
        U32 DDR2_mode0;
        DDR2_mode0=pBrd-&gt;RegPeekInd( DDR2_trdNo, TRDIND_MODE0);
        DDR2_mode0|=0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO
        DDR2_mode0&amp;=~0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO


        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 2 );  // Сброс FIFO
        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 0 );  // Сброс FIFO

    //return;

        DDR2_mode0|=0x0030;
        //DDR2_mode0|=0x0010;
        BRDC_printf( _BRDC(&quot;DDR_mode0: %.4X \n&quot;), DDR2_mode0 );

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  

        //pBrd-&gt;RegPokeInd( DDR2_trdNo, 0, 0x2038 );  // Запуск DIO_IN
        //pBrd-&gt;RegPokeInd(ADC_trdNo, TRDIND_MODE1, 0x80);  // Переключение тетрады ADC на тестовую последовательность 
    }


}

//! Подготовка DDR3
void TF_TestStrm::PrepareDDR3( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={ 4, 5, 7, 8, 10, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 26, 27, 28, 29 };
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    //U32       DDR2_trdNo = 5;
    U32     DDR2_trdNo = this-&gt;trdNo;

    //BRDC_printf( _BRDC( &quot;\nТетрада памяти: %d   &quot;), DDR2_trdNo );

    // Проверка идентификатора тетрады 
    {
        U32 trdId = pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x100 );
        if( (0x9B == trdId) || (0x8F==trdId) )
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Ok\n\n&quot;), trdId );
        } else
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Error\n\n&quot;), trdId );
            throw( _BRDC( &quot;Тетрада TRD_DDR3x не обнаружена&quot;));
        }
    }


    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 



    
    ////for( ii=0; ii&lt;16; ii++ )
    //int xx=0;
    //for( ii=4; ;  )
    //{
    //  U32 adr=3;
    //  U32 data;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii );
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2 );

    //  data=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  //printf( &quot;%5d 0x%.2X  \n&quot;, ii, data );
    //  printf( &quot;%5d 0x%.2X  \r&quot;, xx, data ); xx++;
    //  Sleep( 100 );
    //}
    //

    U32 status;
    //for( ; ; )
    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2);
        /*
        for( ; ; )
        {
            status = pBrd-&gt;RegPeekDir( DDR2_trdNo, 0 );
            if( status &amp; 1 )
                break;
            Sleep( 2 );

        }
        */
        
        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
        printf( &quot;%d SPD[%d] = 0x%.2X  %d \n&quot;, ii, spd_addr[ii], spd_data[ii], spd_data[ii] );
    }

    // Проверка наличия SPD или имитатора SPD
    {
        if( (0xFF==spd_data[0]) || (0xFF==spd_data[1]) || (0xFF==spd_data[2]) )
        {
            throw( _BRDC( &quot;Память не установлена") );
        }

    }

        U32 mode1=0;

    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
        U32 size;
        U32 primary_bus;
        U32 sdram_widht;

        switch( (spd_data[0]&gt;&gt;4) &amp; 0x7 )
        {
            case 0: banks = 3; break;
            case 1: banks = 4; break;
            case 2: banks = 5; break;
            case 3: banks = 6; break;
            default: banks=0; break;
        }
        
        switch(spd_data[0] &amp; 0xF )
        {
            case 0: size=256; break;
            case 1: size=512; break;
            case 2: size=1024; break;
            case 3: size=2048; break;
            case 4: size=4096; break;
            case 5: size=8192; break;
            case 6: size=16384; break;
            default: size=0;

        }

        switch( (spd_data[1]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: rows=12; break;
            case 1: rows=13; break;
            case 2: rows=14; break;
            case 3: rows=15; break;
            case 4: rows=16; break;
            default: rows=0; break;
        }
    
        switch( (spd_data[1] &amp; 0x7 ) )
        {
            case 0: columns=9; break;
            case 1: columns=10; break;
            case 2: columns=11; break;
            case 3: columns=12; break;
            default: columns=0; break;
        }
    
    
        switch( (spd_data[2]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: ranks=1; break;
            case 1: ranks=2; break;
            case 2: ranks=3; break;
            case 3: ranks=4; break;
            default: ranks=0; break;
        }
        
        switch( (spd_data[2]) &amp; 0x7 )
        {
            case 0: sdram_widht=4; break;
            case 1: sdram_widht=8; break;
            case 2: sdram_widht=16; break;
            case 3: sdram_widht=32; break;
            default: ranks=0; break;
        }
        switch( (spd_data[3]) &amp; 0x7 )
        {
            case 0: primary_bus=8; break;
            case 1: primary_bus=16; break;
            case 2: primary_bus=32; break;
            case 3: primary_bus=64; break;
            default: primary_bus=0; break;
        }

                    mode1=((rows-8)&lt;&lt;2)&amp;0x1C;
                    mode1|= ((columns-8)&lt;&lt;5) &amp; 0xE0;
                    mode1|= ((ranks-1)&lt;&lt;8) ;
                    mode1|= (1&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         U32 total_size=size/8*primary_bus/sdram_widht*ranks;
         BRDC_printf(_BRDC(&quot;\nCOLUMNS \t\t%d\nROWS    \t\t%d\nBANKS   \t\t%d\nRANKS   \t\t%d\nSDRAM SIZE   \t\t%d \nSDRAM WITH \t\t%d\nPRIMARY BUS \t\t%d\nTOTAL SIZE \t\t%d [MB]\n&quot;),
                columns, rows, banks, ranks, size, sdram_widht, primary_bus, total_size );


        
         BRDC_printf(_BRDC(&quot;\nMODE1 :\t\t0x%X\n\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    



        {
            U32 mode3=0;
            if( SdramSource )
                mode3|=1;
            if( SdramFullSpeed )
                mode3|=0x20;

            if( SdramFifoOutRestart )
                mode3|=0x100;

            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    // управление источником и режимом полной скорости
        }

        
        pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0C, SdramTestSequence  );   // 0x100 - включение тестового режима





    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
     for( int kk=0; ; kk++ )
    {
        U32 status;
        U32 loop=0;
        int flag_init=0;
        for( int jj=0; jj&lt;8; jj++ )
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;

            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 200 ); loop++;

            // Проверка чтения регистра STATUS
            {
                if( 0xFFFF == status )
                {
                    BRDC_printf( _BRDC(&quot;\n\n&quot;)); 
                    throw( _BRDC( &quot;STATUS=0xFFFF - Ошибка чтения регистра STATUS&quot;));
                }
            }

            if( status &amp; 0x800) 
            {
                flag_init=1;
                break;
            }
        }
        
        if( 1==flag_init )
        {
         BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
         break;
        } else
        {
            //throw( _BRDC(&quot;Не удалось инициализировать DDR память&quot;) );
            BRDC_printf( _BRDC(&quot;Restart: %kk                  \r&quot;), kk );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; ~0x20000 );  // CONF_REG
            Sleep( 400 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; 0x20000 );   // CONF_REG
        }
    }
    {




        if( 1==SdramFifoMode )
        { // Режим FIFO 
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

            //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x14 ); // Режим FIFO
            BRDC_printf( _BRDC(&quot;\r\nРежим FIFO\r\n&quot;)  );
        } else
        { // Режим с автоматическим чтением

            // Начало активной зоны
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, SdramAzBase &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, SdramAzBase &gt;&gt; 16 );

            U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
            U32 AzEnd;

            if( -1==SdramAzSize ) 
            {
                AzEnd= SdramAzBase + size - 1;
            } else
            {
                AzEnd= SdramAzBase + SdramAzSize*(1024/4) - 1;
            }

            SdramAzSizeOfKb = (AzEnd+1-SdramAzBase)/(256);
            BRDC_printf( _BRDC(&quot;\r\nРежим с автоматическим чтением\r\n&quot;)  );
            BRDC_printf( _BRDC(&quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot;), SdramAzBase  );
            BRDC_printf( _BRDC(&quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot;), AzEnd  );
            BRDC_printf( _BRDC(&quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot;), SdramAzSizeOfKb/1024, SdramAzSize );
            
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, AzEnd &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, AzEnd &gt;&gt; 16 );

        }
    

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 2 );  // Сброс FIFO

        if( SdramFifoOutRestart )
        {
            U32 mode3=0;
            mode3=pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x0B );    
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 | 0x200 );    // сброс входного FIFO
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    
        }

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 0 );  

    }


}


//! 
#define TRDIND_ID 0x100
#define TRDIND_INSTNUM 0x107
#define TRD_DDR4_ID 0xE7

int TF_TestStrm::PrepareDDR4( void )
{
    BRDCHAR log_out[1024];
    //int ret;

    U32 ii;
    U32 trdId;
    U32 trdInst;

    U32     spd_addr[] = { 2, 3, 4, 5, 12, 13 };
    U32     spd_data[sizeof( spd_addr ) / sizeof( U32 )];
    U32     confreg;

    ////Поиск тетрады TRD_DDR4
    //for (ii = 1; ii&lt;8; ii++)
    //{
    //  trdId = pBrd-&gt;RegPeekInd( ii, TRDIND_ID );
    //  if (trdId == TRD_DDR4_ID)
    //  {
    //      trdInst = pBrd-&gt;RegPeekInd( ii, TRDIND_INSTNUM );
    //      if (trdInst == m_SdramInst)
    //      {
    //          trdDDR4 = ii;
    //          break;
    //      }
    //  }
    //}

    //if (trdDDR4 == 0)
    //{
    //  BRDC_printf( _BRDC( &quot;ERROR : Тетрада DDR4 не нейдена \n&quot; ) );
    //  return -1;
    //}
    //else
    //  BRDC_printf( _BRDC( &quot;Номер тетрада DDR4 : %d\n&quot; ), trdDDR4 );

    U32 trdDDR4 = this-&gt;trdNo;

    // Сброс тетрады 
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 1 );
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 0 );

    //Чтение данных ПЗУ SPD

    for (ii = 0; ii&lt;sizeof( spd_addr ) / sizeof( U32 ); ii++)
    {
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_ADDR, spd_addr[ii] );
        //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_SPD_CTRL, 1);
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_CTRL, 2 );

        spd_data[ii] = pBrd-&gt;RegPeekInd( trdDDR4, TRDIND_SPD_DATA );
    }

    // Byte 2
    // Проверка типа памяти (DDR4 SDRAM - 0xC) 
    spd_data[0] &amp;= 0xFF;
    if (spd_data[0] != 0xC)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Неверный тип памяти (0x%X). Ожидается 0xC\r\n&quot; ), spd_data[0] );
        throw(log_out);
    }

    // Byte 3
    // Проверка типа модуля
    spd_data[1] &amp;= 0x7;
    if (spd_data[1] != 0x3)
    {
        switch (spd_data[1])
        {
        case 0x0:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UNDEFINED\&quot;\r\n&quot; ) );
            break;
        case 0x1:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;RDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x2:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x3: //тип модуля (SO-DIMM - 0x3)
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;SODIMM\&quot;\r\n&quot; ) );
            break;
        case 0x4:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;LRDIMM\&quot;\r\n&quot; ) );
            break;
        default: break;
        }
    }

    // Byte 4
    // Total SDRAM capacity, in megabits
    U32 sdram_capacity;
    switch (spd_data[2] &amp; 0xF)
    {
    case 0:
        sdram_capacity = 256;
        break;
    case 1:
        sdram_capacity = 512;
        break;
    case 2:
        sdram_capacity = 1024;
        break;
    case 3:
        sdram_capacity = 2048;
        break;
    case 4:
        sdram_capacity = 4096;
        break;
    case 5:
        sdram_capacity = 8198;
        break;
    case 6:
        sdram_capacity = 16384;
        break;
    case 7:
        sdram_capacity = 32768;
        break;
    case 8:
        sdram_capacity = 12288; // 12Gb
        break;
    case 9:
        sdram_capacity = 24576; // 24Gb
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти, Мбит):&quot; ), sdram_capacity );

    U32 bank_addr_bits = (spd_data[2] &gt;&gt; 4) &amp; 0x3;
    bank_addr_bits += 2;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса банка):&quot; ), bank_addr_bits );

    U32 bank_group_bits = (spd_data[2] &gt;&gt; 6) &amp; 0x3;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число груп банков):&quot; ), bank_group_bits );


    // Byte 5
    U32 col_addr_bits = spd_data[3] &amp; 0x7;
    col_addr_bits += 9;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса колонки):&quot; ), col_addr_bits );

    U32 row_addr_bits = (spd_data[3] &gt;&gt; 3) &amp; 0x7;
    row_addr_bits += 12;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса строки):&quot; ), row_addr_bits );


    // Byte 12
    // Организация модуля
    U32 sdram_width;
    switch (spd_data[4] &amp; 0x7)
    {
    case 0:
        sdram_width = 4;
        break;
    case 1:
        sdram_width = 8;
        break;
    case 2:
        sdram_width = 16;
        break;
    case 3:
        sdram_width = 32;
        break;
    default:;
    }
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины памяти):&quot; ), sdram_width );

    // Number of Package Panks per DIMM
    U32 ranks = (spd_data[4] &gt;&gt; 3) &amp; 0x7;
    ranks += 1;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число ранков):&quot; ), ranks );

    // Byte 13
    // Module Memory Bus Width
    U32 primary_bus_width;
    switch (spd_data[5] &amp; 0x7)
    {
    case 0:
        primary_bus_width = 8;
        break;
    case 1:
        primary_bus_width = 16;
        break;
    case 2:
        primary_bus_width = 32;
        break;
    case 3:
        primary_bus_width = 64;
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины модуля):&quot; ), primary_bus_width );

    U32 module_capacity = (sdram_capacity / 8)*(primary_bus_width / sdram_width)*ranks;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти модуля МБайт)&quot; ), module_capacity );

    //g_SdramSize = module_capacity * 262144;

    U32 mode1 = 0;
    mode1 |= ((row_addr_bits - 8) &amp; 0x7) &lt;&lt; 2;
    mode1 |= ((col_addr_bits - 8) &amp; 0x7) &lt;&lt; 5;
    mode1 |= (ranks == 1) ? 0 : 0x100;
    mode1 |= 0x2200;

    // Разрешение инициализации памяти
    //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_MODE1, 0);
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE1, mode1 );

    // Ожидание окончания инициализации памяти DDR4
    BRDC_printf( _BRDC( &quot;\n\t%-46s\n&quot; ), _BRDC( &quot;Инициализации модуля DDR4...&quot; ) );
    int attempt;
    int attempt_max = 100;
    U32 status;

    for (attempt = 0; attempt&lt;attempt_max; attempt++)
    {
        status = pBrd-&gt;RegPeekDir( trdDDR4, TRDREG_STATUS );

        if (status &amp; 0x800)
            break;
        else
            Sleep( 100 );
    }

    if (attempt == attempt_max)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Первышен интервал ожидания инициализации модуля DDR4\r\n&quot; ) );
        throw(log_out);
    }

    if (SdramFifoMode == 1)
    {
        // Установка режима FIFO
        U32 mode2 = 0x10; // FIFO_MODE
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );
        BRDC_printf( _BRDC( &quot;\t%-46s\n&quot; ), _BRDC( &quot;Режим FIFO&quot; ) );
    }
    else
    {
        // Режим активной зоны
        U32 mode2 = 0;
        //Установка блокировки сброса входного FIFO
        //mode2 |= (SdramFifoInRstBlock == 1) ? 0x100 : 0;
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );

        U32 azbase_reg_l = SdramAzBase &amp; 0xFFFF;
        U32 azbase_reg_h = (SdramAzBase &gt;&gt; 16) &amp; 0xFFFF;

        U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
        U32 AzEnd;

        if (-1 == SdramAzSize)
        {
            AzEnd = SdramAzBase + size - 1;
        }
        else
        {
            AzEnd = SdramAzBase + SdramAzSize*(1024 / 4) - 1;
        }

        SdramAzSizeOfKb = (AzEnd + 1 - SdramAzBase) / (256);
        BRDC_printf( _BRDC( &quot;\r\nРежим с автоматическим чтением\r\n&quot; ) );
        BRDC_printf( _BRDC( &quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot; ), SdramAzBase );
        BRDC_printf( _BRDC( &quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot; ), AzEnd );
        BRDC_printf( _BRDC( &quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
&quot;</span> );</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isFdspCh1FullSpeed&quot;</span>,  <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a641b761440f7d7ccfc2f6a6343afc73d">isFdspCh1FullSpeed</a>, <span class="stringliteral">&quot;1 - включение максимальной скорости для канала 1 ПЛИС ЦОС  );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtCheck&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtCheck, &quot;1 - проверка потока данных на соответствие PSD256&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspMgtReady&quot;,  &quot;0&quot;,  (U32*)&amp;isFdspMgtReady, &quot;1 - установка постоянной готовности к приёму по MGT&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFdspSysmon&quot;,    &quot;0&quot;,  (U32*)&amp;isFdspSysmon, &quot;1 - чтение регистров системного монитора на ПЛИС ЦОС" );


    array_cfg[ii++]=STR_CFG(  0, &quot;isSdramEnable&quot;,   &quot;0&quot;,  (U32*)&amp;isSdramEnable, &quot;Инициализация SDRAM: 0 - нет, 1 - SODIMM0, 3 - SODIMM0 и SODIMM1&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram0Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram0Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram0TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram0Adr, &quot;Начальный адрес для проверки памяти&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram1Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram1Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram1TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram1Adr, &quot;Начальный адрес для проверки памяти&quot; );


    m_sAdcIni=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdcIni&quot;,      &quot;&quot;, (U32*)&amp;m_sAdcIni, &quot;Имя файла инициализации АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdcPrepare&quot;,    &quot;0&quot;,  (U32*)&amp;isAdcPrepare, &quot;1 - подготовка субмодуля АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;MaskMode0&quot;,   &quot;0x2018&quot;,  (U32*)&amp;m_MaskMode0, &quot;Маска для программирования регистра MODE0 при запуске" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isRemoteEnable&quot;,  &quot;0&quot;,  (U32*)&amp;m_isRemoteEnable, &quot;1 - разрешение установки соединения с удалённой ПЛИС&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFillAfterCheck&quot;,    &quot;0&quot;,  (U32*)&amp;m_isFillAfterCheck, &quot;1 - заполнение памяти после проверки&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isCheckCompletion&quot;,   &quot;0&quot;,  (U32*)&amp;m_isCheckCompletion, &quot;1 - проверка CompletionTimeout&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSimulink&quot;,  &quot;0&quot;,    (U32*)&amp;m_isSimulink, &quot;1 - подключение к Simulink&quot; );

    

    max_item=ii;

   {
    char str[1024];
    for( int ii=0; ii&lt;max_item; ii++ )
    {
        sprintf( str, &quot;%s  %s&quot;, array_cfg[ii].name, array_cfg[ii].def );
        GetParamFromStr( str );
    }


   }

}

//! Расчёт параметров
void TF_TestStrm::CalculateParams( void )
{
    SizeBlockOfBytes = SizeBlockOfWords * 4;                        // Размер блока в байтах
    SizeBuferOfBytes    = CntBlockInBuffer * SizeBlockOfBytes  ;    // Размер буфера в байтах
    SizeStreamOfBytes   = CntBuffer * SizeBuferOfBytes;             // Общий размер буфера стрима

    ShowParam();
}

//! Отображение параметров
void TF_TestStrm::ShowParam( void )
{

    if( 1==isShowParam )
    {
        TF_WorkParam::ShowParam();

        BRDC_printf( _BRDC(&quot;Общий размер буфера стрима: %d МБ\n\n&quot;), SizeStreamOfBytes/(1024*1024) );
    }

    if( isWriteFile )
    {
        __int64 file_size = SizeBuferOfBytes;
        file_size *=FileBufferMax;

        __int64 disk_size = SizeBuferOfBytes;
        disk_size *=DiskBufferMax;

        __int64 file_cnt = disk_size/file_size;
        __int64 file_cnt_x =disk_size%file_size;

        if( file_cnt_x )
            file_cnt++;

        file_size /=1024*1024;
        disk_size /=1024*1024;

        BRDC_printf( _BRDC( &quot;Размер одного файла:   %10I64d МБ\n&quot;), file_size );
        BRDC_printf( _BRDC( &quot;Общий размер данных:   %10I64d МБ\n&quot;), disk_size );
        BRDC_printf( _BRDC( &quot;Число  файлов:   %I64d \n\n&quot;), file_cnt );
    }
}


U32 TF_TestStrm::Execute( void )
{
    rd0.testBuf.buf_check_start( 32, 64 );

    
    if( isWriteFile )
        BufWriteStart();

    //Sleep( 100 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

    
    //if( 1==isFdspOutCh0 )
    /*
    {
        //pBrd-&gt;RegPokeInd( 8, 11, 0x17 ); // включение тестового режима FI0
        //pBrd-&gt;RegPokeInd( 8, 11, 0x07 );

        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );
    } 
    */
    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();


    U32 trd=4;
    
    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );


    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );

    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    Sleep( 1 );
    */

    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();

    /*
    if( isSdram0Test )
        Sdram0Start();

    if( isSdram0Test )
        Sdram1Start();
    */

    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x02 ); // разрешение анализа готовности FIFO в тетраде TRD_DDR3x
        //  pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        } else
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x01 ); // разрешение анализа готовности FIFO в тетраде TRD_FDSP
        }
    }


    U32 *ptrBuf0=pBrd-&gt;StreamGetBufByNum( rd0.Strm, 0 );

    m_TimeBlockStart=GetTickCount();

    pBrd-&gt;StreamStart( rd0.Strm );

    //{
    //  U32 mode3=pBrd-&gt;RegPeekInd( 5, 0x0B );
    //  //mode3|=0x40;
    //  mode3&amp;=~0x40;
    //  pBrd-&gt;RegPokeInd( 5, 0x0B, mode3 );
    //  BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n MODE3: 0x%.4X \n&quot;), mode3 );
    //}

    //Sleep(1);
    /*
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }
    */
    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        }
    }

    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0Enable();

    if( isAdmCh1Start )
        m_pFDSP-&gt;Ch1Enable();
    


    if( isTestCtrl )
    {
        StartTestCtrl();
    }


    if( isAdmReg2 )
        PrepareAdmReg( fnameAdmReg2, 0 );

    if( isFdsp )
        m_pFDSP-&gt;SetFullSpeedMode( isAdmCh0FullSpeed, isAdmCh1FullSpeed, isFdspCh0FullSpeed, isFdspCh1FullSpeed );

    if( isSdram0Test ) 
        Sdram0Start();

    if( isSdram1Test ) 
        Sdram1Start();

    //pBrd-&gt;RegPokeInd( 9, 0x10, 0x020 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );  

    
    //if( 1==isFdspOutCh0 )
    {
        /*
        pBrd-&gt;RegPokeInd( 8, 11, 0x17 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        */

        //pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        //pBrd-&gt;RegPokeInd( 9, 0x10, 0 );

        //pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС
      //pBrd-&gt;RegPokeInd( 9, 0, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС

        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        //pBrd-&gt;RegPokeInd( 8, 9, 0x100 );  // запуск потока из ПЛИС ЦОС
  } 

    if( isFdspMgtReady )
    {
        pBrd-&gt;RegPokeInd( 8, 0x3E0, 0x10 );
    }

    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 1  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }

    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }

    if( isAdcPrepare )
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( 4, 0, mode0 );
    }


    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 2  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }



    flagFirstBlock=0;
    rd0.time_last=rd0.time_start=GetTickCount();

    sdram0.time_last=sdram0.time_start=rd0.time_start;
    sdram1.time_last=sdram1.time_start=rd0.time_start;
    mgt.time_last=mgt.time_start=rd0.time_start;        

    U32 current_time;
    for( ; ; )
    {
        if( Terminate )
        {
            //printf( &quot;\nTerminate=%d\n&quot;, Terminate );
            break;
        }

        ReceiveData( &amp;rd0 );
        current_time = GetTickCount();
        CalculateVelocity( &amp;sdram0, current_time, 10000, 2 );
        CalculateVelocity( &amp;sdram1, current_time, 10000, 2 );
        CalculateVelocity( &amp;mgt, current_time, 10000, 1 );

        //Sleep( 100 );
    }

    if( isWriteFile )
        BufWriteStop();

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    if( isTestCtrl )
    {
        pBrd-&gt;RegPokeInd( 1, 0x1E, 0 );
        pBrd-&gt;RegPokeInd( 1, 0x1C, 0 );
    }


    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    Sleep( 1400 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );   
    

    lc_status=4;
    Sleep( 100 );
    return 1;
}




void TF_TestStrm::ReceiveData(  ParamExchange *pr )
{
    U32 *ptr;
    U32 *ptrBlock;
    U32 mode=0;
    mode |= pr-&gt;DataType&lt;&lt;8;
    mode |= pr-&gt;DataFix&lt;&lt;7;

    int ret;
    int kk;

    //pr-&gt;BlockRd++;
    //Sleep( 10 );
    //return;

    for( kk=0; kk&lt;16; kk++ )
    {

        if( Terminate )
        {
            break;
        }

        ret=pBrd-&gt;StreamGetBuf( pr-&gt;Strm, &amp;ptr );
        if( ret )
        { // Проверка буфера стрима

            if( m_TimeBlockIndex&lt;32 )
            {
                U32 curr_time = GetTickCount();
                m_TimeBlockReceive[m_TimeBlockIndex]=curr_time;
                m_TimeBlockIndex++;
            }

            m_ptrCurrentBlock = ptr;
            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_start();

            SetEvent( m_EventCheck0Start );
            //SetEvent( m_EventCheck1Start );
            //SetEvent( m_EventCheck2Start );
            //SetEvent( m_EventCheck3Start );

            if( 0==flagFirstBlock )
            {
                currentTime=rd0.time_last=rd0.time_start=GetTickCount();
                flagFirstBlock=1;

                FILE *outFile = fopen( &quot;first_data.bin&quot;, &quot;wb&quot; );
                fwrite(  ptr, 32768, 1, outFile );
                fclose( outFile );
            }

            if( isWriteFile )
            {
                ret=BufWrite( ptr, SizeBuferOfBytes );
                if( ret )
                    Stop();
            }

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                ptrBlock=ptr+ii*SizeBlockOfWords;
                if( isIsvi )
                    IsviStep( ptrBlock );

                if( 1==isTest )
                    pr-&gt;testBuf.buf_check_psd( ptrBlock, SizeBlockOfWords );
                    //int a=0;
                else if( 2==isTest )
                    pr-&gt;testBuf.buf_check( ptrBlock, pr-&gt;BlockRd, SizeBlockOfWords, BlockMode );
                else if( 6==isTest )
                    pr-&gt;testBuf.buf_check_psd128_low( ptrBlock, SizeBlockOfWords );
                else if( 7==isTest )
                {
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 0 );
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                }
                else if( 8==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                }
                else if( 9==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                    int ret;
                    ret=pr-&gt;testBuf.buf_check_cnt256_single( ptrBlock, SizeBlockOfWords );
                    //if( ret )
                    //  this-&gt;Stop();
                }
                pr-&gt;BlockRd++;
            }

             if( (6==isTest) || (7==isTest) || (8==isTest) )
             {
                int flag1=0;
                int flag2=0;
                int flag3=0;

                Sleep(1);

                HANDLE aHandle[4] = { m_EventCheck0Result, m_EventCheck1Result, m_EventCheck2Result, m_EventCheck3Result };

                for( ; ; )
                {
                    //int ret1=WaitForSingleObject( m_EventCheck1Result, 0 );
                    //int ret2=WaitForSingleObject( m_EventCheck2Result, 0 );
                    //int ret3=WaitForSingleObject( m_EventCheck3Result, 0 );
                    ret = WaitForMultipleObjects( 1, aHandle, TRUE, 200 );
                    if( Terminate )
                    {
                        break;
                    }
                    if( (WAIT_OBJECT_0&lt;=ret) &amp;&amp; ((WAIT_OBJECT_0+3)&gt;=ret) )
                    {
                        break;
                    }
                    //Sleep(1);
                }
             }


            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_step();

            if( m_isFillAfterCheck )
            {
                U32 *dst=ptr;
                for( int ii=0; ii&lt;SizeBlockOfWords*CntBlockInBuffer; ii++ )
                {
                    *ptr++=0xBBBBBBBB;
                }
            }


            if( isAgreeMode )
            {
                //getch();
                pBrd-&gt;StreamGetBufDone( pr-&gt;Strm );
            }

            if( (isRestart&gt;=1) &amp;&amp; (pr-&gt;BlockRd==(CntBuffer*CntBlockInBuffer) ) )
            {
                Sleep( 100 );
                if( 0==SdramFifoOutRestart )
                    pr-&gt;testBuf.restart();
                if( 1==isRestart )
                 RestartAdc();
                else if( 2==isRestart )
                    RestartTrd();
                else if( 3==isRestart )
                    RestartTrdAndSdram();
            }

        } else
        {
            //Sleep( 0 );
            pr-&gt;freeCycle++;
            break;
        }
    }
    Sleep( 0 );

    
    currentTime = GetTickCount();
    if( (currentTime - pr-&gt;time_last)&gt;4000 )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*SizeBlockOfBytes/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v;

        v = 1000.0*(pr-&gt;BlockRd)*SizeBlockOfBytes/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
        pr-&gt;freeCycleZ=pr-&gt;freeCycle;
        pr-&gt;freeCycle=0;
    
    }
    //Sleep(1);
    

}



U32 TF_TestStrm::ExecuteCheck0( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck0Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck0Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck1( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck1Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck1Result );
        }

    }

    return 0;
}

U32 TF_TestStrm::ExecuteCheck2( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck2Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck2Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck3( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck3Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck3Result );
        }

    }

    return 0;
}


void TF_TestStrm::PrepareAdm( void )
{
    U32 trd=trdNo;
    U32 ii;
    U32 id, id_mod, ver;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады\n&quot;) );


    id = pBrd-&gt;RegPeekInd( trd, 0x100 );
    id_mod = pBrd-&gt;RegPeekInd( trd, 0x101 );
    ver = pBrd-&gt;RegPeekInd( trd, 0x102 );

    //pBrd-&gt;RegPokeInd( trd, 0, 0x2038 );

    BRDC_printf( _BRDC(&quot;\nТетрада %d  ID: 0x%.2X MOD: %d  VER: %d.%d \n\n&quot;),
        trd, id, id_mod, (ver&gt;&gt;8) &amp; 0xFF, ver&amp;0xFF );

    BRDC_printf( _BRDC(&quot; Сброс тетрады TRD %2d &quot;), trd );
    pBrd-&gt;RegPokeInd( trd, 0, 1 );
    for( int ii=1; ii&lt;32; ii++ )
    {
        pBrd-&gt;RegPokeInd( trd, ii, 0 );
    }
    pBrd-&gt;RegPokeInd( trd, 0, 0 );
    BRDC_printf( _BRDC(&quot; - Ok\n&quot;) );


    {
        U32 reg2F0;
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x4383 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x000 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

    }

    //if( fnameDDS )
    //  PrepareDDS();


    if( isMainTest )
        PrepareMain();


    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( isTestCtrl )
        PrepareTestCtrl();
    

    //if( isFMC )
    //  PrepereFMC();

    if( isAdcPrepare )
        PrepareAdc( m_sAdcIni );

    if( isAdmReg )
        PrepareAdmReg( fnameAdmReg, 1 );

    if( 1==isSdram )
        PrepareDDR3();

    if(2==isSdram )
        PrepareSDRAM();

    if(4 == isSdram)
        PrepareDDR4();

    if( isFdsp )
        PrepareFDSP();

    IsviStatus=0;
    IsviCnt=0;
    isIsvi=0;
    if( fnameIsvi )
    {
        IsviStatus=1;
        isIsvi=1;
    }
    /*
    pBrd-&gt;RegPokeInd( trd, 25, 3 );
    pBrd-&gt;RegPokeInd( trd, 16, 3 );
    pBrd-&gt;RegPokeInd( trd, 0x13, 0);
    pBrd-&gt;RegPokeInd( trd, 28, 0 );
    */
    //pBrd-&gt;RegPokeInd( trd, 0x1B, 0x100 );

//      pBrd-&gt;RegPokeInd( trdSdram, 0, 1 );

    //PrepareSwitch();

}




//! Подготовка MAIN
void TF_TestStrm::PrepareMain( void )
{

    BRDC_printf( _BRDC(&quot;В тетраде MAIN установлен режим формирования псевдослучайной последовательности\n&quot;) );
    pBrd-&gt;RegPokeInd( 0, 12, 1 );  // Регистр TEST_MODE[0]=1 - режим формирования псевдослучайной последовательности
    pBrd-&gt;RegPokeInd( 0, 0, 2 );   // Сброс FIFO - перевод в начальное состояние
 Sleep( 1 );
    pBrd-&gt;RegPokeInd( 0, 0, 0 );
    Sleep( 1 );
}

void TF_TestStrm::IsviStep( U32* ptr )
{
    int ii;
    if( (1==IsviStatus) || (4==IsviStatus ) )
    {
        for( ii=0; ii&lt;SizeBlockOfWords; ii++ ) bufIsvi[ii]=ptr[ii];
        IsviStatus++;
    }
}

void TF_TestStrm::WriteFlagSinc(int flg, int isNewParam)
{
    int fs = -1;
    int val[2];

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    val[0] = flg;
    val[1] = isNewParam;
    write( fs, val, 8 );
    close( fs );
}

int  TF_TestStrm::ReadFlagSinc(void)
{
    int fs = -1;
    int flg;

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    read( fs, &amp;flg, 4 );
    close( fs );

    return flg;
}

void TF_TestStrm::WriteDataFile( U32 *pBuf, U32 sizew )
{
    char fname[256];
    sprintf( fname, &quot;%s.bin&quot;, fnameIsvi );
    int     fl = sopen(fname, O_WRONLY|O_BINARY|O_CREAT|O_TRUNC, SH_DENYNO, S_IWRITE|S_IREAD);
    U32     ii;

    if( fl==-1 )
    {
        return;
    }

    
    write( fl, pBuf, sizew*4 );

    write( fl, IsviHeaderStr, IsviHeaderLen );

    close( fl );
}


U32 TF_TestStrm::ExecuteIsvi( void )
{
    for( ; ; )
    {
        if( Terminate )
        {
            break;
        }


        int ii;
        int rr;
        switch( IsviStatus )
        {
            case 2: // Подготовка суффикса
                {
                    IsviHeaderStr[0]=0;
                    /*
                    switch( IsviHeaderMode )
                    {
                        case 1:  SetFileHeaderDdc( SizeBlockOfWords, IsviHeaderStr ); break;
                        case 2:  SetFileHeaderAdc( SizeBlockOfWords, IsviHeaderStr ); break;
                    }
                    */
                    IsviHeaderLen = strlen( IsviHeaderStr );
                    WriteFlagSinc(0,0);
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0xffffffff);

                    IsviCnt++;
                    IsviStatus=3;
                }
                break;

            case 3:
                {
                  rr=ReadFlagSinc();
                  if( 0==rr )
                      IsviStatus=4;

                }
                break;

            case 4:
                // Ожидание получения данных
                Sleep( 100 );
                break;

            case 5:
                {
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0 );
                    IsviStatus=3;
                    IsviCnt++;
                }
                break;

        }

        Sleep( 100 );
    }
    IsviStatus=100;
    return 0;
}

/*
//! Подготовка DDS
void TF_TestStrm::PrepareDDS( void )
{

    if( pDds )
        delete pDds;

    pDds = new TF_TestDDS( fnameDDS );
}
*/

#define TRD_CTRL 1

#define REG_MUX_CTRL  0x0F
#define REG_GEN_CNT1  0x1A
#define REG_GEN_CNT2  0x1B
#define REG_GEN_CTRL  0x1E
#define REG_GEN_SIZE  0x1F
#define TRD_DIO_IN    6
#define TRD_CTRL      1
//#define TRD_DIO_IN
//! Подготовка TEST_CTRL

void TF_TestStrm::PrepareTestCtrl( void )
{
    U32 trd=1;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады TEST_CTRL\n&quot;) );

    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( !isFifoRdy )
        BlockMode |=0x1000;

    U32 block_mode=BlockMode;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 1 );

          //U32 mode0=pBrd-&gt;RegPeekInd( TRD_DIO_IN, 0 );
         // pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 2 );

          Sleep( 1 );

          //pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_MUX_CTRL, 1 );

          U32  val=SizeBlockOfBytes/4096;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_SIZE, val );

          if( block_mode &amp; 0x80 )
          {
            BRDC_printf( _BRDC(&quot;Используется сокращённая тестовая последовательность\r\n&quot;) );
          } else
          {
            BRDC_printf( _BRDC(&quot;Используется полная тестовая последовательность\r\n&quot;) );
          }


          if( Cnt1 || Cnt2 )
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, Cnt1 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, Cnt2 );
            float sp=1907.348632812 * (Cnt1-1)/(Cnt1+Cnt2-2);
            BRDC_printf( _BRDC(&quot;Установлено ограничение скорости формирования потока:  %6.1f МБайт/с \r\nREG_CNT1=%d  REGH_CNT2=%d   \r\n&quot;), sp, Cnt1, Cnt2 );
            if( block_mode&amp;0x1000 )
            {
             BRDC_printf( _BRDC(&quot;Установлен режим без ожидания готовности FIFO\r\n\r\n&quot;) );
            } else
            {
             BRDC_printf( _BRDC(&quot;Установлено ожидание готовности FIFO \r\n\r\n&quot;)        );
            }
          }  else
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, 0 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, 0 );
            BRDC_printf( _BRDC(&quot;Установлено формирование потока на максимальной скорости: 1907 МБайт/с \r\nУстановлено ожидание готовности FIFO \r\n\r\n&quot;)        );
          }


}

//! Запуск TestCtrl
void TF_TestStrm::StartTestCtrl( void )
{

          U32 ctrl=0x20;
          ctrl|=BlockMode;
          if( Cnt1 || Cnt2 )
           ctrl|=0x40;

          if( !isFifoRdy )
              ctrl |=0x1000;
        //  ctrl&amp;= ~0x1000;
         //BRDC_printf( &quot;TEST_CTRL: REG_GEN_CTRL = 0x%.4X \r\n&quot;, ctrl );
                
         pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, ctrl );  // Запуск DIO_IN

         //U32 mode0=pBrd-&gt;RegPeekInd( 6, 0 );  
         //mode0 |=0x30;
         //pBrd-&gt;RegPokeInd( 6, 0, mode0 );     // Запуск DIO_IN


}

//! Подготовка SDRAM
void TF_TestStrm::PrepareSDRAM( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={3, 4, 5, 17, 18, 36, 40, 42, 30, 13};
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    U32     DDR2_trdNo = 5;

    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 

    //----------- Reading SPD data ---------------------------------------------
    //{
    //  U32 Bytes_Num;
    //  U32 val;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, 0);
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //  Bytes_Num=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  Bytes_Num&amp;=0xFF;
    //  for(ii=0;ii&lt;Bytes_Num;ii++)
    //  {
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii);
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //      val=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //      BRDC_printf(&quot;Byte %03d: - 0x%02X\n&quot;, ii, val &amp; 0xFF);
    //  }
    //}


    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    }
    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 mode1=0;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
                    columns=spd_data[1] &amp; 0xFF; // Num of columns
                    columns=(columns-8) &amp; 7;
                    rows=spd_data[0] &amp; 0xFF; // Num of Rows
                    rows=(rows-8) &amp; 7;
                    {
                            U32 bank_width;
        
                            if ((spd_data[3] &amp; 0xFF)==4)
                                    bank_width = 2;
                            else
                                    bank_width = 3;
        
                            bank_width &amp;= 0xFF; // Num of Banks
                            banks=(bank_width==2) ? 0 : 1;
                    }
        
                    ranks=spd_data[2] &amp; 0x3; // Num of Ranks
                    ranks=(ranks==0) ? 0 : 1;

                    mode1=(rows&lt;&lt;2) | (columns&lt;&lt;5) | (ranks&lt;&lt;8) | (banks&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         BRDC_printf(_BRDC(&quot;COLUMNS :\t\t%d;\nROWS    :\t\t%d;\nBANKS   :\t\t%d;\nRANKS   :\t\t%d;\n&quot;),
            spd_data[1] &amp; 0xFF, spd_data[0] &amp; 0xFF, spd_data[3] &amp; 0xFF, (spd_data[2] &amp; 0x3)+1);
        
         BRDC_printf(_BRDC(&quot;MODE1 :\t\t0x%X\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    {
        U32 CAS_latency;
        float Twr;
        U32 Twr_value;
        U32 latency_reg;

        if (spd_data[4] &amp; 0x8)
            CAS_latency = 3;
        else if (spd_data[4] &amp; 0x10)
            CAS_latency = 4;
        else if (spd_data[4] &amp; 0x20)
            CAS_latency = 5;
        else if (spd_data[4] &amp; 0x40)
            CAS_latency = 6;
        else
             BRDC_printf( _BRDC(&quot;ERROR!: Неверное значение СAS\r\n&quot;));

        Twr = ((spd_data[5] &amp; 0xFF) &gt;&gt; 2) + ((spd_data[5] &amp; 0x3) * 0.25);
//      Twr_value = (U32)ceil(Twr * 0.250);
//      latency_reg = (Twr_value&lt;&lt;4) | CAS_latency;
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_LATENCY_REG, latency_reg);    // CONF_REG
         BRDC_printf(_BRDC(&quot;Twr=%f ns\n&quot;), Twr);
    }

    

    //----------------------------------------------------------------------------
    {
        U32 CAS_latency;
        float Trfc;
        U32 Subfield_A;
        U32 Subfield_B;
        U32 Trfc_value;

        Subfield_A=spd_data[6] &amp; 1;
        Subfield_B=(spd_data[6] &gt;&gt; 1) &amp; 7;

        Trfc=256*Subfield_A;
        switch (Subfield_B)
        {
        case 0 :
            Trfc+=0.0;
            break;
        case 1 :
            Trfc+=0.25;
            break;
        case 2 :
            Trfc+=0.33;
            break;
        case 3 :
            Trfc+=0.5;
            break;
        case 4 :
            Trfc+=0.66;
            break;
        case 5 :
            Trfc+=0.75;
            break;

        default:
            ;
        }
        Trfc+=spd_data[7] &amp; 0xFF;

//      Trfc_value = (U32)ceil(Trfc * 0.250);
         BRDC_printf(_BRDC(&quot;Trfc=%f ns\n&quot;), Trfc);
    }

    //----------------------------------------------------------------------------
    {
        U32 Tras=spd_data[8] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Tras=%d ns\n&quot;), Tras);
    }
    //----------------------------------------------------------------------------
    {
        U32 prim_width=spd_data[9] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Primary SDRAM width x%d \n&quot;), prim_width);
    }
    ///----------------------------------------------------------------------------

    //return;
    
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
        

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x0);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x1);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0x100C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0x140C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0x300C);

    //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0x0300);


        /*
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x3);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x0);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x10, 0x3); // CHAN 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x13, 0x81);    // FSRC 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x14, 0x0); // FDVR 
        */

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
    



    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
    {
        U32 status;
        U32 loop=0;
        do
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;
            
            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 300 ); loop++;
        }while( !(status &amp; 0x800));
    }
     BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
    {
        U32 DDR2_mode0;
        DDR2_mode0=pBrd-&gt;RegPeekInd( DDR2_trdNo, TRDIND_MODE0);
        DDR2_mode0|=0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO
        DDR2_mode0&amp;=~0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO


        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 2 );  // Сброс FIFO
        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 0 );  // Сброс FIFO

    //return;

        DDR2_mode0|=0x0030;
        //DDR2_mode0|=0x0010;
        BRDC_printf( _BRDC(&quot;DDR_mode0: %.4X \n&quot;), DDR2_mode0 );

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  

        //pBrd-&gt;RegPokeInd( DDR2_trdNo, 0, 0x2038 );  // Запуск DIO_IN
        //pBrd-&gt;RegPokeInd(ADC_trdNo, TRDIND_MODE1, 0x80);  // Переключение тетрады ADC на тестовую последовательность 
    }


}

//! Подготовка DDR3
void TF_TestStrm::PrepareDDR3( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={ 4, 5, 7, 8, 10, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 26, 27, 28, 29 };
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    //U32       DDR2_trdNo = 5;
    U32     DDR2_trdNo = this-&gt;trdNo;

    //BRDC_printf( _BRDC( &quot;\nТетрада памяти: %d   &quot;), DDR2_trdNo );

    // Проверка идентификатора тетрады 
    {
        U32 trdId = pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x100 );
        if( (0x9B == trdId) || (0x8F==trdId) )
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Ok\n\n&quot;), trdId );
        } else
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Error\n\n&quot;), trdId );
            throw( _BRDC( &quot;Тетрада TRD_DDR3x не обнаружена&quot;));
        }
    }


    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 



    
    ////for( ii=0; ii&lt;16; ii++ )
    //int xx=0;
    //for( ii=4; ;  )
    //{
    //  U32 adr=3;
    //  U32 data;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii );
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2 );

    //  data=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  //printf( &quot;%5d 0x%.2X  \n&quot;, ii, data );
    //  printf( &quot;%5d 0x%.2X  \r&quot;, xx, data ); xx++;
    //  Sleep( 100 );
    //}
    //

    U32 status;
    //for( ; ; )
    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2);
        /*
        for( ; ; )
        {
            status = pBrd-&gt;RegPeekDir( DDR2_trdNo, 0 );
            if( status &amp; 1 )
                break;
            Sleep( 2 );

        }
        */
        
        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
        printf( &quot;%d SPD[%d] = 0x%.2X  %d \n&quot;, ii, spd_addr[ii], spd_data[ii], spd_data[ii] );
    }

    // Проверка наличия SPD или имитатора SPD
    {
        if( (0xFF==spd_data[0]) || (0xFF==spd_data[1]) || (0xFF==spd_data[2]) )
        {
            throw( _BRDC( &quot;Память не установлена") );
        }

    }

        U32 mode1=0;

    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
        U32 size;
        U32 primary_bus;
        U32 sdram_widht;

        switch( (spd_data[0]&gt;&gt;4) &amp; 0x7 )
        {
            case 0: banks = 3; break;
            case 1: banks = 4; break;
            case 2: banks = 5; break;
            case 3: banks = 6; break;
            default: banks=0; break;
        }
        
        switch(spd_data[0] &amp; 0xF )
        {
            case 0: size=256; break;
            case 1: size=512; break;
            case 2: size=1024; break;
            case 3: size=2048; break;
            case 4: size=4096; break;
            case 5: size=8192; break;
            case 6: size=16384; break;
            default: size=0;

        }

        switch( (spd_data[1]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: rows=12; break;
            case 1: rows=13; break;
            case 2: rows=14; break;
            case 3: rows=15; break;
            case 4: rows=16; break;
            default: rows=0; break;
        }
    
        switch( (spd_data[1] &amp; 0x7 ) )
        {
            case 0: columns=9; break;
            case 1: columns=10; break;
            case 2: columns=11; break;
            case 3: columns=12; break;
            default: columns=0; break;
        }
    
    
        switch( (spd_data[2]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: ranks=1; break;
            case 1: ranks=2; break;
            case 2: ranks=3; break;
            case 3: ranks=4; break;
            default: ranks=0; break;
        }
        
        switch( (spd_data[2]) &amp; 0x7 )
        {
            case 0: sdram_widht=4; break;
            case 1: sdram_widht=8; break;
            case 2: sdram_widht=16; break;
            case 3: sdram_widht=32; break;
            default: ranks=0; break;
        }
        switch( (spd_data[3]) &amp; 0x7 )
        {
            case 0: primary_bus=8; break;
            case 1: primary_bus=16; break;
            case 2: primary_bus=32; break;
            case 3: primary_bus=64; break;
            default: primary_bus=0; break;
        }

                    mode1=((rows-8)&lt;&lt;2)&amp;0x1C;
                    mode1|= ((columns-8)&lt;&lt;5) &amp; 0xE0;
                    mode1|= ((ranks-1)&lt;&lt;8) ;
                    mode1|= (1&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         U32 total_size=size/8*primary_bus/sdram_widht*ranks;
         BRDC_printf(_BRDC(&quot;\nCOLUMNS \t\t%d\nROWS    \t\t%d\nBANKS   \t\t%d\nRANKS   \t\t%d\nSDRAM SIZE   \t\t%d \nSDRAM WITH \t\t%d\nPRIMARY BUS \t\t%d\nTOTAL SIZE \t\t%d [MB]\n&quot;),
                columns, rows, banks, ranks, size, sdram_widht, primary_bus, total_size );


        
         BRDC_printf(_BRDC(&quot;\nMODE1 :\t\t0x%X\n\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    



        {
            U32 mode3=0;
            if( SdramSource )
                mode3|=1;
            if( SdramFullSpeed )
                mode3|=0x20;

            if( SdramFifoOutRestart )
                mode3|=0x100;

            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    // управление источником и режимом полной скорости
        }

        
        pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0C, SdramTestSequence  );   // 0x100 - включение тестового режима





    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
     for( int kk=0; ; kk++ )
    {
        U32 status;
        U32 loop=0;
        int flag_init=0;
        for( int jj=0; jj&lt;8; jj++ )
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;

            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 200 ); loop++;

            // Проверка чтения регистра STATUS
            {
                if( 0xFFFF == status )
                {
                    BRDC_printf( _BRDC(&quot;\n\n&quot;)); 
                    throw( _BRDC( &quot;STATUS=0xFFFF - Ошибка чтения регистра STATUS&quot;));
                }
            }

            if( status &amp; 0x800) 
            {
                flag_init=1;
                break;
            }
        }
        
        if( 1==flag_init )
        {
         BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
         break;
        } else
        {
            //throw( _BRDC(&quot;Не удалось инициализировать DDR память&quot;) );
            BRDC_printf( _BRDC(&quot;Restart: %kk                  \r&quot;), kk );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; ~0x20000 );  // CONF_REG
            Sleep( 400 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; 0x20000 );   // CONF_REG
        }
    }
    {




        if( 1==SdramFifoMode )
        { // Режим FIFO 
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

            //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x14 ); // Режим FIFO
            BRDC_printf( _BRDC(&quot;\r\nРежим FIFO\r\n&quot;)  );
        } else
        { // Режим с автоматическим чтением

            // Начало активной зоны
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, SdramAzBase &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, SdramAzBase &gt;&gt; 16 );

            U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
            U32 AzEnd;

            if( -1==SdramAzSize ) 
            {
                AzEnd= SdramAzBase + size - 1;
            } else
            {
                AzEnd= SdramAzBase + SdramAzSize*(1024/4) - 1;
            }

            SdramAzSizeOfKb = (AzEnd+1-SdramAzBase)/(256);
            BRDC_printf( _BRDC(&quot;\r\nРежим с автоматическим чтением\r\n&quot;)  );
            BRDC_printf( _BRDC(&quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot;), SdramAzBase  );
            BRDC_printf( _BRDC(&quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot;), AzEnd  );
            BRDC_printf( _BRDC(&quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot;), SdramAzSizeOfKb/1024, SdramAzSize );
            
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, AzEnd &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, AzEnd &gt;&gt; 16 );

        }
    

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 2 );  // Сброс FIFO

        if( SdramFifoOutRestart )
        {
            U32 mode3=0;
            mode3=pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x0B );    
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 | 0x200 );    // сброс входного FIFO
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    
        }

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 0 );  

    }


}


//! 
#define TRDIND_ID 0x100
#define TRDIND_INSTNUM 0x107
#define TRD_DDR4_ID 0xE7

int TF_TestStrm::PrepareDDR4( void )
{
    BRDCHAR log_out[1024];
    //int ret;

    U32 ii;
    U32 trdId;
    U32 trdInst;

    U32     spd_addr[] = { 2, 3, 4, 5, 12, 13 };
    U32     spd_data[sizeof( spd_addr ) / sizeof( U32 )];
    U32     confreg;

    ////Поиск тетрады TRD_DDR4
    //for (ii = 1; ii&lt;8; ii++)
    //{
    //  trdId = pBrd-&gt;RegPeekInd( ii, TRDIND_ID );
    //  if (trdId == TRD_DDR4_ID)
    //  {
    //      trdInst = pBrd-&gt;RegPeekInd( ii, TRDIND_INSTNUM );
    //      if (trdInst == m_SdramInst)
    //      {
    //          trdDDR4 = ii;
    //          break;
    //      }
    //  }
    //}

    //if (trdDDR4 == 0)
    //{
    //  BRDC_printf( _BRDC( &quot;ERROR : Тетрада DDR4 не нейдена \n&quot; ) );
    //  return -1;
    //}
    //else
    //  BRDC_printf( _BRDC( &quot;Номер тетрада DDR4 : %d\n&quot; ), trdDDR4 );

    U32 trdDDR4 = this-&gt;trdNo;

    // Сброс тетрады 
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 1 );
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 0 );

    //Чтение данных ПЗУ SPD

    for (ii = 0; ii&lt;sizeof( spd_addr ) / sizeof( U32 ); ii++)
    {
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_ADDR, spd_addr[ii] );
        //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_SPD_CTRL, 1);
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_CTRL, 2 );

        spd_data[ii] = pBrd-&gt;RegPeekInd( trdDDR4, TRDIND_SPD_DATA );
    }

    // Byte 2
    // Проверка типа памяти (DDR4 SDRAM - 0xC) 
    spd_data[0] &amp;= 0xFF;
    if (spd_data[0] != 0xC)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Неверный тип памяти (0x%X). Ожидается 0xC\r\n&quot; ), spd_data[0] );
        throw(log_out);
    }

    // Byte 3
    // Проверка типа модуля
    spd_data[1] &amp;= 0x7;
    if (spd_data[1] != 0x3)
    {
        switch (spd_data[1])
        {
        case 0x0:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UNDEFINED\&quot;\r\n&quot; ) );
            break;
        case 0x1:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;RDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x2:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x3: //тип модуля (SO-DIMM - 0x3)
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;SODIMM\&quot;\r\n&quot; ) );
            break;
        case 0x4:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;LRDIMM\&quot;\r\n&quot; ) );
            break;
        default: break;
        }
    }

    // Byte 4
    // Total SDRAM capacity, in megabits
    U32 sdram_capacity;
    switch (spd_data[2] &amp; 0xF)
    {
    case 0:
        sdram_capacity = 256;
        break;
    case 1:
        sdram_capacity = 512;
        break;
    case 2:
        sdram_capacity = 1024;
        break;
    case 3:
        sdram_capacity = 2048;
        break;
    case 4:
        sdram_capacity = 4096;
        break;
    case 5:
        sdram_capacity = 8198;
        break;
    case 6:
        sdram_capacity = 16384;
        break;
    case 7:
        sdram_capacity = 32768;
        break;
    case 8:
        sdram_capacity = 12288; // 12Gb
        break;
    case 9:
        sdram_capacity = 24576; // 24Gb
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти, Мбит):&quot; ), sdram_capacity );

    U32 bank_addr_bits = (spd_data[2] &gt;&gt; 4) &amp; 0x3;
    bank_addr_bits += 2;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса банка):&quot; ), bank_addr_bits );

    U32 bank_group_bits = (spd_data[2] &gt;&gt; 6) &amp; 0x3;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число груп банков):&quot; ), bank_group_bits );


    // Byte 5
    U32 col_addr_bits = spd_data[3] &amp; 0x7;
    col_addr_bits += 9;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса колонки):&quot; ), col_addr_bits );

    U32 row_addr_bits = (spd_data[3] &gt;&gt; 3) &amp; 0x7;
    row_addr_bits += 12;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса строки):&quot; ), row_addr_bits );


    // Byte 12
    // Организация модуля
    U32 sdram_width;
    switch (spd_data[4] &amp; 0x7)
    {
    case 0:
        sdram_width = 4;
        break;
    case 1:
        sdram_width = 8;
        break;
    case 2:
        sdram_width = 16;
        break;
    case 3:
        sdram_width = 32;
        break;
    default:;
    }
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины памяти):&quot; ), sdram_width );

    // Number of Package Panks per DIMM
    U32 ranks = (spd_data[4] &gt;&gt; 3) &amp; 0x7;
    ranks += 1;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число ранков):&quot; ), ranks );

    // Byte 13
    // Module Memory Bus Width
    U32 primary_bus_width;
    switch (spd_data[5] &amp; 0x7)
    {
    case 0:
        primary_bus_width = 8;
        break;
    case 1:
        primary_bus_width = 16;
        break;
    case 2:
        primary_bus_width = 32;
        break;
    case 3:
        primary_bus_width = 64;
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины модуля):&quot; ), primary_bus_width );

    U32 module_capacity = (sdram_capacity / 8)*(primary_bus_width / sdram_width)*ranks;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти модуля МБайт)&quot; ), module_capacity );

    //g_SdramSize = module_capacity * 262144;

    U32 mode1 = 0;
    mode1 |= ((row_addr_bits - 8) &amp; 0x7) &lt;&lt; 2;
    mode1 |= ((col_addr_bits - 8) &amp; 0x7) &lt;&lt; 5;
    mode1 |= (ranks == 1) ? 0 : 0x100;
    mode1 |= 0x2200;

    // Разрешение инициализации памяти
    //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_MODE1, 0);
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE1, mode1 );

    // Ожидание окончания инициализации памяти DDR4
    BRDC_printf( _BRDC( &quot;\n\t%-46s\n&quot; ), _BRDC( &quot;Инициализации модуля DDR4...&quot; ) );
    int attempt;
    int attempt_max = 100;
    U32 status;

    for (attempt = 0; attempt&lt;attempt_max; attempt++)
    {
        status = pBrd-&gt;RegPeekDir( trdDDR4, TRDREG_STATUS );

        if (status &amp; 0x800)
            break;
        else
            Sleep( 100 );
    }

    if (attempt == attempt_max)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Первышен интервал ожидания инициализации модуля DDR4\r\n&quot; ) );
        throw(log_out);
    }

    if (SdramFifoMode == 1)
    {
        // Установка режима FIFO
        U32 mode2 = 0x10; // FIFO_MODE
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );
        BRDC_printf( _BRDC( &quot;\t%-46s\n&quot; ), _BRDC( &quot;Режим FIFO&quot; ) );
    }
    else
    {
        // Режим активной зоны
        U32 mode2 = 0;
        //Установка блокировки сброса входного FIFO
        //mode2 |= (SdramFifoInRstBlock == 1) ? 0x100 : 0;
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );

        U32 azbase_reg_l = SdramAzBase &amp; 0xFFFF;
        U32 azbase_reg_h = (SdramAzBase &gt;&gt; 16) &amp; 0xFFFF;

        U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
        U32 AzEnd;

        if (-1 == SdramAzSize)
        {
            AzEnd = SdramAzBase + size - 1;
        }
        else
        {
            AzEnd = SdramAzBase + SdramAzSize*(1024 / 4) - 1;
        }

        SdramAzSizeOfKb = (AzEnd + 1 - SdramAzBase) / (256);
        BRDC_printf( _BRDC( &quot;\r\nРежим с автоматическим чтением\r\n&quot; ) );
        BRDC_printf( _BRDC( &quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot; ), SdramAzBase );
        BRDC_printf( _BRDC( &quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot; ), AzEnd );
        BRDC_printf( _BRDC( &quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
&quot;</span> );</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isFdspMgtCheck&quot;</span>,  <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#af3ea17fc5f6f3d06bb85249ec54e380a">isFdspMgtCheck</a>, <span class="stringliteral">&quot;1 - проверка потока данных на соответствие PSD256&quot;</span> );</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isFdspMgtReady&quot;</span>,  <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad528f48b4605050fd70ea826323134f7">isFdspMgtReady</a>, <span class="stringliteral">&quot;1 - установка постоянной готовности к приёму по MGT&quot;</span> );</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isFdspSysmon&quot;</span>,    <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ac9ba2045a2af5f0a47e0fcd614b6f3dd">isFdspSysmon</a>, <span class="stringliteral">&quot;1 - чтение регистров системного монитора на ПЛИС ЦОС  );


    array_cfg[ii++]=STR_CFG(  0, &quot;isSdramEnable&quot;,   &quot;0&quot;,  (U32*)&amp;isSdramEnable, &quot;Инициализация SDRAM: 0 - нет, 1 - SODIMM0, 3 - SODIMM0 и SODIMM1&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram0Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram0Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram0TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram0Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram0Adr, &quot;Начальный адрес для проверки памяти&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSdram1Test&quot;,    &quot;0&quot;,  (U32*)&amp;isSdram1Test, &quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1TestSize&quot;,  &quot;1&quot;,  (U32*)&amp;Sdram1TestSize, &quot;Размер блока для проверки памяти (один блок=16кбайт)&quot; );
    array_cfg[ii++]=STR_CFG(  0, &quot;Sdram1Adr&quot;,   &quot;0&quot;,  (U32*)&amp;Sdram1Adr, &quot;Начальный адрес для проверки памяти&quot; );


    m_sAdcIni=NULL;
    array_cfg[ii++]=STR_CFG(  2, &quot;AdcIni&quot;,      &quot;&quot;, (U32*)&amp;m_sAdcIni, &quot;Имя файла инициализации АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdcPrepare&quot;,    &quot;0&quot;,  (U32*)&amp;isAdcPrepare, &quot;1 - подготовка субмодуля АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;MaskMode0&quot;,   &quot;0x2018&quot;,  (U32*)&amp;m_MaskMode0, &quot;Маска для программирования регистра MODE0 при запуске" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isRemoteEnable&quot;,  &quot;0&quot;,  (U32*)&amp;m_isRemoteEnable, &quot;1 - разрешение установки соединения с удалённой ПЛИС&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFillAfterCheck&quot;,    &quot;0&quot;,  (U32*)&amp;m_isFillAfterCheck, &quot;1 - заполнение памяти после проверки&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isCheckCompletion&quot;,   &quot;0&quot;,  (U32*)&amp;m_isCheckCompletion, &quot;1 - проверка CompletionTimeout&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSimulink&quot;,  &quot;0&quot;,    (U32*)&amp;m_isSimulink, &quot;1 - подключение к Simulink&quot; );

    

    max_item=ii;

   {
    char str[1024];
    for( int ii=0; ii&lt;max_item; ii++ )
    {
        sprintf( str, &quot;%s  %s&quot;, array_cfg[ii].name, array_cfg[ii].def );
        GetParamFromStr( str );
    }


   }

}

//! Расчёт параметров
void TF_TestStrm::CalculateParams( void )
{
    SizeBlockOfBytes = SizeBlockOfWords * 4;                        // Размер блока в байтах
    SizeBuferOfBytes    = CntBlockInBuffer * SizeBlockOfBytes  ;    // Размер буфера в байтах
    SizeStreamOfBytes   = CntBuffer * SizeBuferOfBytes;             // Общий размер буфера стрима

    ShowParam();
}

//! Отображение параметров
void TF_TestStrm::ShowParam( void )
{

    if( 1==isShowParam )
    {
        TF_WorkParam::ShowParam();

        BRDC_printf( _BRDC(&quot;Общий размер буфера стрима: %d МБ\n\n&quot;), SizeStreamOfBytes/(1024*1024) );
    }

    if( isWriteFile )
    {
        __int64 file_size = SizeBuferOfBytes;
        file_size *=FileBufferMax;

        __int64 disk_size = SizeBuferOfBytes;
        disk_size *=DiskBufferMax;

        __int64 file_cnt = disk_size/file_size;
        __int64 file_cnt_x =disk_size%file_size;

        if( file_cnt_x )
            file_cnt++;

        file_size /=1024*1024;
        disk_size /=1024*1024;

        BRDC_printf( _BRDC( &quot;Размер одного файла:   %10I64d МБ\n&quot;), file_size );
        BRDC_printf( _BRDC( &quot;Общий размер данных:   %10I64d МБ\n&quot;), disk_size );
        BRDC_printf( _BRDC( &quot;Число  файлов:   %I64d \n\n&quot;), file_cnt );
    }
}


U32 TF_TestStrm::Execute( void )
{
    rd0.testBuf.buf_check_start( 32, 64 );

    
    if( isWriteFile )
        BufWriteStart();

    //Sleep( 100 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

    
    //if( 1==isFdspOutCh0 )
    /*
    {
        //pBrd-&gt;RegPokeInd( 8, 11, 0x17 ); // включение тестового режима FI0
        //pBrd-&gt;RegPokeInd( 8, 11, 0x07 );

        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );
    } 
    */
    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();


    U32 trd=4;
    
    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );


    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );

    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    Sleep( 1 );
    */

    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();

    /*
    if( isSdram0Test )
        Sdram0Start();

    if( isSdram0Test )
        Sdram1Start();
    */

    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x02 ); // разрешение анализа готовности FIFO в тетраде TRD_DDR3x
        //  pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        } else
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x01 ); // разрешение анализа готовности FIFO в тетраде TRD_FDSP
        }
    }


    U32 *ptrBuf0=pBrd-&gt;StreamGetBufByNum( rd0.Strm, 0 );

    m_TimeBlockStart=GetTickCount();

    pBrd-&gt;StreamStart( rd0.Strm );

    //{
    //  U32 mode3=pBrd-&gt;RegPeekInd( 5, 0x0B );
    //  //mode3|=0x40;
    //  mode3&amp;=~0x40;
    //  pBrd-&gt;RegPokeInd( 5, 0x0B, mode3 );
    //  BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n MODE3: 0x%.4X \n&quot;), mode3 );
    //}

    //Sleep(1);
    /*
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }
    */
    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        }
    }

    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0Enable();

    if( isAdmCh1Start )
        m_pFDSP-&gt;Ch1Enable();
    


    if( isTestCtrl )
    {
        StartTestCtrl();
    }


    if( isAdmReg2 )
        PrepareAdmReg( fnameAdmReg2, 0 );

    if( isFdsp )
        m_pFDSP-&gt;SetFullSpeedMode( isAdmCh0FullSpeed, isAdmCh1FullSpeed, isFdspCh0FullSpeed, isFdspCh1FullSpeed );

    if( isSdram0Test ) 
        Sdram0Start();

    if( isSdram1Test ) 
        Sdram1Start();

    //pBrd-&gt;RegPokeInd( 9, 0x10, 0x020 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );  

    
    //if( 1==isFdspOutCh0 )
    {
        /*
        pBrd-&gt;RegPokeInd( 8, 11, 0x17 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        */

        //pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        //pBrd-&gt;RegPokeInd( 9, 0x10, 0 );

        //pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС
      //pBrd-&gt;RegPokeInd( 9, 0, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС

        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        //pBrd-&gt;RegPokeInd( 8, 9, 0x100 );  // запуск потока из ПЛИС ЦОС
  } 

    if( isFdspMgtReady )
    {
        pBrd-&gt;RegPokeInd( 8, 0x3E0, 0x10 );
    }

    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 1  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }

    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }

    if( isAdcPrepare )
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( 4, 0, mode0 );
    }


    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 2  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }



    flagFirstBlock=0;
    rd0.time_last=rd0.time_start=GetTickCount();

    sdram0.time_last=sdram0.time_start=rd0.time_start;
    sdram1.time_last=sdram1.time_start=rd0.time_start;
    mgt.time_last=mgt.time_start=rd0.time_start;        

    U32 current_time;
    for( ; ; )
    {
        if( Terminate )
        {
            //printf( &quot;\nTerminate=%d\n&quot;, Terminate );
            break;
        }

        ReceiveData( &amp;rd0 );
        current_time = GetTickCount();
        CalculateVelocity( &amp;sdram0, current_time, 10000, 2 );
        CalculateVelocity( &amp;sdram1, current_time, 10000, 2 );
        CalculateVelocity( &amp;mgt, current_time, 10000, 1 );

        //Sleep( 100 );
    }

    if( isWriteFile )
        BufWriteStop();

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    if( isTestCtrl )
    {
        pBrd-&gt;RegPokeInd( 1, 0x1E, 0 );
        pBrd-&gt;RegPokeInd( 1, 0x1C, 0 );
    }


    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    Sleep( 1400 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );   
    

    lc_status=4;
    Sleep( 100 );
    return 1;
}




void TF_TestStrm::ReceiveData(  ParamExchange *pr )
{
    U32 *ptr;
    U32 *ptrBlock;
    U32 mode=0;
    mode |= pr-&gt;DataType&lt;&lt;8;
    mode |= pr-&gt;DataFix&lt;&lt;7;

    int ret;
    int kk;

    //pr-&gt;BlockRd++;
    //Sleep( 10 );
    //return;

    for( kk=0; kk&lt;16; kk++ )
    {

        if( Terminate )
        {
            break;
        }

        ret=pBrd-&gt;StreamGetBuf( pr-&gt;Strm, &amp;ptr );
        if( ret )
        { // Проверка буфера стрима

            if( m_TimeBlockIndex&lt;32 )
            {
                U32 curr_time = GetTickCount();
                m_TimeBlockReceive[m_TimeBlockIndex]=curr_time;
                m_TimeBlockIndex++;
            }

            m_ptrCurrentBlock = ptr;
            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_start();

            SetEvent( m_EventCheck0Start );
            //SetEvent( m_EventCheck1Start );
            //SetEvent( m_EventCheck2Start );
            //SetEvent( m_EventCheck3Start );

            if( 0==flagFirstBlock )
            {
                currentTime=rd0.time_last=rd0.time_start=GetTickCount();
                flagFirstBlock=1;

                FILE *outFile = fopen( &quot;first_data.bin&quot;, &quot;wb&quot; );
                fwrite(  ptr, 32768, 1, outFile );
                fclose( outFile );
            }

            if( isWriteFile )
            {
                ret=BufWrite( ptr, SizeBuferOfBytes );
                if( ret )
                    Stop();
            }

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                ptrBlock=ptr+ii*SizeBlockOfWords;
                if( isIsvi )
                    IsviStep( ptrBlock );

                if( 1==isTest )
                    pr-&gt;testBuf.buf_check_psd( ptrBlock, SizeBlockOfWords );
                    //int a=0;
                else if( 2==isTest )
                    pr-&gt;testBuf.buf_check( ptrBlock, pr-&gt;BlockRd, SizeBlockOfWords, BlockMode );
                else if( 6==isTest )
                    pr-&gt;testBuf.buf_check_psd128_low( ptrBlock, SizeBlockOfWords );
                else if( 7==isTest )
                {
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 0 );
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                }
                else if( 8==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                }
                else if( 9==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                    int ret;
                    ret=pr-&gt;testBuf.buf_check_cnt256_single( ptrBlock, SizeBlockOfWords );
                    //if( ret )
                    //  this-&gt;Stop();
                }
                pr-&gt;BlockRd++;
            }

             if( (6==isTest) || (7==isTest) || (8==isTest) )
             {
                int flag1=0;
                int flag2=0;
                int flag3=0;

                Sleep(1);

                HANDLE aHandle[4] = { m_EventCheck0Result, m_EventCheck1Result, m_EventCheck2Result, m_EventCheck3Result };

                for( ; ; )
                {
                    //int ret1=WaitForSingleObject( m_EventCheck1Result, 0 );
                    //int ret2=WaitForSingleObject( m_EventCheck2Result, 0 );
                    //int ret3=WaitForSingleObject( m_EventCheck3Result, 0 );
                    ret = WaitForMultipleObjects( 1, aHandle, TRUE, 200 );
                    if( Terminate )
                    {
                        break;
                    }
                    if( (WAIT_OBJECT_0&lt;=ret) &amp;&amp; ((WAIT_OBJECT_0+3)&gt;=ret) )
                    {
                        break;
                    }
                    //Sleep(1);
                }
             }


            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_step();

            if( m_isFillAfterCheck )
            {
                U32 *dst=ptr;
                for( int ii=0; ii&lt;SizeBlockOfWords*CntBlockInBuffer; ii++ )
                {
                    *ptr++=0xBBBBBBBB;
                }
            }


            if( isAgreeMode )
            {
                //getch();
                pBrd-&gt;StreamGetBufDone( pr-&gt;Strm );
            }

            if( (isRestart&gt;=1) &amp;&amp; (pr-&gt;BlockRd==(CntBuffer*CntBlockInBuffer) ) )
            {
                Sleep( 100 );
                if( 0==SdramFifoOutRestart )
                    pr-&gt;testBuf.restart();
                if( 1==isRestart )
                 RestartAdc();
                else if( 2==isRestart )
                    RestartTrd();
                else if( 3==isRestart )
                    RestartTrdAndSdram();
            }

        } else
        {
            //Sleep( 0 );
            pr-&gt;freeCycle++;
            break;
        }
    }
    Sleep( 0 );

    
    currentTime = GetTickCount();
    if( (currentTime - pr-&gt;time_last)&gt;4000 )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*SizeBlockOfBytes/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v;

        v = 1000.0*(pr-&gt;BlockRd)*SizeBlockOfBytes/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
        pr-&gt;freeCycleZ=pr-&gt;freeCycle;
        pr-&gt;freeCycle=0;
    
    }
    //Sleep(1);
    

}



U32 TF_TestStrm::ExecuteCheck0( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck0Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck0Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck1( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck1Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck1Result );
        }

    }

    return 0;
}

U32 TF_TestStrm::ExecuteCheck2( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck2Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck2Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck3( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck3Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck3Result );
        }

    }

    return 0;
}


void TF_TestStrm::PrepareAdm( void )
{
    U32 trd=trdNo;
    U32 ii;
    U32 id, id_mod, ver;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады\n&quot;) );


    id = pBrd-&gt;RegPeekInd( trd, 0x100 );
    id_mod = pBrd-&gt;RegPeekInd( trd, 0x101 );
    ver = pBrd-&gt;RegPeekInd( trd, 0x102 );

    //pBrd-&gt;RegPokeInd( trd, 0, 0x2038 );

    BRDC_printf( _BRDC(&quot;\nТетрада %d  ID: 0x%.2X MOD: %d  VER: %d.%d \n\n&quot;),
        trd, id, id_mod, (ver&gt;&gt;8) &amp; 0xFF, ver&amp;0xFF );

    BRDC_printf( _BRDC(&quot; Сброс тетрады TRD %2d &quot;), trd );
    pBrd-&gt;RegPokeInd( trd, 0, 1 );
    for( int ii=1; ii&lt;32; ii++ )
    {
        pBrd-&gt;RegPokeInd( trd, ii, 0 );
    }
    pBrd-&gt;RegPokeInd( trd, 0, 0 );
    BRDC_printf( _BRDC(&quot; - Ok\n&quot;) );


    {
        U32 reg2F0;
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x4383 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x000 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

    }

    //if( fnameDDS )
    //  PrepareDDS();


    if( isMainTest )
        PrepareMain();


    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( isTestCtrl )
        PrepareTestCtrl();
    

    //if( isFMC )
    //  PrepereFMC();

    if( isAdcPrepare )
        PrepareAdc( m_sAdcIni );

    if( isAdmReg )
        PrepareAdmReg( fnameAdmReg, 1 );

    if( 1==isSdram )
        PrepareDDR3();

    if(2==isSdram )
        PrepareSDRAM();

    if(4 == isSdram)
        PrepareDDR4();

    if( isFdsp )
        PrepareFDSP();

    IsviStatus=0;
    IsviCnt=0;
    isIsvi=0;
    if( fnameIsvi )
    {
        IsviStatus=1;
        isIsvi=1;
    }
    /*
    pBrd-&gt;RegPokeInd( trd, 25, 3 );
    pBrd-&gt;RegPokeInd( trd, 16, 3 );
    pBrd-&gt;RegPokeInd( trd, 0x13, 0);
    pBrd-&gt;RegPokeInd( trd, 28, 0 );
    */
    //pBrd-&gt;RegPokeInd( trd, 0x1B, 0x100 );

//      pBrd-&gt;RegPokeInd( trdSdram, 0, 1 );

    //PrepareSwitch();

}




//! Подготовка MAIN
void TF_TestStrm::PrepareMain( void )
{

    BRDC_printf( _BRDC(&quot;В тетраде MAIN установлен режим формирования псевдослучайной последовательности\n&quot;) );
    pBrd-&gt;RegPokeInd( 0, 12, 1 );  // Регистр TEST_MODE[0]=1 - режим формирования псевдослучайной последовательности
    pBrd-&gt;RegPokeInd( 0, 0, 2 );   // Сброс FIFO - перевод в начальное состояние
 Sleep( 1 );
    pBrd-&gt;RegPokeInd( 0, 0, 0 );
    Sleep( 1 );
}

void TF_TestStrm::IsviStep( U32* ptr )
{
    int ii;
    if( (1==IsviStatus) || (4==IsviStatus ) )
    {
        for( ii=0; ii&lt;SizeBlockOfWords; ii++ ) bufIsvi[ii]=ptr[ii];
        IsviStatus++;
    }
}

void TF_TestStrm::WriteFlagSinc(int flg, int isNewParam)
{
    int fs = -1;
    int val[2];

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    val[0] = flg;
    val[1] = isNewParam;
    write( fs, val, 8 );
    close( fs );
}

int  TF_TestStrm::ReadFlagSinc(void)
{
    int fs = -1;
    int flg;

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    read( fs, &amp;flg, 4 );
    close( fs );

    return flg;
}

void TF_TestStrm::WriteDataFile( U32 *pBuf, U32 sizew )
{
    char fname[256];
    sprintf( fname, &quot;%s.bin&quot;, fnameIsvi );
    int     fl = sopen(fname, O_WRONLY|O_BINARY|O_CREAT|O_TRUNC, SH_DENYNO, S_IWRITE|S_IREAD);
    U32     ii;

    if( fl==-1 )
    {
        return;
    }

    
    write( fl, pBuf, sizew*4 );

    write( fl, IsviHeaderStr, IsviHeaderLen );

    close( fl );
}


U32 TF_TestStrm::ExecuteIsvi( void )
{
    for( ; ; )
    {
        if( Terminate )
        {
            break;
        }


        int ii;
        int rr;
        switch( IsviStatus )
        {
            case 2: // Подготовка суффикса
                {
                    IsviHeaderStr[0]=0;
                    /*
                    switch( IsviHeaderMode )
                    {
                        case 1:  SetFileHeaderDdc( SizeBlockOfWords, IsviHeaderStr ); break;
                        case 2:  SetFileHeaderAdc( SizeBlockOfWords, IsviHeaderStr ); break;
                    }
                    */
                    IsviHeaderLen = strlen( IsviHeaderStr );
                    WriteFlagSinc(0,0);
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0xffffffff);

                    IsviCnt++;
                    IsviStatus=3;
                }
                break;

            case 3:
                {
                  rr=ReadFlagSinc();
                  if( 0==rr )
                      IsviStatus=4;

                }
                break;

            case 4:
                // Ожидание получения данных
                Sleep( 100 );
                break;

            case 5:
                {
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0 );
                    IsviStatus=3;
                    IsviCnt++;
                }
                break;

        }

        Sleep( 100 );
    }
    IsviStatus=100;
    return 0;
}

/*
//! Подготовка DDS
void TF_TestStrm::PrepareDDS( void )
{

    if( pDds )
        delete pDds;

    pDds = new TF_TestDDS( fnameDDS );
}
*/

#define TRD_CTRL 1

#define REG_MUX_CTRL  0x0F
#define REG_GEN_CNT1  0x1A
#define REG_GEN_CNT2  0x1B
#define REG_GEN_CTRL  0x1E
#define REG_GEN_SIZE  0x1F
#define TRD_DIO_IN    6
#define TRD_CTRL      1
//#define TRD_DIO_IN
//! Подготовка TEST_CTRL

void TF_TestStrm::PrepareTestCtrl( void )
{
    U32 trd=1;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады TEST_CTRL\n&quot;) );

    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( !isFifoRdy )
        BlockMode |=0x1000;

    U32 block_mode=BlockMode;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 1 );

          //U32 mode0=pBrd-&gt;RegPeekInd( TRD_DIO_IN, 0 );
         // pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 2 );

          Sleep( 1 );

          //pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_MUX_CTRL, 1 );

          U32  val=SizeBlockOfBytes/4096;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_SIZE, val );

          if( block_mode &amp; 0x80 )
          {
            BRDC_printf( _BRDC(&quot;Используется сокращённая тестовая последовательность\r\n&quot;) );
          } else
          {
            BRDC_printf( _BRDC(&quot;Используется полная тестовая последовательность\r\n&quot;) );
          }


          if( Cnt1 || Cnt2 )
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, Cnt1 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, Cnt2 );
            float sp=1907.348632812 * (Cnt1-1)/(Cnt1+Cnt2-2);
            BRDC_printf( _BRDC(&quot;Установлено ограничение скорости формирования потока:  %6.1f МБайт/с \r\nREG_CNT1=%d  REGH_CNT2=%d   \r\n&quot;), sp, Cnt1, Cnt2 );
            if( block_mode&amp;0x1000 )
            {
             BRDC_printf( _BRDC(&quot;Установлен режим без ожидания готовности FIFO\r\n\r\n&quot;) );
            } else
            {
             BRDC_printf( _BRDC(&quot;Установлено ожидание готовности FIFO \r\n\r\n&quot;)        );
            }
          }  else
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, 0 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, 0 );
            BRDC_printf( _BRDC(&quot;Установлено формирование потока на максимальной скорости: 1907 МБайт/с \r\nУстановлено ожидание готовности FIFO \r\n\r\n&quot;)        );
          }


}

//! Запуск TestCtrl
void TF_TestStrm::StartTestCtrl( void )
{

          U32 ctrl=0x20;
          ctrl|=BlockMode;
          if( Cnt1 || Cnt2 )
           ctrl|=0x40;

          if( !isFifoRdy )
              ctrl |=0x1000;
        //  ctrl&amp;= ~0x1000;
         //BRDC_printf( &quot;TEST_CTRL: REG_GEN_CTRL = 0x%.4X \r\n&quot;, ctrl );
                
         pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, ctrl );  // Запуск DIO_IN

         //U32 mode0=pBrd-&gt;RegPeekInd( 6, 0 );  
         //mode0 |=0x30;
         //pBrd-&gt;RegPokeInd( 6, 0, mode0 );     // Запуск DIO_IN


}

//! Подготовка SDRAM
void TF_TestStrm::PrepareSDRAM( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={3, 4, 5, 17, 18, 36, 40, 42, 30, 13};
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    U32     DDR2_trdNo = 5;

    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 

    //----------- Reading SPD data ---------------------------------------------
    //{
    //  U32 Bytes_Num;
    //  U32 val;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, 0);
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //  Bytes_Num=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  Bytes_Num&amp;=0xFF;
    //  for(ii=0;ii&lt;Bytes_Num;ii++)
    //  {
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii);
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //      val=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //      BRDC_printf(&quot;Byte %03d: - 0x%02X\n&quot;, ii, val &amp; 0xFF);
    //  }
    //}


    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    }
    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 mode1=0;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
                    columns=spd_data[1] &amp; 0xFF; // Num of columns
                    columns=(columns-8) &amp; 7;
                    rows=spd_data[0] &amp; 0xFF; // Num of Rows
                    rows=(rows-8) &amp; 7;
                    {
                            U32 bank_width;
        
                            if ((spd_data[3] &amp; 0xFF)==4)
                                    bank_width = 2;
                            else
                                    bank_width = 3;
        
                            bank_width &amp;= 0xFF; // Num of Banks
                            banks=(bank_width==2) ? 0 : 1;
                    }
        
                    ranks=spd_data[2] &amp; 0x3; // Num of Ranks
                    ranks=(ranks==0) ? 0 : 1;

                    mode1=(rows&lt;&lt;2) | (columns&lt;&lt;5) | (ranks&lt;&lt;8) | (banks&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         BRDC_printf(_BRDC(&quot;COLUMNS :\t\t%d;\nROWS    :\t\t%d;\nBANKS   :\t\t%d;\nRANKS   :\t\t%d;\n&quot;),
            spd_data[1] &amp; 0xFF, spd_data[0] &amp; 0xFF, spd_data[3] &amp; 0xFF, (spd_data[2] &amp; 0x3)+1);
        
         BRDC_printf(_BRDC(&quot;MODE1 :\t\t0x%X\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    {
        U32 CAS_latency;
        float Twr;
        U32 Twr_value;
        U32 latency_reg;

        if (spd_data[4] &amp; 0x8)
            CAS_latency = 3;
        else if (spd_data[4] &amp; 0x10)
            CAS_latency = 4;
        else if (spd_data[4] &amp; 0x20)
            CAS_latency = 5;
        else if (spd_data[4] &amp; 0x40)
            CAS_latency = 6;
        else
             BRDC_printf( _BRDC(&quot;ERROR!: Неверное значение СAS\r\n&quot;));

        Twr = ((spd_data[5] &amp; 0xFF) &gt;&gt; 2) + ((spd_data[5] &amp; 0x3) * 0.25);
//      Twr_value = (U32)ceil(Twr * 0.250);
//      latency_reg = (Twr_value&lt;&lt;4) | CAS_latency;
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_LATENCY_REG, latency_reg);    // CONF_REG
         BRDC_printf(_BRDC(&quot;Twr=%f ns\n&quot;), Twr);
    }

    

    //----------------------------------------------------------------------------
    {
        U32 CAS_latency;
        float Trfc;
        U32 Subfield_A;
        U32 Subfield_B;
        U32 Trfc_value;

        Subfield_A=spd_data[6] &amp; 1;
        Subfield_B=(spd_data[6] &gt;&gt; 1) &amp; 7;

        Trfc=256*Subfield_A;
        switch (Subfield_B)
        {
        case 0 :
            Trfc+=0.0;
            break;
        case 1 :
            Trfc+=0.25;
            break;
        case 2 :
            Trfc+=0.33;
            break;
        case 3 :
            Trfc+=0.5;
            break;
        case 4 :
            Trfc+=0.66;
            break;
        case 5 :
            Trfc+=0.75;
            break;

        default:
            ;
        }
        Trfc+=spd_data[7] &amp; 0xFF;

//      Trfc_value = (U32)ceil(Trfc * 0.250);
         BRDC_printf(_BRDC(&quot;Trfc=%f ns\n&quot;), Trfc);
    }

    //----------------------------------------------------------------------------
    {
        U32 Tras=spd_data[8] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Tras=%d ns\n&quot;), Tras);
    }
    //----------------------------------------------------------------------------
    {
        U32 prim_width=spd_data[9] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Primary SDRAM width x%d \n&quot;), prim_width);
    }
    ///----------------------------------------------------------------------------

    //return;
    
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
        

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x0);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x1);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0x100C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0x140C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0x300C);

    //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0x0300);


        /*
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x3);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x0);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x10, 0x3); // CHAN 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x13, 0x81);    // FSRC 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x14, 0x0); // FDVR 
        */

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
    



    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
    {
        U32 status;
        U32 loop=0;
        do
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;
            
            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 300 ); loop++;
        }while( !(status &amp; 0x800));
    }
     BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
    {
        U32 DDR2_mode0;
        DDR2_mode0=pBrd-&gt;RegPeekInd( DDR2_trdNo, TRDIND_MODE0);
        DDR2_mode0|=0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO
        DDR2_mode0&amp;=~0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO


        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 2 );  // Сброс FIFO
        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 0 );  // Сброс FIFO

    //return;

        DDR2_mode0|=0x0030;
        //DDR2_mode0|=0x0010;
        BRDC_printf( _BRDC(&quot;DDR_mode0: %.4X \n&quot;), DDR2_mode0 );

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  

        //pBrd-&gt;RegPokeInd( DDR2_trdNo, 0, 0x2038 );  // Запуск DIO_IN
        //pBrd-&gt;RegPokeInd(ADC_trdNo, TRDIND_MODE1, 0x80);  // Переключение тетрады ADC на тестовую последовательность 
    }


}

//! Подготовка DDR3
void TF_TestStrm::PrepareDDR3( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={ 4, 5, 7, 8, 10, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 26, 27, 28, 29 };
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    //U32       DDR2_trdNo = 5;
    U32     DDR2_trdNo = this-&gt;trdNo;

    //BRDC_printf( _BRDC( &quot;\nТетрада памяти: %d   &quot;), DDR2_trdNo );

    // Проверка идентификатора тетрады 
    {
        U32 trdId = pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x100 );
        if( (0x9B == trdId) || (0x8F==trdId) )
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Ok\n\n&quot;), trdId );
        } else
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Error\n\n&quot;), trdId );
            throw( _BRDC( &quot;Тетрада TRD_DDR3x не обнаружена&quot;));
        }
    }


    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 



    
    ////for( ii=0; ii&lt;16; ii++ )
    //int xx=0;
    //for( ii=4; ;  )
    //{
    //  U32 adr=3;
    //  U32 data;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii );
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2 );

    //  data=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  //printf( &quot;%5d 0x%.2X  \n&quot;, ii, data );
    //  printf( &quot;%5d 0x%.2X  \r&quot;, xx, data ); xx++;
    //  Sleep( 100 );
    //}
    //

    U32 status;
    //for( ; ; )
    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2);
        /*
        for( ; ; )
        {
            status = pBrd-&gt;RegPeekDir( DDR2_trdNo, 0 );
            if( status &amp; 1 )
                break;
            Sleep( 2 );

        }
        */
        
        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
        printf( &quot;%d SPD[%d] = 0x%.2X  %d \n&quot;, ii, spd_addr[ii], spd_data[ii], spd_data[ii] );
    }

    // Проверка наличия SPD или имитатора SPD
    {
        if( (0xFF==spd_data[0]) || (0xFF==spd_data[1]) || (0xFF==spd_data[2]) )
        {
            throw( _BRDC( &quot;Память не установлена") );
        }

    }

        U32 mode1=0;

    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
        U32 size;
        U32 primary_bus;
        U32 sdram_widht;

        switch( (spd_data[0]&gt;&gt;4) &amp; 0x7 )
        {
            case 0: banks = 3; break;
            case 1: banks = 4; break;
            case 2: banks = 5; break;
            case 3: banks = 6; break;
            default: banks=0; break;
        }
        
        switch(spd_data[0] &amp; 0xF )
        {
            case 0: size=256; break;
            case 1: size=512; break;
            case 2: size=1024; break;
            case 3: size=2048; break;
            case 4: size=4096; break;
            case 5: size=8192; break;
            case 6: size=16384; break;
            default: size=0;

        }

        switch( (spd_data[1]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: rows=12; break;
            case 1: rows=13; break;
            case 2: rows=14; break;
            case 3: rows=15; break;
            case 4: rows=16; break;
            default: rows=0; break;
        }
    
        switch( (spd_data[1] &amp; 0x7 ) )
        {
            case 0: columns=9; break;
            case 1: columns=10; break;
            case 2: columns=11; break;
            case 3: columns=12; break;
            default: columns=0; break;
        }
    
    
        switch( (spd_data[2]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: ranks=1; break;
            case 1: ranks=2; break;
            case 2: ranks=3; break;
            case 3: ranks=4; break;
            default: ranks=0; break;
        }
        
        switch( (spd_data[2]) &amp; 0x7 )
        {
            case 0: sdram_widht=4; break;
            case 1: sdram_widht=8; break;
            case 2: sdram_widht=16; break;
            case 3: sdram_widht=32; break;
            default: ranks=0; break;
        }
        switch( (spd_data[3]) &amp; 0x7 )
        {
            case 0: primary_bus=8; break;
            case 1: primary_bus=16; break;
            case 2: primary_bus=32; break;
            case 3: primary_bus=64; break;
            default: primary_bus=0; break;
        }

                    mode1=((rows-8)&lt;&lt;2)&amp;0x1C;
                    mode1|= ((columns-8)&lt;&lt;5) &amp; 0xE0;
                    mode1|= ((ranks-1)&lt;&lt;8) ;
                    mode1|= (1&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         U32 total_size=size/8*primary_bus/sdram_widht*ranks;
         BRDC_printf(_BRDC(&quot;\nCOLUMNS \t\t%d\nROWS    \t\t%d\nBANKS   \t\t%d\nRANKS   \t\t%d\nSDRAM SIZE   \t\t%d \nSDRAM WITH \t\t%d\nPRIMARY BUS \t\t%d\nTOTAL SIZE \t\t%d [MB]\n&quot;),
                columns, rows, banks, ranks, size, sdram_widht, primary_bus, total_size );


        
         BRDC_printf(_BRDC(&quot;\nMODE1 :\t\t0x%X\n\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    



        {
            U32 mode3=0;
            if( SdramSource )
                mode3|=1;
            if( SdramFullSpeed )
                mode3|=0x20;

            if( SdramFifoOutRestart )
                mode3|=0x100;

            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    // управление источником и режимом полной скорости
        }

        
        pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0C, SdramTestSequence  );   // 0x100 - включение тестового режима





    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
     for( int kk=0; ; kk++ )
    {
        U32 status;
        U32 loop=0;
        int flag_init=0;
        for( int jj=0; jj&lt;8; jj++ )
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;

            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 200 ); loop++;

            // Проверка чтения регистра STATUS
            {
                if( 0xFFFF == status )
                {
                    BRDC_printf( _BRDC(&quot;\n\n&quot;)); 
                    throw( _BRDC( &quot;STATUS=0xFFFF - Ошибка чтения регистра STATUS&quot;));
                }
            }

            if( status &amp; 0x800) 
            {
                flag_init=1;
                break;
            }
        }
        
        if( 1==flag_init )
        {
         BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
         break;
        } else
        {
            //throw( _BRDC(&quot;Не удалось инициализировать DDR память&quot;) );
            BRDC_printf( _BRDC(&quot;Restart: %kk                  \r&quot;), kk );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; ~0x20000 );  // CONF_REG
            Sleep( 400 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; 0x20000 );   // CONF_REG
        }
    }
    {




        if( 1==SdramFifoMode )
        { // Режим FIFO 
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

            //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x14 ); // Режим FIFO
            BRDC_printf( _BRDC(&quot;\r\nРежим FIFO\r\n&quot;)  );
        } else
        { // Режим с автоматическим чтением

            // Начало активной зоны
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, SdramAzBase &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, SdramAzBase &gt;&gt; 16 );

            U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
            U32 AzEnd;

            if( -1==SdramAzSize ) 
            {
                AzEnd= SdramAzBase + size - 1;
            } else
            {
                AzEnd= SdramAzBase + SdramAzSize*(1024/4) - 1;
            }

            SdramAzSizeOfKb = (AzEnd+1-SdramAzBase)/(256);
            BRDC_printf( _BRDC(&quot;\r\nРежим с автоматическим чтением\r\n&quot;)  );
            BRDC_printf( _BRDC(&quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot;), SdramAzBase  );
            BRDC_printf( _BRDC(&quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot;), AzEnd  );
            BRDC_printf( _BRDC(&quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot;), SdramAzSizeOfKb/1024, SdramAzSize );
            
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, AzEnd &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, AzEnd &gt;&gt; 16 );

        }
    

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 2 );  // Сброс FIFO

        if( SdramFifoOutRestart )
        {
            U32 mode3=0;
            mode3=pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x0B );    
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 | 0x200 );    // сброс входного FIFO
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    
        }

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 0 );  

    }


}


//! 
#define TRDIND_ID 0x100
#define TRDIND_INSTNUM 0x107
#define TRD_DDR4_ID 0xE7

int TF_TestStrm::PrepareDDR4( void )
{
    BRDCHAR log_out[1024];
    //int ret;

    U32 ii;
    U32 trdId;
    U32 trdInst;

    U32     spd_addr[] = { 2, 3, 4, 5, 12, 13 };
    U32     spd_data[sizeof( spd_addr ) / sizeof( U32 )];
    U32     confreg;

    ////Поиск тетрады TRD_DDR4
    //for (ii = 1; ii&lt;8; ii++)
    //{
    //  trdId = pBrd-&gt;RegPeekInd( ii, TRDIND_ID );
    //  if (trdId == TRD_DDR4_ID)
    //  {
    //      trdInst = pBrd-&gt;RegPeekInd( ii, TRDIND_INSTNUM );
    //      if (trdInst == m_SdramInst)
    //      {
    //          trdDDR4 = ii;
    //          break;
    //      }
    //  }
    //}

    //if (trdDDR4 == 0)
    //{
    //  BRDC_printf( _BRDC( &quot;ERROR : Тетрада DDR4 не нейдена \n&quot; ) );
    //  return -1;
    //}
    //else
    //  BRDC_printf( _BRDC( &quot;Номер тетрада DDR4 : %d\n&quot; ), trdDDR4 );

    U32 trdDDR4 = this-&gt;trdNo;

    // Сброс тетрады 
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 1 );
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 0 );

    //Чтение данных ПЗУ SPD

    for (ii = 0; ii&lt;sizeof( spd_addr ) / sizeof( U32 ); ii++)
    {
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_ADDR, spd_addr[ii] );
        //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_SPD_CTRL, 1);
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_CTRL, 2 );

        spd_data[ii] = pBrd-&gt;RegPeekInd( trdDDR4, TRDIND_SPD_DATA );
    }

    // Byte 2
    // Проверка типа памяти (DDR4 SDRAM - 0xC) 
    spd_data[0] &amp;= 0xFF;
    if (spd_data[0] != 0xC)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Неверный тип памяти (0x%X). Ожидается 0xC\r\n&quot; ), spd_data[0] );
        throw(log_out);
    }

    // Byte 3
    // Проверка типа модуля
    spd_data[1] &amp;= 0x7;
    if (spd_data[1] != 0x3)
    {
        switch (spd_data[1])
        {
        case 0x0:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UNDEFINED\&quot;\r\n&quot; ) );
            break;
        case 0x1:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;RDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x2:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x3: //тип модуля (SO-DIMM - 0x3)
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;SODIMM\&quot;\r\n&quot; ) );
            break;
        case 0x4:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;LRDIMM\&quot;\r\n&quot; ) );
            break;
        default: break;
        }
    }

    // Byte 4
    // Total SDRAM capacity, in megabits
    U32 sdram_capacity;
    switch (spd_data[2] &amp; 0xF)
    {
    case 0:
        sdram_capacity = 256;
        break;
    case 1:
        sdram_capacity = 512;
        break;
    case 2:
        sdram_capacity = 1024;
        break;
    case 3:
        sdram_capacity = 2048;
        break;
    case 4:
        sdram_capacity = 4096;
        break;
    case 5:
        sdram_capacity = 8198;
        break;
    case 6:
        sdram_capacity = 16384;
        break;
    case 7:
        sdram_capacity = 32768;
        break;
    case 8:
        sdram_capacity = 12288; // 12Gb
        break;
    case 9:
        sdram_capacity = 24576; // 24Gb
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти, Мбит):&quot; ), sdram_capacity );

    U32 bank_addr_bits = (spd_data[2] &gt;&gt; 4) &amp; 0x3;
    bank_addr_bits += 2;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса банка):&quot; ), bank_addr_bits );

    U32 bank_group_bits = (spd_data[2] &gt;&gt; 6) &amp; 0x3;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число груп банков):&quot; ), bank_group_bits );


    // Byte 5
    U32 col_addr_bits = spd_data[3] &amp; 0x7;
    col_addr_bits += 9;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса колонки):&quot; ), col_addr_bits );

    U32 row_addr_bits = (spd_data[3] &gt;&gt; 3) &amp; 0x7;
    row_addr_bits += 12;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса строки):&quot; ), row_addr_bits );


    // Byte 12
    // Организация модуля
    U32 sdram_width;
    switch (spd_data[4] &amp; 0x7)
    {
    case 0:
        sdram_width = 4;
        break;
    case 1:
        sdram_width = 8;
        break;
    case 2:
        sdram_width = 16;
        break;
    case 3:
        sdram_width = 32;
        break;
    default:;
    }
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины памяти):&quot; ), sdram_width );

    // Number of Package Panks per DIMM
    U32 ranks = (spd_data[4] &gt;&gt; 3) &amp; 0x7;
    ranks += 1;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число ранков):&quot; ), ranks );

    // Byte 13
    // Module Memory Bus Width
    U32 primary_bus_width;
    switch (spd_data[5] &amp; 0x7)
    {
    case 0:
        primary_bus_width = 8;
        break;
    case 1:
        primary_bus_width = 16;
        break;
    case 2:
        primary_bus_width = 32;
        break;
    case 3:
        primary_bus_width = 64;
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины модуля):&quot; ), primary_bus_width );

    U32 module_capacity = (sdram_capacity / 8)*(primary_bus_width / sdram_width)*ranks;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти модуля МБайт)&quot; ), module_capacity );

    //g_SdramSize = module_capacity * 262144;

    U32 mode1 = 0;
    mode1 |= ((row_addr_bits - 8) &amp; 0x7) &lt;&lt; 2;
    mode1 |= ((col_addr_bits - 8) &amp; 0x7) &lt;&lt; 5;
    mode1 |= (ranks == 1) ? 0 : 0x100;
    mode1 |= 0x2200;

    // Разрешение инициализации памяти
    //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_MODE1, 0);
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE1, mode1 );

    // Ожидание окончания инициализации памяти DDR4
    BRDC_printf( _BRDC( &quot;\n\t%-46s\n&quot; ), _BRDC( &quot;Инициализации модуля DDR4...&quot; ) );
    int attempt;
    int attempt_max = 100;
    U32 status;

    for (attempt = 0; attempt&lt;attempt_max; attempt++)
    {
        status = pBrd-&gt;RegPeekDir( trdDDR4, TRDREG_STATUS );

        if (status &amp; 0x800)
            break;
        else
            Sleep( 100 );
    }

    if (attempt == attempt_max)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Первышен интервал ожидания инициализации модуля DDR4\r\n&quot; ) );
        throw(log_out);
    }

    if (SdramFifoMode == 1)
    {
        // Установка режима FIFO
        U32 mode2 = 0x10; // FIFO_MODE
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );
        BRDC_printf( _BRDC( &quot;\t%-46s\n&quot; ), _BRDC( &quot;Режим FIFO&quot; ) );
    }
    else
    {
        // Режим активной зоны
        U32 mode2 = 0;
        //Установка блокировки сброса входного FIFO
        //mode2 |= (SdramFifoInRstBlock == 1) ? 0x100 : 0;
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );

        U32 azbase_reg_l = SdramAzBase &amp; 0xFFFF;
        U32 azbase_reg_h = (SdramAzBase &gt;&gt; 16) &amp; 0xFFFF;

        U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
        U32 AzEnd;

        if (-1 == SdramAzSize)
        {
            AzEnd = SdramAzBase + size - 1;
        }
        else
        {
            AzEnd = SdramAzBase + SdramAzSize*(1024 / 4) - 1;
        }

        SdramAzSizeOfKb = (AzEnd + 1 - SdramAzBase) / (256);
        BRDC_printf( _BRDC( &quot;\r\nРежим с автоматическим чтением\r\n&quot; ) );
        BRDC_printf( _BRDC( &quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot; ), SdramAzBase );
        BRDC_printf( _BRDC( &quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot; ), AzEnd );
        BRDC_printf( _BRDC( &quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
&quot;</span> );</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isSdramEnable&quot;</span>,   <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#afb7e6492e4f790e27ef9b8c655a176cb">isSdramEnable</a>, <span class="stringliteral">&quot;Инициализация SDRAM: 0 - нет, 1 - SODIMM0, 3 - SODIMM0 и SODIMM1&quot;</span> );</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isSdram0Test&quot;</span>,    <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a4aa48f5c3f23fdf700023057f208598f">isSdram0Test</a>, <span class="stringliteral">&quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot;</span> );</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;Sdram0TestSize&quot;</span>,  <span class="stringliteral">&quot;1&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a27b87a3b63db6d4ad23cd3861e33fd84">Sdram0TestSize</a>, <span class="stringliteral">&quot;Размер блока для проверки памяти (один блок=16кбайт)&quot;</span> );</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;Sdram0Adr&quot;</span>,   <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a7358b051f038c8bf924d5827ec89ed22">Sdram0Adr</a>, <span class="stringliteral">&quot;Начальный адрес для проверки памяти&quot;</span> );</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isSdram1Test&quot;</span>,    <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#abc2fb6ca42dd9d891bb4820a9ba1e2c3">isSdram1Test</a>, <span class="stringliteral">&quot;Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест&quot;</span> );</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;Sdram1TestSize&quot;</span>,  <span class="stringliteral">&quot;1&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a2d35a52537af601741ff4823e56e9eff">Sdram1TestSize</a>, <span class="stringliteral">&quot;Размер блока для проверки памяти (один блок=16кбайт)&quot;</span> );</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;Sdram1Adr&quot;</span>,   <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab5fc3c04acf8fac3e37cb4fd1ac19bc5">Sdram1Adr</a>, <span class="stringliteral">&quot;Начальный адрес для проверки памяти&quot;</span> );</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad151af925844856bb4e5aeafdce376ce">m_sAdcIni</a>=NULL;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  2, <span class="stringliteral">&quot;AdcIni&quot;</span>,      <span class="stringliteral">&quot;&quot;</span>, (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad151af925844856bb4e5aeafdce376ce">m_sAdcIni</a>, <span class="stringliteral">&quot;Имя файла инициализации АЦП  );

    array_cfg[ii++]=STR_CFG(  0, &quot;isAdcPrepare&quot;,    &quot;0&quot;,  (U32*)&amp;isAdcPrepare, &quot;1 - подготовка субмодуля АЦП" );

    array_cfg[ii++]=STR_CFG(  0, &quot;MaskMode0&quot;,   &quot;0x2018&quot;,  (U32*)&amp;m_MaskMode0, &quot;Маска для программирования регистра MODE0 при запуске" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isRemoteEnable&quot;,  &quot;0&quot;,  (U32*)&amp;m_isRemoteEnable, &quot;1 - разрешение установки соединения с удалённой ПЛИС&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFillAfterCheck&quot;,    &quot;0&quot;,  (U32*)&amp;m_isFillAfterCheck, &quot;1 - заполнение памяти после проверки&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isCheckCompletion&quot;,   &quot;0&quot;,  (U32*)&amp;m_isCheckCompletion, &quot;1 - проверка CompletionTimeout&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSimulink&quot;,  &quot;0&quot;,    (U32*)&amp;m_isSimulink, &quot;1 - подключение к Simulink&quot; );

    

    max_item=ii;

   {
    char str[1024];
    for( int ii=0; ii&lt;max_item; ii++ )
    {
        sprintf( str, &quot;%s  %s&quot;, array_cfg[ii].name, array_cfg[ii].def );
        GetParamFromStr( str );
    }


   }

}

//! Расчёт параметров
void TF_TestStrm::CalculateParams( void )
{
    SizeBlockOfBytes = SizeBlockOfWords * 4;                        // Размер блока в байтах
    SizeBuferOfBytes    = CntBlockInBuffer * SizeBlockOfBytes  ;    // Размер буфера в байтах
    SizeStreamOfBytes   = CntBuffer * SizeBuferOfBytes;             // Общий размер буфера стрима

    ShowParam();
}

//! Отображение параметров
void TF_TestStrm::ShowParam( void )
{

    if( 1==isShowParam )
    {
        TF_WorkParam::ShowParam();

        BRDC_printf( _BRDC(&quot;Общий размер буфера стрима: %d МБ\n\n&quot;), SizeStreamOfBytes/(1024*1024) );
    }

    if( isWriteFile )
    {
        __int64 file_size = SizeBuferOfBytes;
        file_size *=FileBufferMax;

        __int64 disk_size = SizeBuferOfBytes;
        disk_size *=DiskBufferMax;

        __int64 file_cnt = disk_size/file_size;
        __int64 file_cnt_x =disk_size%file_size;

        if( file_cnt_x )
            file_cnt++;

        file_size /=1024*1024;
        disk_size /=1024*1024;

        BRDC_printf( _BRDC( &quot;Размер одного файла:   %10I64d МБ\n&quot;), file_size );
        BRDC_printf( _BRDC( &quot;Общий размер данных:   %10I64d МБ\n&quot;), disk_size );
        BRDC_printf( _BRDC( &quot;Число  файлов:   %I64d \n\n&quot;), file_cnt );
    }
}


U32 TF_TestStrm::Execute( void )
{
    rd0.testBuf.buf_check_start( 32, 64 );

    
    if( isWriteFile )
        BufWriteStart();

    //Sleep( 100 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

    
    //if( 1==isFdspOutCh0 )
    /*
    {
        //pBrd-&gt;RegPokeInd( 8, 11, 0x17 ); // включение тестового режима FI0
        //pBrd-&gt;RegPokeInd( 8, 11, 0x07 );

        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );
    } 
    */
    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();


    U32 trd=4;
    
    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );


    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );

    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    Sleep( 1 );
    */

    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();

    /*
    if( isSdram0Test )
        Sdram0Start();

    if( isSdram0Test )
        Sdram1Start();
    */

    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x02 ); // разрешение анализа готовности FIFO в тетраде TRD_DDR3x
        //  pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        } else
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x01 ); // разрешение анализа готовности FIFO в тетраде TRD_FDSP
        }
    }


    U32 *ptrBuf0=pBrd-&gt;StreamGetBufByNum( rd0.Strm, 0 );

    m_TimeBlockStart=GetTickCount();

    pBrd-&gt;StreamStart( rd0.Strm );

    //{
    //  U32 mode3=pBrd-&gt;RegPeekInd( 5, 0x0B );
    //  //mode3|=0x40;
    //  mode3&amp;=~0x40;
    //  pBrd-&gt;RegPokeInd( 5, 0x0B, mode3 );
    //  BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n MODE3: 0x%.4X \n&quot;), mode3 );
    //}

    //Sleep(1);
    /*
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }
    */
    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        }
    }

    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0Enable();

    if( isAdmCh1Start )
        m_pFDSP-&gt;Ch1Enable();
    


    if( isTestCtrl )
    {
        StartTestCtrl();
    }


    if( isAdmReg2 )
        PrepareAdmReg( fnameAdmReg2, 0 );

    if( isFdsp )
        m_pFDSP-&gt;SetFullSpeedMode( isAdmCh0FullSpeed, isAdmCh1FullSpeed, isFdspCh0FullSpeed, isFdspCh1FullSpeed );

    if( isSdram0Test ) 
        Sdram0Start();

    if( isSdram1Test ) 
        Sdram1Start();

    //pBrd-&gt;RegPokeInd( 9, 0x10, 0x020 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );  

    
    //if( 1==isFdspOutCh0 )
    {
        /*
        pBrd-&gt;RegPokeInd( 8, 11, 0x17 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        */

        //pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        //pBrd-&gt;RegPokeInd( 9, 0x10, 0 );

        //pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС
      //pBrd-&gt;RegPokeInd( 9, 0, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС

        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        //pBrd-&gt;RegPokeInd( 8, 9, 0x100 );  // запуск потока из ПЛИС ЦОС
  } 

    if( isFdspMgtReady )
    {
        pBrd-&gt;RegPokeInd( 8, 0x3E0, 0x10 );
    }

    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 1  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }

    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }

    if( isAdcPrepare )
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( 4, 0, mode0 );
    }


    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 2  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }



    flagFirstBlock=0;
    rd0.time_last=rd0.time_start=GetTickCount();

    sdram0.time_last=sdram0.time_start=rd0.time_start;
    sdram1.time_last=sdram1.time_start=rd0.time_start;
    mgt.time_last=mgt.time_start=rd0.time_start;        

    U32 current_time;
    for( ; ; )
    {
        if( Terminate )
        {
            //printf( &quot;\nTerminate=%d\n&quot;, Terminate );
            break;
        }

        ReceiveData( &amp;rd0 );
        current_time = GetTickCount();
        CalculateVelocity( &amp;sdram0, current_time, 10000, 2 );
        CalculateVelocity( &amp;sdram1, current_time, 10000, 2 );
        CalculateVelocity( &amp;mgt, current_time, 10000, 1 );

        //Sleep( 100 );
    }

    if( isWriteFile )
        BufWriteStop();

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    if( isTestCtrl )
    {
        pBrd-&gt;RegPokeInd( 1, 0x1E, 0 );
        pBrd-&gt;RegPokeInd( 1, 0x1C, 0 );
    }


    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    Sleep( 1400 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );   
    

    lc_status=4;
    Sleep( 100 );
    return 1;
}




void TF_TestStrm::ReceiveData(  ParamExchange *pr )
{
    U32 *ptr;
    U32 *ptrBlock;
    U32 mode=0;
    mode |= pr-&gt;DataType&lt;&lt;8;
    mode |= pr-&gt;DataFix&lt;&lt;7;

    int ret;
    int kk;

    //pr-&gt;BlockRd++;
    //Sleep( 10 );
    //return;

    for( kk=0; kk&lt;16; kk++ )
    {

        if( Terminate )
        {
            break;
        }

        ret=pBrd-&gt;StreamGetBuf( pr-&gt;Strm, &amp;ptr );
        if( ret )
        { // Проверка буфера стрима

            if( m_TimeBlockIndex&lt;32 )
            {
                U32 curr_time = GetTickCount();
                m_TimeBlockReceive[m_TimeBlockIndex]=curr_time;
                m_TimeBlockIndex++;
            }

            m_ptrCurrentBlock = ptr;
            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_start();

            SetEvent( m_EventCheck0Start );
            //SetEvent( m_EventCheck1Start );
            //SetEvent( m_EventCheck2Start );
            //SetEvent( m_EventCheck3Start );

            if( 0==flagFirstBlock )
            {
                currentTime=rd0.time_last=rd0.time_start=GetTickCount();
                flagFirstBlock=1;

                FILE *outFile = fopen( &quot;first_data.bin&quot;, &quot;wb&quot; );
                fwrite(  ptr, 32768, 1, outFile );
                fclose( outFile );
            }

            if( isWriteFile )
            {
                ret=BufWrite( ptr, SizeBuferOfBytes );
                if( ret )
                    Stop();
            }

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                ptrBlock=ptr+ii*SizeBlockOfWords;
                if( isIsvi )
                    IsviStep( ptrBlock );

                if( 1==isTest )
                    pr-&gt;testBuf.buf_check_psd( ptrBlock, SizeBlockOfWords );
                    //int a=0;
                else if( 2==isTest )
                    pr-&gt;testBuf.buf_check( ptrBlock, pr-&gt;BlockRd, SizeBlockOfWords, BlockMode );
                else if( 6==isTest )
                    pr-&gt;testBuf.buf_check_psd128_low( ptrBlock, SizeBlockOfWords );
                else if( 7==isTest )
                {
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 0 );
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                }
                else if( 8==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                }
                else if( 9==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                    int ret;
                    ret=pr-&gt;testBuf.buf_check_cnt256_single( ptrBlock, SizeBlockOfWords );
                    //if( ret )
                    //  this-&gt;Stop();
                }
                pr-&gt;BlockRd++;
            }

             if( (6==isTest) || (7==isTest) || (8==isTest) )
             {
                int flag1=0;
                int flag2=0;
                int flag3=0;

                Sleep(1);

                HANDLE aHandle[4] = { m_EventCheck0Result, m_EventCheck1Result, m_EventCheck2Result, m_EventCheck3Result };

                for( ; ; )
                {
                    //int ret1=WaitForSingleObject( m_EventCheck1Result, 0 );
                    //int ret2=WaitForSingleObject( m_EventCheck2Result, 0 );
                    //int ret3=WaitForSingleObject( m_EventCheck3Result, 0 );
                    ret = WaitForMultipleObjects( 1, aHandle, TRUE, 200 );
                    if( Terminate )
                    {
                        break;
                    }
                    if( (WAIT_OBJECT_0&lt;=ret) &amp;&amp; ((WAIT_OBJECT_0+3)&gt;=ret) )
                    {
                        break;
                    }
                    //Sleep(1);
                }
             }


            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_step();

            if( m_isFillAfterCheck )
            {
                U32 *dst=ptr;
                for( int ii=0; ii&lt;SizeBlockOfWords*CntBlockInBuffer; ii++ )
                {
                    *ptr++=0xBBBBBBBB;
                }
            }


            if( isAgreeMode )
            {
                //getch();
                pBrd-&gt;StreamGetBufDone( pr-&gt;Strm );
            }

            if( (isRestart&gt;=1) &amp;&amp; (pr-&gt;BlockRd==(CntBuffer*CntBlockInBuffer) ) )
            {
                Sleep( 100 );
                if( 0==SdramFifoOutRestart )
                    pr-&gt;testBuf.restart();
                if( 1==isRestart )
                 RestartAdc();
                else if( 2==isRestart )
                    RestartTrd();
                else if( 3==isRestart )
                    RestartTrdAndSdram();
            }

        } else
        {
            //Sleep( 0 );
            pr-&gt;freeCycle++;
            break;
        }
    }
    Sleep( 0 );

    
    currentTime = GetTickCount();
    if( (currentTime - pr-&gt;time_last)&gt;4000 )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*SizeBlockOfBytes/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v;

        v = 1000.0*(pr-&gt;BlockRd)*SizeBlockOfBytes/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
        pr-&gt;freeCycleZ=pr-&gt;freeCycle;
        pr-&gt;freeCycle=0;
    
    }
    //Sleep(1);
    

}



U32 TF_TestStrm::ExecuteCheck0( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck0Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck0Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck1( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck1Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck1Result );
        }

    }

    return 0;
}

U32 TF_TestStrm::ExecuteCheck2( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck2Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck2Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck3( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck3Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck3Result );
        }

    }

    return 0;
}


void TF_TestStrm::PrepareAdm( void )
{
    U32 trd=trdNo;
    U32 ii;
    U32 id, id_mod, ver;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады\n&quot;) );


    id = pBrd-&gt;RegPeekInd( trd, 0x100 );
    id_mod = pBrd-&gt;RegPeekInd( trd, 0x101 );
    ver = pBrd-&gt;RegPeekInd( trd, 0x102 );

    //pBrd-&gt;RegPokeInd( trd, 0, 0x2038 );

    BRDC_printf( _BRDC(&quot;\nТетрада %d  ID: 0x%.2X MOD: %d  VER: %d.%d \n\n&quot;),
        trd, id, id_mod, (ver&gt;&gt;8) &amp; 0xFF, ver&amp;0xFF );

    BRDC_printf( _BRDC(&quot; Сброс тетрады TRD %2d &quot;), trd );
    pBrd-&gt;RegPokeInd( trd, 0, 1 );
    for( int ii=1; ii&lt;32; ii++ )
    {
        pBrd-&gt;RegPokeInd( trd, ii, 0 );
    }
    pBrd-&gt;RegPokeInd( trd, 0, 0 );
    BRDC_printf( _BRDC(&quot; - Ok\n&quot;) );


    {
        U32 reg2F0;
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x4383 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x000 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

    }

    //if( fnameDDS )
    //  PrepareDDS();


    if( isMainTest )
        PrepareMain();


    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( isTestCtrl )
        PrepareTestCtrl();
    

    //if( isFMC )
    //  PrepereFMC();

    if( isAdcPrepare )
        PrepareAdc( m_sAdcIni );

    if( isAdmReg )
        PrepareAdmReg( fnameAdmReg, 1 );

    if( 1==isSdram )
        PrepareDDR3();

    if(2==isSdram )
        PrepareSDRAM();

    if(4 == isSdram)
        PrepareDDR4();

    if( isFdsp )
        PrepareFDSP();

    IsviStatus=0;
    IsviCnt=0;
    isIsvi=0;
    if( fnameIsvi )
    {
        IsviStatus=1;
        isIsvi=1;
    }
    /*
    pBrd-&gt;RegPokeInd( trd, 25, 3 );
    pBrd-&gt;RegPokeInd( trd, 16, 3 );
    pBrd-&gt;RegPokeInd( trd, 0x13, 0);
    pBrd-&gt;RegPokeInd( trd, 28, 0 );
    */
    //pBrd-&gt;RegPokeInd( trd, 0x1B, 0x100 );

//      pBrd-&gt;RegPokeInd( trdSdram, 0, 1 );

    //PrepareSwitch();

}




//! Подготовка MAIN
void TF_TestStrm::PrepareMain( void )
{

    BRDC_printf( _BRDC(&quot;В тетраде MAIN установлен режим формирования псевдослучайной последовательности\n&quot;) );
    pBrd-&gt;RegPokeInd( 0, 12, 1 );  // Регистр TEST_MODE[0]=1 - режим формирования псевдослучайной последовательности
    pBrd-&gt;RegPokeInd( 0, 0, 2 );   // Сброс FIFO - перевод в начальное состояние
 Sleep( 1 );
    pBrd-&gt;RegPokeInd( 0, 0, 0 );
    Sleep( 1 );
}

void TF_TestStrm::IsviStep( U32* ptr )
{
    int ii;
    if( (1==IsviStatus) || (4==IsviStatus ) )
    {
        for( ii=0; ii&lt;SizeBlockOfWords; ii++ ) bufIsvi[ii]=ptr[ii];
        IsviStatus++;
    }
}

void TF_TestStrm::WriteFlagSinc(int flg, int isNewParam)
{
    int fs = -1;
    int val[2];

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    val[0] = flg;
    val[1] = isNewParam;
    write( fs, val, 8 );
    close( fs );
}

int  TF_TestStrm::ReadFlagSinc(void)
{
    int fs = -1;
    int flg;

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    read( fs, &amp;flg, 4 );
    close( fs );

    return flg;
}

void TF_TestStrm::WriteDataFile( U32 *pBuf, U32 sizew )
{
    char fname[256];
    sprintf( fname, &quot;%s.bin&quot;, fnameIsvi );
    int     fl = sopen(fname, O_WRONLY|O_BINARY|O_CREAT|O_TRUNC, SH_DENYNO, S_IWRITE|S_IREAD);
    U32     ii;

    if( fl==-1 )
    {
        return;
    }

    
    write( fl, pBuf, sizew*4 );

    write( fl, IsviHeaderStr, IsviHeaderLen );

    close( fl );
}


U32 TF_TestStrm::ExecuteIsvi( void )
{
    for( ; ; )
    {
        if( Terminate )
        {
            break;
        }


        int ii;
        int rr;
        switch( IsviStatus )
        {
            case 2: // Подготовка суффикса
                {
                    IsviHeaderStr[0]=0;
                    /*
                    switch( IsviHeaderMode )
                    {
                        case 1:  SetFileHeaderDdc( SizeBlockOfWords, IsviHeaderStr ); break;
                        case 2:  SetFileHeaderAdc( SizeBlockOfWords, IsviHeaderStr ); break;
                    }
                    */
                    IsviHeaderLen = strlen( IsviHeaderStr );
                    WriteFlagSinc(0,0);
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0xffffffff);

                    IsviCnt++;
                    IsviStatus=3;
                }
                break;

            case 3:
                {
                  rr=ReadFlagSinc();
                  if( 0==rr )
                      IsviStatus=4;

                }
                break;

            case 4:
                // Ожидание получения данных
                Sleep( 100 );
                break;

            case 5:
                {
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0 );
                    IsviStatus=3;
                    IsviCnt++;
                }
                break;

        }

        Sleep( 100 );
    }
    IsviStatus=100;
    return 0;
}

/*
//! Подготовка DDS
void TF_TestStrm::PrepareDDS( void )
{

    if( pDds )
        delete pDds;

    pDds = new TF_TestDDS( fnameDDS );
}
*/

#define TRD_CTRL 1

#define REG_MUX_CTRL  0x0F
#define REG_GEN_CNT1  0x1A
#define REG_GEN_CNT2  0x1B
#define REG_GEN_CTRL  0x1E
#define REG_GEN_SIZE  0x1F
#define TRD_DIO_IN    6
#define TRD_CTRL      1
//#define TRD_DIO_IN
//! Подготовка TEST_CTRL

void TF_TestStrm::PrepareTestCtrl( void )
{
    U32 trd=1;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады TEST_CTRL\n&quot;) );

    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( !isFifoRdy )
        BlockMode |=0x1000;

    U32 block_mode=BlockMode;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 1 );

          //U32 mode0=pBrd-&gt;RegPeekInd( TRD_DIO_IN, 0 );
         // pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 2 );

          Sleep( 1 );

          //pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_MUX_CTRL, 1 );

          U32  val=SizeBlockOfBytes/4096;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_SIZE, val );

          if( block_mode &amp; 0x80 )
          {
            BRDC_printf( _BRDC(&quot;Используется сокращённая тестовая последовательность\r\n&quot;) );
          } else
          {
            BRDC_printf( _BRDC(&quot;Используется полная тестовая последовательность\r\n&quot;) );
          }


          if( Cnt1 || Cnt2 )
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, Cnt1 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, Cnt2 );
            float sp=1907.348632812 * (Cnt1-1)/(Cnt1+Cnt2-2);
            BRDC_printf( _BRDC(&quot;Установлено ограничение скорости формирования потока:  %6.1f МБайт/с \r\nREG_CNT1=%d  REGH_CNT2=%d   \r\n&quot;), sp, Cnt1, Cnt2 );
            if( block_mode&amp;0x1000 )
            {
             BRDC_printf( _BRDC(&quot;Установлен режим без ожидания готовности FIFO\r\n\r\n&quot;) );
            } else
            {
             BRDC_printf( _BRDC(&quot;Установлено ожидание готовности FIFO \r\n\r\n&quot;)        );
            }
          }  else
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, 0 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, 0 );
            BRDC_printf( _BRDC(&quot;Установлено формирование потока на максимальной скорости: 1907 МБайт/с \r\nУстановлено ожидание готовности FIFO \r\n\r\n&quot;)        );
          }


}

//! Запуск TestCtrl
void TF_TestStrm::StartTestCtrl( void )
{

          U32 ctrl=0x20;
          ctrl|=BlockMode;
          if( Cnt1 || Cnt2 )
           ctrl|=0x40;

          if( !isFifoRdy )
              ctrl |=0x1000;
        //  ctrl&amp;= ~0x1000;
         //BRDC_printf( &quot;TEST_CTRL: REG_GEN_CTRL = 0x%.4X \r\n&quot;, ctrl );
                
         pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, ctrl );  // Запуск DIO_IN

         //U32 mode0=pBrd-&gt;RegPeekInd( 6, 0 );  
         //mode0 |=0x30;
         //pBrd-&gt;RegPokeInd( 6, 0, mode0 );     // Запуск DIO_IN


}

//! Подготовка SDRAM
void TF_TestStrm::PrepareSDRAM( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={3, 4, 5, 17, 18, 36, 40, 42, 30, 13};
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    U32     DDR2_trdNo = 5;

    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 

    //----------- Reading SPD data ---------------------------------------------
    //{
    //  U32 Bytes_Num;
    //  U32 val;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, 0);
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //  Bytes_Num=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  Bytes_Num&amp;=0xFF;
    //  for(ii=0;ii&lt;Bytes_Num;ii++)
    //  {
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii);
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //      val=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //      BRDC_printf(&quot;Byte %03d: - 0x%02X\n&quot;, ii, val &amp; 0xFF);
    //  }
    //}


    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    }
    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 mode1=0;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
                    columns=spd_data[1] &amp; 0xFF; // Num of columns
                    columns=(columns-8) &amp; 7;
                    rows=spd_data[0] &amp; 0xFF; // Num of Rows
                    rows=(rows-8) &amp; 7;
                    {
                            U32 bank_width;
        
                            if ((spd_data[3] &amp; 0xFF)==4)
                                    bank_width = 2;
                            else
                                    bank_width = 3;
        
                            bank_width &amp;= 0xFF; // Num of Banks
                            banks=(bank_width==2) ? 0 : 1;
                    }
        
                    ranks=spd_data[2] &amp; 0x3; // Num of Ranks
                    ranks=(ranks==0) ? 0 : 1;

                    mode1=(rows&lt;&lt;2) | (columns&lt;&lt;5) | (ranks&lt;&lt;8) | (banks&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         BRDC_printf(_BRDC(&quot;COLUMNS :\t\t%d;\nROWS    :\t\t%d;\nBANKS   :\t\t%d;\nRANKS   :\t\t%d;\n&quot;),
            spd_data[1] &amp; 0xFF, spd_data[0] &amp; 0xFF, spd_data[3] &amp; 0xFF, (spd_data[2] &amp; 0x3)+1);
        
         BRDC_printf(_BRDC(&quot;MODE1 :\t\t0x%X\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    {
        U32 CAS_latency;
        float Twr;
        U32 Twr_value;
        U32 latency_reg;

        if (spd_data[4] &amp; 0x8)
            CAS_latency = 3;
        else if (spd_data[4] &amp; 0x10)
            CAS_latency = 4;
        else if (spd_data[4] &amp; 0x20)
            CAS_latency = 5;
        else if (spd_data[4] &amp; 0x40)
            CAS_latency = 6;
        else
             BRDC_printf( _BRDC(&quot;ERROR!: Неверное значение СAS\r\n&quot;));

        Twr = ((spd_data[5] &amp; 0xFF) &gt;&gt; 2) + ((spd_data[5] &amp; 0x3) * 0.25);
//      Twr_value = (U32)ceil(Twr * 0.250);
//      latency_reg = (Twr_value&lt;&lt;4) | CAS_latency;
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_LATENCY_REG, latency_reg);    // CONF_REG
         BRDC_printf(_BRDC(&quot;Twr=%f ns\n&quot;), Twr);
    }

    

    //----------------------------------------------------------------------------
    {
        U32 CAS_latency;
        float Trfc;
        U32 Subfield_A;
        U32 Subfield_B;
        U32 Trfc_value;

        Subfield_A=spd_data[6] &amp; 1;
        Subfield_B=(spd_data[6] &gt;&gt; 1) &amp; 7;

        Trfc=256*Subfield_A;
        switch (Subfield_B)
        {
        case 0 :
            Trfc+=0.0;
            break;
        case 1 :
            Trfc+=0.25;
            break;
        case 2 :
            Trfc+=0.33;
            break;
        case 3 :
            Trfc+=0.5;
            break;
        case 4 :
            Trfc+=0.66;
            break;
        case 5 :
            Trfc+=0.75;
            break;

        default:
            ;
        }
        Trfc+=spd_data[7] &amp; 0xFF;

//      Trfc_value = (U32)ceil(Trfc * 0.250);
         BRDC_printf(_BRDC(&quot;Trfc=%f ns\n&quot;), Trfc);
    }

    //----------------------------------------------------------------------------
    {
        U32 Tras=spd_data[8] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Tras=%d ns\n&quot;), Tras);
    }
    //----------------------------------------------------------------------------
    {
        U32 prim_width=spd_data[9] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Primary SDRAM width x%d \n&quot;), prim_width);
    }
    ///----------------------------------------------------------------------------

    //return;
    
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
        

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x0);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x1);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0x100C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0x140C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0x300C);

    //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0x0300);


        /*
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x3);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x0);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x10, 0x3); // CHAN 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x13, 0x81);    // FSRC 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x14, 0x0); // FDVR 
        */

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
    



    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
    {
        U32 status;
        U32 loop=0;
        do
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;
            
            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 300 ); loop++;
        }while( !(status &amp; 0x800));
    }
     BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
    {
        U32 DDR2_mode0;
        DDR2_mode0=pBrd-&gt;RegPeekInd( DDR2_trdNo, TRDIND_MODE0);
        DDR2_mode0|=0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO
        DDR2_mode0&amp;=~0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO


        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 2 );  // Сброс FIFO
        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 0 );  // Сброс FIFO

    //return;

        DDR2_mode0|=0x0030;
        //DDR2_mode0|=0x0010;
        BRDC_printf( _BRDC(&quot;DDR_mode0: %.4X \n&quot;), DDR2_mode0 );

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  

        //pBrd-&gt;RegPokeInd( DDR2_trdNo, 0, 0x2038 );  // Запуск DIO_IN
        //pBrd-&gt;RegPokeInd(ADC_trdNo, TRDIND_MODE1, 0x80);  // Переключение тетрады ADC на тестовую последовательность 
    }


}

//! Подготовка DDR3
void TF_TestStrm::PrepareDDR3( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={ 4, 5, 7, 8, 10, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 26, 27, 28, 29 };
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    //U32       DDR2_trdNo = 5;
    U32     DDR2_trdNo = this-&gt;trdNo;

    //BRDC_printf( _BRDC( &quot;\nТетрада памяти: %d   &quot;), DDR2_trdNo );

    // Проверка идентификатора тетрады 
    {
        U32 trdId = pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x100 );
        if( (0x9B == trdId) || (0x8F==trdId) )
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Ok\n\n&quot;), trdId );
        } else
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Error\n\n&quot;), trdId );
            throw( _BRDC( &quot;Тетрада TRD_DDR3x не обнаружена&quot;));
        }
    }


    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 



    
    ////for( ii=0; ii&lt;16; ii++ )
    //int xx=0;
    //for( ii=4; ;  )
    //{
    //  U32 adr=3;
    //  U32 data;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii );
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2 );

    //  data=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  //printf( &quot;%5d 0x%.2X  \n&quot;, ii, data );
    //  printf( &quot;%5d 0x%.2X  \r&quot;, xx, data ); xx++;
    //  Sleep( 100 );
    //}
    //

    U32 status;
    //for( ; ; )
    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2);
        /*
        for( ; ; )
        {
            status = pBrd-&gt;RegPeekDir( DDR2_trdNo, 0 );
            if( status &amp; 1 )
                break;
            Sleep( 2 );

        }
        */
        
        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
        printf( &quot;%d SPD[%d] = 0x%.2X  %d \n&quot;, ii, spd_addr[ii], spd_data[ii], spd_data[ii] );
    }

    // Проверка наличия SPD или имитатора SPD
    {
        if( (0xFF==spd_data[0]) || (0xFF==spd_data[1]) || (0xFF==spd_data[2]) )
        {
            throw( _BRDC( &quot;Память не установлена") );
        }

    }

        U32 mode1=0;

    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
        U32 size;
        U32 primary_bus;
        U32 sdram_widht;

        switch( (spd_data[0]&gt;&gt;4) &amp; 0x7 )
        {
            case 0: banks = 3; break;
            case 1: banks = 4; break;
            case 2: banks = 5; break;
            case 3: banks = 6; break;
            default: banks=0; break;
        }
        
        switch(spd_data[0] &amp; 0xF )
        {
            case 0: size=256; break;
            case 1: size=512; break;
            case 2: size=1024; break;
            case 3: size=2048; break;
            case 4: size=4096; break;
            case 5: size=8192; break;
            case 6: size=16384; break;
            default: size=0;

        }

        switch( (spd_data[1]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: rows=12; break;
            case 1: rows=13; break;
            case 2: rows=14; break;
            case 3: rows=15; break;
            case 4: rows=16; break;
            default: rows=0; break;
        }
    
        switch( (spd_data[1] &amp; 0x7 ) )
        {
            case 0: columns=9; break;
            case 1: columns=10; break;
            case 2: columns=11; break;
            case 3: columns=12; break;
            default: columns=0; break;
        }
    
    
        switch( (spd_data[2]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: ranks=1; break;
            case 1: ranks=2; break;
            case 2: ranks=3; break;
            case 3: ranks=4; break;
            default: ranks=0; break;
        }
        
        switch( (spd_data[2]) &amp; 0x7 )
        {
            case 0: sdram_widht=4; break;
            case 1: sdram_widht=8; break;
            case 2: sdram_widht=16; break;
            case 3: sdram_widht=32; break;
            default: ranks=0; break;
        }
        switch( (spd_data[3]) &amp; 0x7 )
        {
            case 0: primary_bus=8; break;
            case 1: primary_bus=16; break;
            case 2: primary_bus=32; break;
            case 3: primary_bus=64; break;
            default: primary_bus=0; break;
        }

                    mode1=((rows-8)&lt;&lt;2)&amp;0x1C;
                    mode1|= ((columns-8)&lt;&lt;5) &amp; 0xE0;
                    mode1|= ((ranks-1)&lt;&lt;8) ;
                    mode1|= (1&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         U32 total_size=size/8*primary_bus/sdram_widht*ranks;
         BRDC_printf(_BRDC(&quot;\nCOLUMNS \t\t%d\nROWS    \t\t%d\nBANKS   \t\t%d\nRANKS   \t\t%d\nSDRAM SIZE   \t\t%d \nSDRAM WITH \t\t%d\nPRIMARY BUS \t\t%d\nTOTAL SIZE \t\t%d [MB]\n&quot;),
                columns, rows, banks, ranks, size, sdram_widht, primary_bus, total_size );


        
         BRDC_printf(_BRDC(&quot;\nMODE1 :\t\t0x%X\n\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    



        {
            U32 mode3=0;
            if( SdramSource )
                mode3|=1;
            if( SdramFullSpeed )
                mode3|=0x20;

            if( SdramFifoOutRestart )
                mode3|=0x100;

            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    // управление источником и режимом полной скорости
        }

        
        pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0C, SdramTestSequence  );   // 0x100 - включение тестового режима





    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
     for( int kk=0; ; kk++ )
    {
        U32 status;
        U32 loop=0;
        int flag_init=0;
        for( int jj=0; jj&lt;8; jj++ )
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;

            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 200 ); loop++;

            // Проверка чтения регистра STATUS
            {
                if( 0xFFFF == status )
                {
                    BRDC_printf( _BRDC(&quot;\n\n&quot;)); 
                    throw( _BRDC( &quot;STATUS=0xFFFF - Ошибка чтения регистра STATUS&quot;));
                }
            }

            if( status &amp; 0x800) 
            {
                flag_init=1;
                break;
            }
        }
        
        if( 1==flag_init )
        {
         BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
         break;
        } else
        {
            //throw( _BRDC(&quot;Не удалось инициализировать DDR память&quot;) );
            BRDC_printf( _BRDC(&quot;Restart: %kk                  \r&quot;), kk );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; ~0x20000 );  // CONF_REG
            Sleep( 400 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; 0x20000 );   // CONF_REG
        }
    }
    {




        if( 1==SdramFifoMode )
        { // Режим FIFO 
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

            //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x14 ); // Режим FIFO
            BRDC_printf( _BRDC(&quot;\r\nРежим FIFO\r\n&quot;)  );
        } else
        { // Режим с автоматическим чтением

            // Начало активной зоны
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, SdramAzBase &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, SdramAzBase &gt;&gt; 16 );

            U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
            U32 AzEnd;

            if( -1==SdramAzSize ) 
            {
                AzEnd= SdramAzBase + size - 1;
            } else
            {
                AzEnd= SdramAzBase + SdramAzSize*(1024/4) - 1;
            }

            SdramAzSizeOfKb = (AzEnd+1-SdramAzBase)/(256);
            BRDC_printf( _BRDC(&quot;\r\nРежим с автоматическим чтением\r\n&quot;)  );
            BRDC_printf( _BRDC(&quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot;), SdramAzBase  );
            BRDC_printf( _BRDC(&quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot;), AzEnd  );
            BRDC_printf( _BRDC(&quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot;), SdramAzSizeOfKb/1024, SdramAzSize );
            
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, AzEnd &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, AzEnd &gt;&gt; 16 );

        }
    

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 2 );  // Сброс FIFO

        if( SdramFifoOutRestart )
        {
            U32 mode3=0;
            mode3=pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x0B );    
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 | 0x200 );    // сброс входного FIFO
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    
        }

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 0 );  

    }


}


//! 
#define TRDIND_ID 0x100
#define TRDIND_INSTNUM 0x107
#define TRD_DDR4_ID 0xE7

int TF_TestStrm::PrepareDDR4( void )
{
    BRDCHAR log_out[1024];
    //int ret;

    U32 ii;
    U32 trdId;
    U32 trdInst;

    U32     spd_addr[] = { 2, 3, 4, 5, 12, 13 };
    U32     spd_data[sizeof( spd_addr ) / sizeof( U32 )];
    U32     confreg;

    ////Поиск тетрады TRD_DDR4
    //for (ii = 1; ii&lt;8; ii++)
    //{
    //  trdId = pBrd-&gt;RegPeekInd( ii, TRDIND_ID );
    //  if (trdId == TRD_DDR4_ID)
    //  {
    //      trdInst = pBrd-&gt;RegPeekInd( ii, TRDIND_INSTNUM );
    //      if (trdInst == m_SdramInst)
    //      {
    //          trdDDR4 = ii;
    //          break;
    //      }
    //  }
    //}

    //if (trdDDR4 == 0)
    //{
    //  BRDC_printf( _BRDC( &quot;ERROR : Тетрада DDR4 не нейдена \n&quot; ) );
    //  return -1;
    //}
    //else
    //  BRDC_printf( _BRDC( &quot;Номер тетрада DDR4 : %d\n&quot; ), trdDDR4 );

    U32 trdDDR4 = this-&gt;trdNo;

    // Сброс тетрады 
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 1 );
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 0 );

    //Чтение данных ПЗУ SPD

    for (ii = 0; ii&lt;sizeof( spd_addr ) / sizeof( U32 ); ii++)
    {
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_ADDR, spd_addr[ii] );
        //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_SPD_CTRL, 1);
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_CTRL, 2 );

        spd_data[ii] = pBrd-&gt;RegPeekInd( trdDDR4, TRDIND_SPD_DATA );
    }

    // Byte 2
    // Проверка типа памяти (DDR4 SDRAM - 0xC) 
    spd_data[0] &amp;= 0xFF;
    if (spd_data[0] != 0xC)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Неверный тип памяти (0x%X). Ожидается 0xC\r\n&quot; ), spd_data[0] );
        throw(log_out);
    }

    // Byte 3
    // Проверка типа модуля
    spd_data[1] &amp;= 0x7;
    if (spd_data[1] != 0x3)
    {
        switch (spd_data[1])
        {
        case 0x0:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UNDEFINED\&quot;\r\n&quot; ) );
            break;
        case 0x1:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;RDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x2:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x3: //тип модуля (SO-DIMM - 0x3)
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;SODIMM\&quot;\r\n&quot; ) );
            break;
        case 0x4:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;LRDIMM\&quot;\r\n&quot; ) );
            break;
        default: break;
        }
    }

    // Byte 4
    // Total SDRAM capacity, in megabits
    U32 sdram_capacity;
    switch (spd_data[2] &amp; 0xF)
    {
    case 0:
        sdram_capacity = 256;
        break;
    case 1:
        sdram_capacity = 512;
        break;
    case 2:
        sdram_capacity = 1024;
        break;
    case 3:
        sdram_capacity = 2048;
        break;
    case 4:
        sdram_capacity = 4096;
        break;
    case 5:
        sdram_capacity = 8198;
        break;
    case 6:
        sdram_capacity = 16384;
        break;
    case 7:
        sdram_capacity = 32768;
        break;
    case 8:
        sdram_capacity = 12288; // 12Gb
        break;
    case 9:
        sdram_capacity = 24576; // 24Gb
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти, Мбит):&quot; ), sdram_capacity );

    U32 bank_addr_bits = (spd_data[2] &gt;&gt; 4) &amp; 0x3;
    bank_addr_bits += 2;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса банка):&quot; ), bank_addr_bits );

    U32 bank_group_bits = (spd_data[2] &gt;&gt; 6) &amp; 0x3;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число груп банков):&quot; ), bank_group_bits );


    // Byte 5
    U32 col_addr_bits = spd_data[3] &amp; 0x7;
    col_addr_bits += 9;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса колонки):&quot; ), col_addr_bits );

    U32 row_addr_bits = (spd_data[3] &gt;&gt; 3) &amp; 0x7;
    row_addr_bits += 12;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса строки):&quot; ), row_addr_bits );


    // Byte 12
    // Организация модуля
    U32 sdram_width;
    switch (spd_data[4] &amp; 0x7)
    {
    case 0:
        sdram_width = 4;
        break;
    case 1:
        sdram_width = 8;
        break;
    case 2:
        sdram_width = 16;
        break;
    case 3:
        sdram_width = 32;
        break;
    default:;
    }
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины памяти):&quot; ), sdram_width );

    // Number of Package Panks per DIMM
    U32 ranks = (spd_data[4] &gt;&gt; 3) &amp; 0x7;
    ranks += 1;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число ранков):&quot; ), ranks );

    // Byte 13
    // Module Memory Bus Width
    U32 primary_bus_width;
    switch (spd_data[5] &amp; 0x7)
    {
    case 0:
        primary_bus_width = 8;
        break;
    case 1:
        primary_bus_width = 16;
        break;
    case 2:
        primary_bus_width = 32;
        break;
    case 3:
        primary_bus_width = 64;
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины модуля):&quot; ), primary_bus_width );

    U32 module_capacity = (sdram_capacity / 8)*(primary_bus_width / sdram_width)*ranks;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти модуля МБайт)&quot; ), module_capacity );

    //g_SdramSize = module_capacity * 262144;

    U32 mode1 = 0;
    mode1 |= ((row_addr_bits - 8) &amp; 0x7) &lt;&lt; 2;
    mode1 |= ((col_addr_bits - 8) &amp; 0x7) &lt;&lt; 5;
    mode1 |= (ranks == 1) ? 0 : 0x100;
    mode1 |= 0x2200;

    // Разрешение инициализации памяти
    //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_MODE1, 0);
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE1, mode1 );

    // Ожидание окончания инициализации памяти DDR4
    BRDC_printf( _BRDC( &quot;\n\t%-46s\n&quot; ), _BRDC( &quot;Инициализации модуля DDR4...&quot; ) );
    int attempt;
    int attempt_max = 100;
    U32 status;

    for (attempt = 0; attempt&lt;attempt_max; attempt++)
    {
        status = pBrd-&gt;RegPeekDir( trdDDR4, TRDREG_STATUS );

        if (status &amp; 0x800)
            break;
        else
            Sleep( 100 );
    }

    if (attempt == attempt_max)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Первышен интервал ожидания инициализации модуля DDR4\r\n&quot; ) );
        throw(log_out);
    }

    if (SdramFifoMode == 1)
    {
        // Установка режима FIFO
        U32 mode2 = 0x10; // FIFO_MODE
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );
        BRDC_printf( _BRDC( &quot;\t%-46s\n&quot; ), _BRDC( &quot;Режим FIFO&quot; ) );
    }
    else
    {
        // Режим активной зоны
        U32 mode2 = 0;
        //Установка блокировки сброса входного FIFO
        //mode2 |= (SdramFifoInRstBlock == 1) ? 0x100 : 0;
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );

        U32 azbase_reg_l = SdramAzBase &amp; 0xFFFF;
        U32 azbase_reg_h = (SdramAzBase &gt;&gt; 16) &amp; 0xFFFF;

        U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
        U32 AzEnd;

        if (-1 == SdramAzSize)
        {
            AzEnd = SdramAzBase + size - 1;
        }
        else
        {
            AzEnd = SdramAzBase + SdramAzSize*(1024 / 4) - 1;
        }

        SdramAzSizeOfKb = (AzEnd + 1 - SdramAzBase) / (256);
        BRDC_printf( _BRDC( &quot;\r\nРежим с автоматическим чтением\r\n&quot; ) );
        BRDC_printf( _BRDC( &quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot; ), SdramAzBase );
        BRDC_printf( _BRDC( &quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot; ), AzEnd );
        BRDC_printf( _BRDC( &quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
&quot;</span> );</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isAdcPrepare&quot;</span>,    <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a2a57ee36f3ea3f62b58bb4f7f213b7b3">isAdcPrepare</a>, <span class="stringliteral">&quot;1 - подготовка субмодуля АЦП  );

    array_cfg[ii++]=STR_CFG(  0, &quot;MaskMode0&quot;,   &quot;0x2018&quot;,  (U32*)&amp;m_MaskMode0, &quot;Маска для программирования регистра MODE0 при запуске" );

    array_cfg[ii++]=STR_CFG(  0, &quot;isRemoteEnable&quot;,  &quot;0&quot;,  (U32*)&amp;m_isRemoteEnable, &quot;1 - разрешение установки соединения с удалённой ПЛИС&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFillAfterCheck&quot;,    &quot;0&quot;,  (U32*)&amp;m_isFillAfterCheck, &quot;1 - заполнение памяти после проверки&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isCheckCompletion&quot;,   &quot;0&quot;,  (U32*)&amp;m_isCheckCompletion, &quot;1 - проверка CompletionTimeout&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSimulink&quot;,  &quot;0&quot;,    (U32*)&amp;m_isSimulink, &quot;1 - подключение к Simulink&quot; );

    

    max_item=ii;

   {
    char str[1024];
    for( int ii=0; ii&lt;max_item; ii++ )
    {
        sprintf( str, &quot;%s  %s&quot;, array_cfg[ii].name, array_cfg[ii].def );
        GetParamFromStr( str );
    }


   }

}

//! Расчёт параметров
void TF_TestStrm::CalculateParams( void )
{
    SizeBlockOfBytes = SizeBlockOfWords * 4;                        // Размер блока в байтах
    SizeBuferOfBytes    = CntBlockInBuffer * SizeBlockOfBytes  ;    // Размер буфера в байтах
    SizeStreamOfBytes   = CntBuffer * SizeBuferOfBytes;             // Общий размер буфера стрима

    ShowParam();
}

//! Отображение параметров
void TF_TestStrm::ShowParam( void )
{

    if( 1==isShowParam )
    {
        TF_WorkParam::ShowParam();

        BRDC_printf( _BRDC(&quot;Общий размер буфера стрима: %d МБ\n\n&quot;), SizeStreamOfBytes/(1024*1024) );
    }

    if( isWriteFile )
    {
        __int64 file_size = SizeBuferOfBytes;
        file_size *=FileBufferMax;

        __int64 disk_size = SizeBuferOfBytes;
        disk_size *=DiskBufferMax;

        __int64 file_cnt = disk_size/file_size;
        __int64 file_cnt_x =disk_size%file_size;

        if( file_cnt_x )
            file_cnt++;

        file_size /=1024*1024;
        disk_size /=1024*1024;

        BRDC_printf( _BRDC( &quot;Размер одного файла:   %10I64d МБ\n&quot;), file_size );
        BRDC_printf( _BRDC( &quot;Общий размер данных:   %10I64d МБ\n&quot;), disk_size );
        BRDC_printf( _BRDC( &quot;Число  файлов:   %I64d \n\n&quot;), file_cnt );
    }
}


U32 TF_TestStrm::Execute( void )
{
    rd0.testBuf.buf_check_start( 32, 64 );

    
    if( isWriteFile )
        BufWriteStart();

    //Sleep( 100 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

    
    //if( 1==isFdspOutCh0 )
    /*
    {
        //pBrd-&gt;RegPokeInd( 8, 11, 0x17 ); // включение тестового режима FI0
        //pBrd-&gt;RegPokeInd( 8, 11, 0x07 );

        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );
    } 
    */
    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();


    U32 trd=4;
    
    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );


    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );

    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    Sleep( 1 );
    */

    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();

    /*
    if( isSdram0Test )
        Sdram0Start();

    if( isSdram0Test )
        Sdram1Start();
    */

    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x02 ); // разрешение анализа готовности FIFO в тетраде TRD_DDR3x
        //  pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        } else
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x01 ); // разрешение анализа готовности FIFO в тетраде TRD_FDSP
        }
    }


    U32 *ptrBuf0=pBrd-&gt;StreamGetBufByNum( rd0.Strm, 0 );

    m_TimeBlockStart=GetTickCount();

    pBrd-&gt;StreamStart( rd0.Strm );

    //{
    //  U32 mode3=pBrd-&gt;RegPeekInd( 5, 0x0B );
    //  //mode3|=0x40;
    //  mode3&amp;=~0x40;
    //  pBrd-&gt;RegPokeInd( 5, 0x0B, mode3 );
    //  BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n MODE3: 0x%.4X \n&quot;), mode3 );
    //}

    //Sleep(1);
    /*
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }
    */
    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        }
    }

    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0Enable();

    if( isAdmCh1Start )
        m_pFDSP-&gt;Ch1Enable();
    


    if( isTestCtrl )
    {
        StartTestCtrl();
    }


    if( isAdmReg2 )
        PrepareAdmReg( fnameAdmReg2, 0 );

    if( isFdsp )
        m_pFDSP-&gt;SetFullSpeedMode( isAdmCh0FullSpeed, isAdmCh1FullSpeed, isFdspCh0FullSpeed, isFdspCh1FullSpeed );

    if( isSdram0Test ) 
        Sdram0Start();

    if( isSdram1Test ) 
        Sdram1Start();

    //pBrd-&gt;RegPokeInd( 9, 0x10, 0x020 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );  

    
    //if( 1==isFdspOutCh0 )
    {
        /*
        pBrd-&gt;RegPokeInd( 8, 11, 0x17 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        */

        //pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        //pBrd-&gt;RegPokeInd( 9, 0x10, 0 );

        //pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС
      //pBrd-&gt;RegPokeInd( 9, 0, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС

        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        //pBrd-&gt;RegPokeInd( 8, 9, 0x100 );  // запуск потока из ПЛИС ЦОС
  } 

    if( isFdspMgtReady )
    {
        pBrd-&gt;RegPokeInd( 8, 0x3E0, 0x10 );
    }

    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 1  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }

    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }

    if( isAdcPrepare )
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( 4, 0, mode0 );
    }


    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 2  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }



    flagFirstBlock=0;
    rd0.time_last=rd0.time_start=GetTickCount();

    sdram0.time_last=sdram0.time_start=rd0.time_start;
    sdram1.time_last=sdram1.time_start=rd0.time_start;
    mgt.time_last=mgt.time_start=rd0.time_start;        

    U32 current_time;
    for( ; ; )
    {
        if( Terminate )
        {
            //printf( &quot;\nTerminate=%d\n&quot;, Terminate );
            break;
        }

        ReceiveData( &amp;rd0 );
        current_time = GetTickCount();
        CalculateVelocity( &amp;sdram0, current_time, 10000, 2 );
        CalculateVelocity( &amp;sdram1, current_time, 10000, 2 );
        CalculateVelocity( &amp;mgt, current_time, 10000, 1 );

        //Sleep( 100 );
    }

    if( isWriteFile )
        BufWriteStop();

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    if( isTestCtrl )
    {
        pBrd-&gt;RegPokeInd( 1, 0x1E, 0 );
        pBrd-&gt;RegPokeInd( 1, 0x1C, 0 );
    }


    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    Sleep( 1400 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );   
    

    lc_status=4;
    Sleep( 100 );
    return 1;
}




void TF_TestStrm::ReceiveData(  ParamExchange *pr )
{
    U32 *ptr;
    U32 *ptrBlock;
    U32 mode=0;
    mode |= pr-&gt;DataType&lt;&lt;8;
    mode |= pr-&gt;DataFix&lt;&lt;7;

    int ret;
    int kk;

    //pr-&gt;BlockRd++;
    //Sleep( 10 );
    //return;

    for( kk=0; kk&lt;16; kk++ )
    {

        if( Terminate )
        {
            break;
        }

        ret=pBrd-&gt;StreamGetBuf( pr-&gt;Strm, &amp;ptr );
        if( ret )
        { // Проверка буфера стрима

            if( m_TimeBlockIndex&lt;32 )
            {
                U32 curr_time = GetTickCount();
                m_TimeBlockReceive[m_TimeBlockIndex]=curr_time;
                m_TimeBlockIndex++;
            }

            m_ptrCurrentBlock = ptr;
            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_start();

            SetEvent( m_EventCheck0Start );
            //SetEvent( m_EventCheck1Start );
            //SetEvent( m_EventCheck2Start );
            //SetEvent( m_EventCheck3Start );

            if( 0==flagFirstBlock )
            {
                currentTime=rd0.time_last=rd0.time_start=GetTickCount();
                flagFirstBlock=1;

                FILE *outFile = fopen( &quot;first_data.bin&quot;, &quot;wb&quot; );
                fwrite(  ptr, 32768, 1, outFile );
                fclose( outFile );
            }

            if( isWriteFile )
            {
                ret=BufWrite( ptr, SizeBuferOfBytes );
                if( ret )
                    Stop();
            }

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                ptrBlock=ptr+ii*SizeBlockOfWords;
                if( isIsvi )
                    IsviStep( ptrBlock );

                if( 1==isTest )
                    pr-&gt;testBuf.buf_check_psd( ptrBlock, SizeBlockOfWords );
                    //int a=0;
                else if( 2==isTest )
                    pr-&gt;testBuf.buf_check( ptrBlock, pr-&gt;BlockRd, SizeBlockOfWords, BlockMode );
                else if( 6==isTest )
                    pr-&gt;testBuf.buf_check_psd128_low( ptrBlock, SizeBlockOfWords );
                else if( 7==isTest )
                {
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 0 );
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                }
                else if( 8==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                }
                else if( 9==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                    int ret;
                    ret=pr-&gt;testBuf.buf_check_cnt256_single( ptrBlock, SizeBlockOfWords );
                    //if( ret )
                    //  this-&gt;Stop();
                }
                pr-&gt;BlockRd++;
            }

             if( (6==isTest) || (7==isTest) || (8==isTest) )
             {
                int flag1=0;
                int flag2=0;
                int flag3=0;

                Sleep(1);

                HANDLE aHandle[4] = { m_EventCheck0Result, m_EventCheck1Result, m_EventCheck2Result, m_EventCheck3Result };

                for( ; ; )
                {
                    //int ret1=WaitForSingleObject( m_EventCheck1Result, 0 );
                    //int ret2=WaitForSingleObject( m_EventCheck2Result, 0 );
                    //int ret3=WaitForSingleObject( m_EventCheck3Result, 0 );
                    ret = WaitForMultipleObjects( 1, aHandle, TRUE, 200 );
                    if( Terminate )
                    {
                        break;
                    }
                    if( (WAIT_OBJECT_0&lt;=ret) &amp;&amp; ((WAIT_OBJECT_0+3)&gt;=ret) )
                    {
                        break;
                    }
                    //Sleep(1);
                }
             }


            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_step();

            if( m_isFillAfterCheck )
            {
                U32 *dst=ptr;
                for( int ii=0; ii&lt;SizeBlockOfWords*CntBlockInBuffer; ii++ )
                {
                    *ptr++=0xBBBBBBBB;
                }
            }


            if( isAgreeMode )
            {
                //getch();
                pBrd-&gt;StreamGetBufDone( pr-&gt;Strm );
            }

            if( (isRestart&gt;=1) &amp;&amp; (pr-&gt;BlockRd==(CntBuffer*CntBlockInBuffer) ) )
            {
                Sleep( 100 );
                if( 0==SdramFifoOutRestart )
                    pr-&gt;testBuf.restart();
                if( 1==isRestart )
                 RestartAdc();
                else if( 2==isRestart )
                    RestartTrd();
                else if( 3==isRestart )
                    RestartTrdAndSdram();
            }

        } else
        {
            //Sleep( 0 );
            pr-&gt;freeCycle++;
            break;
        }
    }
    Sleep( 0 );

    
    currentTime = GetTickCount();
    if( (currentTime - pr-&gt;time_last)&gt;4000 )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*SizeBlockOfBytes/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v;

        v = 1000.0*(pr-&gt;BlockRd)*SizeBlockOfBytes/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
        pr-&gt;freeCycleZ=pr-&gt;freeCycle;
        pr-&gt;freeCycle=0;
    
    }
    //Sleep(1);
    

}



U32 TF_TestStrm::ExecuteCheck0( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck0Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck0Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck1( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck1Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck1Result );
        }

    }

    return 0;
}

U32 TF_TestStrm::ExecuteCheck2( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck2Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck2Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck3( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck3Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck3Result );
        }

    }

    return 0;
}


void TF_TestStrm::PrepareAdm( void )
{
    U32 trd=trdNo;
    U32 ii;
    U32 id, id_mod, ver;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады\n&quot;) );


    id = pBrd-&gt;RegPeekInd( trd, 0x100 );
    id_mod = pBrd-&gt;RegPeekInd( trd, 0x101 );
    ver = pBrd-&gt;RegPeekInd( trd, 0x102 );

    //pBrd-&gt;RegPokeInd( trd, 0, 0x2038 );

    BRDC_printf( _BRDC(&quot;\nТетрада %d  ID: 0x%.2X MOD: %d  VER: %d.%d \n\n&quot;),
        trd, id, id_mod, (ver&gt;&gt;8) &amp; 0xFF, ver&amp;0xFF );

    BRDC_printf( _BRDC(&quot; Сброс тетрады TRD %2d &quot;), trd );
    pBrd-&gt;RegPokeInd( trd, 0, 1 );
    for( int ii=1; ii&lt;32; ii++ )
    {
        pBrd-&gt;RegPokeInd( trd, ii, 0 );
    }
    pBrd-&gt;RegPokeInd( trd, 0, 0 );
    BRDC_printf( _BRDC(&quot; - Ok\n&quot;) );


    {
        U32 reg2F0;
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x4383 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x000 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

    }

    //if( fnameDDS )
    //  PrepareDDS();


    if( isMainTest )
        PrepareMain();


    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( isTestCtrl )
        PrepareTestCtrl();
    

    //if( isFMC )
    //  PrepereFMC();

    if( isAdcPrepare )
        PrepareAdc( m_sAdcIni );

    if( isAdmReg )
        PrepareAdmReg( fnameAdmReg, 1 );

    if( 1==isSdram )
        PrepareDDR3();

    if(2==isSdram )
        PrepareSDRAM();

    if(4 == isSdram)
        PrepareDDR4();

    if( isFdsp )
        PrepareFDSP();

    IsviStatus=0;
    IsviCnt=0;
    isIsvi=0;
    if( fnameIsvi )
    {
        IsviStatus=1;
        isIsvi=1;
    }
    /*
    pBrd-&gt;RegPokeInd( trd, 25, 3 );
    pBrd-&gt;RegPokeInd( trd, 16, 3 );
    pBrd-&gt;RegPokeInd( trd, 0x13, 0);
    pBrd-&gt;RegPokeInd( trd, 28, 0 );
    */
    //pBrd-&gt;RegPokeInd( trd, 0x1B, 0x100 );

//      pBrd-&gt;RegPokeInd( trdSdram, 0, 1 );

    //PrepareSwitch();

}




//! Подготовка MAIN
void TF_TestStrm::PrepareMain( void )
{

    BRDC_printf( _BRDC(&quot;В тетраде MAIN установлен режим формирования псевдослучайной последовательности\n&quot;) );
    pBrd-&gt;RegPokeInd( 0, 12, 1 );  // Регистр TEST_MODE[0]=1 - режим формирования псевдослучайной последовательности
    pBrd-&gt;RegPokeInd( 0, 0, 2 );   // Сброс FIFO - перевод в начальное состояние
 Sleep( 1 );
    pBrd-&gt;RegPokeInd( 0, 0, 0 );
    Sleep( 1 );
}

void TF_TestStrm::IsviStep( U32* ptr )
{
    int ii;
    if( (1==IsviStatus) || (4==IsviStatus ) )
    {
        for( ii=0; ii&lt;SizeBlockOfWords; ii++ ) bufIsvi[ii]=ptr[ii];
        IsviStatus++;
    }
}

void TF_TestStrm::WriteFlagSinc(int flg, int isNewParam)
{
    int fs = -1;
    int val[2];

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    val[0] = flg;
    val[1] = isNewParam;
    write( fs, val, 8 );
    close( fs );
}

int  TF_TestStrm::ReadFlagSinc(void)
{
    int fs = -1;
    int flg;

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    read( fs, &amp;flg, 4 );
    close( fs );

    return flg;
}

void TF_TestStrm::WriteDataFile( U32 *pBuf, U32 sizew )
{
    char fname[256];
    sprintf( fname, &quot;%s.bin&quot;, fnameIsvi );
    int     fl = sopen(fname, O_WRONLY|O_BINARY|O_CREAT|O_TRUNC, SH_DENYNO, S_IWRITE|S_IREAD);
    U32     ii;

    if( fl==-1 )
    {
        return;
    }

    
    write( fl, pBuf, sizew*4 );

    write( fl, IsviHeaderStr, IsviHeaderLen );

    close( fl );
}


U32 TF_TestStrm::ExecuteIsvi( void )
{
    for( ; ; )
    {
        if( Terminate )
        {
            break;
        }


        int ii;
        int rr;
        switch( IsviStatus )
        {
            case 2: // Подготовка суффикса
                {
                    IsviHeaderStr[0]=0;
                    /*
                    switch( IsviHeaderMode )
                    {
                        case 1:  SetFileHeaderDdc( SizeBlockOfWords, IsviHeaderStr ); break;
                        case 2:  SetFileHeaderAdc( SizeBlockOfWords, IsviHeaderStr ); break;
                    }
                    */
                    IsviHeaderLen = strlen( IsviHeaderStr );
                    WriteFlagSinc(0,0);
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0xffffffff);

                    IsviCnt++;
                    IsviStatus=3;
                }
                break;

            case 3:
                {
                  rr=ReadFlagSinc();
                  if( 0==rr )
                      IsviStatus=4;

                }
                break;

            case 4:
                // Ожидание получения данных
                Sleep( 100 );
                break;

            case 5:
                {
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0 );
                    IsviStatus=3;
                    IsviCnt++;
                }
                break;

        }

        Sleep( 100 );
    }
    IsviStatus=100;
    return 0;
}

/*
//! Подготовка DDS
void TF_TestStrm::PrepareDDS( void )
{

    if( pDds )
        delete pDds;

    pDds = new TF_TestDDS( fnameDDS );
}
*/

#define TRD_CTRL 1

#define REG_MUX_CTRL  0x0F
#define REG_GEN_CNT1  0x1A
#define REG_GEN_CNT2  0x1B
#define REG_GEN_CTRL  0x1E
#define REG_GEN_SIZE  0x1F
#define TRD_DIO_IN    6
#define TRD_CTRL      1
//#define TRD_DIO_IN
//! Подготовка TEST_CTRL

void TF_TestStrm::PrepareTestCtrl( void )
{
    U32 trd=1;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады TEST_CTRL\n&quot;) );

    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( !isFifoRdy )
        BlockMode |=0x1000;

    U32 block_mode=BlockMode;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 1 );

          //U32 mode0=pBrd-&gt;RegPeekInd( TRD_DIO_IN, 0 );
         // pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 2 );

          Sleep( 1 );

          //pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_MUX_CTRL, 1 );

          U32  val=SizeBlockOfBytes/4096;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_SIZE, val );

          if( block_mode &amp; 0x80 )
          {
            BRDC_printf( _BRDC(&quot;Используется сокращённая тестовая последовательность\r\n&quot;) );
          } else
          {
            BRDC_printf( _BRDC(&quot;Используется полная тестовая последовательность\r\n&quot;) );
          }


          if( Cnt1 || Cnt2 )
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, Cnt1 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, Cnt2 );
            float sp=1907.348632812 * (Cnt1-1)/(Cnt1+Cnt2-2);
            BRDC_printf( _BRDC(&quot;Установлено ограничение скорости формирования потока:  %6.1f МБайт/с \r\nREG_CNT1=%d  REGH_CNT2=%d   \r\n&quot;), sp, Cnt1, Cnt2 );
            if( block_mode&amp;0x1000 )
            {
             BRDC_printf( _BRDC(&quot;Установлен режим без ожидания готовности FIFO\r\n\r\n&quot;) );
            } else
            {
             BRDC_printf( _BRDC(&quot;Установлено ожидание готовности FIFO \r\n\r\n&quot;)        );
            }
          }  else
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, 0 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, 0 );
            BRDC_printf( _BRDC(&quot;Установлено формирование потока на максимальной скорости: 1907 МБайт/с \r\nУстановлено ожидание готовности FIFO \r\n\r\n&quot;)        );
          }


}

//! Запуск TestCtrl
void TF_TestStrm::StartTestCtrl( void )
{

          U32 ctrl=0x20;
          ctrl|=BlockMode;
          if( Cnt1 || Cnt2 )
           ctrl|=0x40;

          if( !isFifoRdy )
              ctrl |=0x1000;
        //  ctrl&amp;= ~0x1000;
         //BRDC_printf( &quot;TEST_CTRL: REG_GEN_CTRL = 0x%.4X \r\n&quot;, ctrl );
                
         pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, ctrl );  // Запуск DIO_IN

         //U32 mode0=pBrd-&gt;RegPeekInd( 6, 0 );  
         //mode0 |=0x30;
         //pBrd-&gt;RegPokeInd( 6, 0, mode0 );     // Запуск DIO_IN


}

//! Подготовка SDRAM
void TF_TestStrm::PrepareSDRAM( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={3, 4, 5, 17, 18, 36, 40, 42, 30, 13};
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    U32     DDR2_trdNo = 5;

    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 

    //----------- Reading SPD data ---------------------------------------------
    //{
    //  U32 Bytes_Num;
    //  U32 val;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, 0);
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //  Bytes_Num=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  Bytes_Num&amp;=0xFF;
    //  for(ii=0;ii&lt;Bytes_Num;ii++)
    //  {
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii);
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //      val=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //      BRDC_printf(&quot;Byte %03d: - 0x%02X\n&quot;, ii, val &amp; 0xFF);
    //  }
    //}


    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    }
    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 mode1=0;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
                    columns=spd_data[1] &amp; 0xFF; // Num of columns
                    columns=(columns-8) &amp; 7;
                    rows=spd_data[0] &amp; 0xFF; // Num of Rows
                    rows=(rows-8) &amp; 7;
                    {
                            U32 bank_width;
        
                            if ((spd_data[3] &amp; 0xFF)==4)
                                    bank_width = 2;
                            else
                                    bank_width = 3;
        
                            bank_width &amp;= 0xFF; // Num of Banks
                            banks=(bank_width==2) ? 0 : 1;
                    }
        
                    ranks=spd_data[2] &amp; 0x3; // Num of Ranks
                    ranks=(ranks==0) ? 0 : 1;

                    mode1=(rows&lt;&lt;2) | (columns&lt;&lt;5) | (ranks&lt;&lt;8) | (banks&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         BRDC_printf(_BRDC(&quot;COLUMNS :\t\t%d;\nROWS    :\t\t%d;\nBANKS   :\t\t%d;\nRANKS   :\t\t%d;\n&quot;),
            spd_data[1] &amp; 0xFF, spd_data[0] &amp; 0xFF, spd_data[3] &amp; 0xFF, (spd_data[2] &amp; 0x3)+1);
        
         BRDC_printf(_BRDC(&quot;MODE1 :\t\t0x%X\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    {
        U32 CAS_latency;
        float Twr;
        U32 Twr_value;
        U32 latency_reg;

        if (spd_data[4] &amp; 0x8)
            CAS_latency = 3;
        else if (spd_data[4] &amp; 0x10)
            CAS_latency = 4;
        else if (spd_data[4] &amp; 0x20)
            CAS_latency = 5;
        else if (spd_data[4] &amp; 0x40)
            CAS_latency = 6;
        else
             BRDC_printf( _BRDC(&quot;ERROR!: Неверное значение СAS\r\n&quot;));

        Twr = ((spd_data[5] &amp; 0xFF) &gt;&gt; 2) + ((spd_data[5] &amp; 0x3) * 0.25);
//      Twr_value = (U32)ceil(Twr * 0.250);
//      latency_reg = (Twr_value&lt;&lt;4) | CAS_latency;
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_LATENCY_REG, latency_reg);    // CONF_REG
         BRDC_printf(_BRDC(&quot;Twr=%f ns\n&quot;), Twr);
    }

    

    //----------------------------------------------------------------------------
    {
        U32 CAS_latency;
        float Trfc;
        U32 Subfield_A;
        U32 Subfield_B;
        U32 Trfc_value;

        Subfield_A=spd_data[6] &amp; 1;
        Subfield_B=(spd_data[6] &gt;&gt; 1) &amp; 7;

        Trfc=256*Subfield_A;
        switch (Subfield_B)
        {
        case 0 :
            Trfc+=0.0;
            break;
        case 1 :
            Trfc+=0.25;
            break;
        case 2 :
            Trfc+=0.33;
            break;
        case 3 :
            Trfc+=0.5;
            break;
        case 4 :
            Trfc+=0.66;
            break;
        case 5 :
            Trfc+=0.75;
            break;

        default:
            ;
        }
        Trfc+=spd_data[7] &amp; 0xFF;

//      Trfc_value = (U32)ceil(Trfc * 0.250);
         BRDC_printf(_BRDC(&quot;Trfc=%f ns\n&quot;), Trfc);
    }

    //----------------------------------------------------------------------------
    {
        U32 Tras=spd_data[8] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Tras=%d ns\n&quot;), Tras);
    }
    //----------------------------------------------------------------------------
    {
        U32 prim_width=spd_data[9] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Primary SDRAM width x%d \n&quot;), prim_width);
    }
    ///----------------------------------------------------------------------------

    //return;
    
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
        

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x0);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x1);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0x100C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0x140C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0x300C);

    //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0x0300);


        /*
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x3);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x0);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x10, 0x3); // CHAN 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x13, 0x81);    // FSRC 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x14, 0x0); // FDVR 
        */

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
    



    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
    {
        U32 status;
        U32 loop=0;
        do
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;
            
            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 300 ); loop++;
        }while( !(status &amp; 0x800));
    }
     BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
    {
        U32 DDR2_mode0;
        DDR2_mode0=pBrd-&gt;RegPeekInd( DDR2_trdNo, TRDIND_MODE0);
        DDR2_mode0|=0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO
        DDR2_mode0&amp;=~0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO


        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 2 );  // Сброс FIFO
        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 0 );  // Сброс FIFO

    //return;

        DDR2_mode0|=0x0030;
        //DDR2_mode0|=0x0010;
        BRDC_printf( _BRDC(&quot;DDR_mode0: %.4X \n&quot;), DDR2_mode0 );

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  

        //pBrd-&gt;RegPokeInd( DDR2_trdNo, 0, 0x2038 );  // Запуск DIO_IN
        //pBrd-&gt;RegPokeInd(ADC_trdNo, TRDIND_MODE1, 0x80);  // Переключение тетрады ADC на тестовую последовательность 
    }


}

//! Подготовка DDR3
void TF_TestStrm::PrepareDDR3( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={ 4, 5, 7, 8, 10, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 26, 27, 28, 29 };
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    //U32       DDR2_trdNo = 5;
    U32     DDR2_trdNo = this-&gt;trdNo;

    //BRDC_printf( _BRDC( &quot;\nТетрада памяти: %d   &quot;), DDR2_trdNo );

    // Проверка идентификатора тетрады 
    {
        U32 trdId = pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x100 );
        if( (0x9B == trdId) || (0x8F==trdId) )
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Ok\n\n&quot;), trdId );
        } else
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Error\n\n&quot;), trdId );
            throw( _BRDC( &quot;Тетрада TRD_DDR3x не обнаружена&quot;));
        }
    }


    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 



    
    ////for( ii=0; ii&lt;16; ii++ )
    //int xx=0;
    //for( ii=4; ;  )
    //{
    //  U32 adr=3;
    //  U32 data;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii );
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2 );

    //  data=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  //printf( &quot;%5d 0x%.2X  \n&quot;, ii, data );
    //  printf( &quot;%5d 0x%.2X  \r&quot;, xx, data ); xx++;
    //  Sleep( 100 );
    //}
    //

    U32 status;
    //for( ; ; )
    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2);
        /*
        for( ; ; )
        {
            status = pBrd-&gt;RegPeekDir( DDR2_trdNo, 0 );
            if( status &amp; 1 )
                break;
            Sleep( 2 );

        }
        */
        
        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
        printf( &quot;%d SPD[%d] = 0x%.2X  %d \n&quot;, ii, spd_addr[ii], spd_data[ii], spd_data[ii] );
    }

    // Проверка наличия SPD или имитатора SPD
    {
        if( (0xFF==spd_data[0]) || (0xFF==spd_data[1]) || (0xFF==spd_data[2]) )
        {
            throw( _BRDC( &quot;Память не установлена") );
        }

    }

        U32 mode1=0;

    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
        U32 size;
        U32 primary_bus;
        U32 sdram_widht;

        switch( (spd_data[0]&gt;&gt;4) &amp; 0x7 )
        {
            case 0: banks = 3; break;
            case 1: banks = 4; break;
            case 2: banks = 5; break;
            case 3: banks = 6; break;
            default: banks=0; break;
        }
        
        switch(spd_data[0] &amp; 0xF )
        {
            case 0: size=256; break;
            case 1: size=512; break;
            case 2: size=1024; break;
            case 3: size=2048; break;
            case 4: size=4096; break;
            case 5: size=8192; break;
            case 6: size=16384; break;
            default: size=0;

        }

        switch( (spd_data[1]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: rows=12; break;
            case 1: rows=13; break;
            case 2: rows=14; break;
            case 3: rows=15; break;
            case 4: rows=16; break;
            default: rows=0; break;
        }
    
        switch( (spd_data[1] &amp; 0x7 ) )
        {
            case 0: columns=9; break;
            case 1: columns=10; break;
            case 2: columns=11; break;
            case 3: columns=12; break;
            default: columns=0; break;
        }
    
    
        switch( (spd_data[2]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: ranks=1; break;
            case 1: ranks=2; break;
            case 2: ranks=3; break;
            case 3: ranks=4; break;
            default: ranks=0; break;
        }
        
        switch( (spd_data[2]) &amp; 0x7 )
        {
            case 0: sdram_widht=4; break;
            case 1: sdram_widht=8; break;
            case 2: sdram_widht=16; break;
            case 3: sdram_widht=32; break;
            default: ranks=0; break;
        }
        switch( (spd_data[3]) &amp; 0x7 )
        {
            case 0: primary_bus=8; break;
            case 1: primary_bus=16; break;
            case 2: primary_bus=32; break;
            case 3: primary_bus=64; break;
            default: primary_bus=0; break;
        }

                    mode1=((rows-8)&lt;&lt;2)&amp;0x1C;
                    mode1|= ((columns-8)&lt;&lt;5) &amp; 0xE0;
                    mode1|= ((ranks-1)&lt;&lt;8) ;
                    mode1|= (1&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         U32 total_size=size/8*primary_bus/sdram_widht*ranks;
         BRDC_printf(_BRDC(&quot;\nCOLUMNS \t\t%d\nROWS    \t\t%d\nBANKS   \t\t%d\nRANKS   \t\t%d\nSDRAM SIZE   \t\t%d \nSDRAM WITH \t\t%d\nPRIMARY BUS \t\t%d\nTOTAL SIZE \t\t%d [MB]\n&quot;),
                columns, rows, banks, ranks, size, sdram_widht, primary_bus, total_size );


        
         BRDC_printf(_BRDC(&quot;\nMODE1 :\t\t0x%X\n\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    



        {
            U32 mode3=0;
            if( SdramSource )
                mode3|=1;
            if( SdramFullSpeed )
                mode3|=0x20;

            if( SdramFifoOutRestart )
                mode3|=0x100;

            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    // управление источником и режимом полной скорости
        }

        
        pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0C, SdramTestSequence  );   // 0x100 - включение тестового режима





    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
     for( int kk=0; ; kk++ )
    {
        U32 status;
        U32 loop=0;
        int flag_init=0;
        for( int jj=0; jj&lt;8; jj++ )
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;

            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 200 ); loop++;

            // Проверка чтения регистра STATUS
            {
                if( 0xFFFF == status )
                {
                    BRDC_printf( _BRDC(&quot;\n\n&quot;)); 
                    throw( _BRDC( &quot;STATUS=0xFFFF - Ошибка чтения регистра STATUS&quot;));
                }
            }

            if( status &amp; 0x800) 
            {
                flag_init=1;
                break;
            }
        }
        
        if( 1==flag_init )
        {
         BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
         break;
        } else
        {
            //throw( _BRDC(&quot;Не удалось инициализировать DDR память&quot;) );
            BRDC_printf( _BRDC(&quot;Restart: %kk                  \r&quot;), kk );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; ~0x20000 );  // CONF_REG
            Sleep( 400 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; 0x20000 );   // CONF_REG
        }
    }
    {




        if( 1==SdramFifoMode )
        { // Режим FIFO 
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

            //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x14 ); // Режим FIFO
            BRDC_printf( _BRDC(&quot;\r\nРежим FIFO\r\n&quot;)  );
        } else
        { // Режим с автоматическим чтением

            // Начало активной зоны
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, SdramAzBase &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, SdramAzBase &gt;&gt; 16 );

            U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
            U32 AzEnd;

            if( -1==SdramAzSize ) 
            {
                AzEnd= SdramAzBase + size - 1;
            } else
            {
                AzEnd= SdramAzBase + SdramAzSize*(1024/4) - 1;
            }

            SdramAzSizeOfKb = (AzEnd+1-SdramAzBase)/(256);
            BRDC_printf( _BRDC(&quot;\r\nРежим с автоматическим чтением\r\n&quot;)  );
            BRDC_printf( _BRDC(&quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot;), SdramAzBase  );
            BRDC_printf( _BRDC(&quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot;), AzEnd  );
            BRDC_printf( _BRDC(&quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot;), SdramAzSizeOfKb/1024, SdramAzSize );
            
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, AzEnd &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, AzEnd &gt;&gt; 16 );

        }
    

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 2 );  // Сброс FIFO

        if( SdramFifoOutRestart )
        {
            U32 mode3=0;
            mode3=pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x0B );    
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 | 0x200 );    // сброс входного FIFO
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    
        }

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 0 );  

    }


}


//! 
#define TRDIND_ID 0x100
#define TRDIND_INSTNUM 0x107
#define TRD_DDR4_ID 0xE7

int TF_TestStrm::PrepareDDR4( void )
{
    BRDCHAR log_out[1024];
    //int ret;

    U32 ii;
    U32 trdId;
    U32 trdInst;

    U32     spd_addr[] = { 2, 3, 4, 5, 12, 13 };
    U32     spd_data[sizeof( spd_addr ) / sizeof( U32 )];
    U32     confreg;

    ////Поиск тетрады TRD_DDR4
    //for (ii = 1; ii&lt;8; ii++)
    //{
    //  trdId = pBrd-&gt;RegPeekInd( ii, TRDIND_ID );
    //  if (trdId == TRD_DDR4_ID)
    //  {
    //      trdInst = pBrd-&gt;RegPeekInd( ii, TRDIND_INSTNUM );
    //      if (trdInst == m_SdramInst)
    //      {
    //          trdDDR4 = ii;
    //          break;
    //      }
    //  }
    //}

    //if (trdDDR4 == 0)
    //{
    //  BRDC_printf( _BRDC( &quot;ERROR : Тетрада DDR4 не нейдена \n&quot; ) );
    //  return -1;
    //}
    //else
    //  BRDC_printf( _BRDC( &quot;Номер тетрада DDR4 : %d\n&quot; ), trdDDR4 );

    U32 trdDDR4 = this-&gt;trdNo;

    // Сброс тетрады 
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 1 );
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 0 );

    //Чтение данных ПЗУ SPD

    for (ii = 0; ii&lt;sizeof( spd_addr ) / sizeof( U32 ); ii++)
    {
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_ADDR, spd_addr[ii] );
        //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_SPD_CTRL, 1);
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_CTRL, 2 );

        spd_data[ii] = pBrd-&gt;RegPeekInd( trdDDR4, TRDIND_SPD_DATA );
    }

    // Byte 2
    // Проверка типа памяти (DDR4 SDRAM - 0xC) 
    spd_data[0] &amp;= 0xFF;
    if (spd_data[0] != 0xC)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Неверный тип памяти (0x%X). Ожидается 0xC\r\n&quot; ), spd_data[0] );
        throw(log_out);
    }

    // Byte 3
    // Проверка типа модуля
    spd_data[1] &amp;= 0x7;
    if (spd_data[1] != 0x3)
    {
        switch (spd_data[1])
        {
        case 0x0:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UNDEFINED\&quot;\r\n&quot; ) );
            break;
        case 0x1:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;RDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x2:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x3: //тип модуля (SO-DIMM - 0x3)
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;SODIMM\&quot;\r\n&quot; ) );
            break;
        case 0x4:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;LRDIMM\&quot;\r\n&quot; ) );
            break;
        default: break;
        }
    }

    // Byte 4
    // Total SDRAM capacity, in megabits
    U32 sdram_capacity;
    switch (spd_data[2] &amp; 0xF)
    {
    case 0:
        sdram_capacity = 256;
        break;
    case 1:
        sdram_capacity = 512;
        break;
    case 2:
        sdram_capacity = 1024;
        break;
    case 3:
        sdram_capacity = 2048;
        break;
    case 4:
        sdram_capacity = 4096;
        break;
    case 5:
        sdram_capacity = 8198;
        break;
    case 6:
        sdram_capacity = 16384;
        break;
    case 7:
        sdram_capacity = 32768;
        break;
    case 8:
        sdram_capacity = 12288; // 12Gb
        break;
    case 9:
        sdram_capacity = 24576; // 24Gb
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти, Мбит):&quot; ), sdram_capacity );

    U32 bank_addr_bits = (spd_data[2] &gt;&gt; 4) &amp; 0x3;
    bank_addr_bits += 2;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса банка):&quot; ), bank_addr_bits );

    U32 bank_group_bits = (spd_data[2] &gt;&gt; 6) &amp; 0x3;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число груп банков):&quot; ), bank_group_bits );


    // Byte 5
    U32 col_addr_bits = spd_data[3] &amp; 0x7;
    col_addr_bits += 9;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса колонки):&quot; ), col_addr_bits );

    U32 row_addr_bits = (spd_data[3] &gt;&gt; 3) &amp; 0x7;
    row_addr_bits += 12;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса строки):&quot; ), row_addr_bits );


    // Byte 12
    // Организация модуля
    U32 sdram_width;
    switch (spd_data[4] &amp; 0x7)
    {
    case 0:
        sdram_width = 4;
        break;
    case 1:
        sdram_width = 8;
        break;
    case 2:
        sdram_width = 16;
        break;
    case 3:
        sdram_width = 32;
        break;
    default:;
    }
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины памяти):&quot; ), sdram_width );

    // Number of Package Panks per DIMM
    U32 ranks = (spd_data[4] &gt;&gt; 3) &amp; 0x7;
    ranks += 1;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число ранков):&quot; ), ranks );

    // Byte 13
    // Module Memory Bus Width
    U32 primary_bus_width;
    switch (spd_data[5] &amp; 0x7)
    {
    case 0:
        primary_bus_width = 8;
        break;
    case 1:
        primary_bus_width = 16;
        break;
    case 2:
        primary_bus_width = 32;
        break;
    case 3:
        primary_bus_width = 64;
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины модуля):&quot; ), primary_bus_width );

    U32 module_capacity = (sdram_capacity / 8)*(primary_bus_width / sdram_width)*ranks;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти модуля МБайт)&quot; ), module_capacity );

    //g_SdramSize = module_capacity * 262144;

    U32 mode1 = 0;
    mode1 |= ((row_addr_bits - 8) &amp; 0x7) &lt;&lt; 2;
    mode1 |= ((col_addr_bits - 8) &amp; 0x7) &lt;&lt; 5;
    mode1 |= (ranks == 1) ? 0 : 0x100;
    mode1 |= 0x2200;

    // Разрешение инициализации памяти
    //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_MODE1, 0);
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE1, mode1 );

    // Ожидание окончания инициализации памяти DDR4
    BRDC_printf( _BRDC( &quot;\n\t%-46s\n&quot; ), _BRDC( &quot;Инициализации модуля DDR4...&quot; ) );
    int attempt;
    int attempt_max = 100;
    U32 status;

    for (attempt = 0; attempt&lt;attempt_max; attempt++)
    {
        status = pBrd-&gt;RegPeekDir( trdDDR4, TRDREG_STATUS );

        if (status &amp; 0x800)
            break;
        else
            Sleep( 100 );
    }

    if (attempt == attempt_max)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Первышен интервал ожидания инициализации модуля DDR4\r\n&quot; ) );
        throw(log_out);
    }

    if (SdramFifoMode == 1)
    {
        // Установка режима FIFO
        U32 mode2 = 0x10; // FIFO_MODE
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );
        BRDC_printf( _BRDC( &quot;\t%-46s\n&quot; ), _BRDC( &quot;Режим FIFO&quot; ) );
    }
    else
    {
        // Режим активной зоны
        U32 mode2 = 0;
        //Установка блокировки сброса входного FIFO
        //mode2 |= (SdramFifoInRstBlock == 1) ? 0x100 : 0;
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );

        U32 azbase_reg_l = SdramAzBase &amp; 0xFFFF;
        U32 azbase_reg_h = (SdramAzBase &gt;&gt; 16) &amp; 0xFFFF;

        U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
        U32 AzEnd;

        if (-1 == SdramAzSize)
        {
            AzEnd = SdramAzBase + size - 1;
        }
        else
        {
            AzEnd = SdramAzBase + SdramAzSize*(1024 / 4) - 1;
        }

        SdramAzSizeOfKb = (AzEnd + 1 - SdramAzBase) / (256);
        BRDC_printf( _BRDC( &quot;\r\nРежим с автоматическим чтением\r\n&quot; ) );
        BRDC_printf( _BRDC( &quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot; ), SdramAzBase );
        BRDC_printf( _BRDC( &quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot; ), AzEnd );
        BRDC_printf( _BRDC( &quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
&quot;</span> );</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;MaskMode0&quot;</span>,   <span class="stringliteral">&quot;0x2018&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1a5a0dc10a3cd8b6d39b399c49679298">m_MaskMode0</a>, <span class="stringliteral">&quot;Маска для программирования регистра MODE0 при запуске  );

    array_cfg[ii++]=STR_CFG(  0, &quot;isRemoteEnable&quot;,  &quot;0&quot;,  (U32*)&amp;m_isRemoteEnable, &quot;1 - разрешение установки соединения с удалённой ПЛИС&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isFillAfterCheck&quot;,    &quot;0&quot;,  (U32*)&amp;m_isFillAfterCheck, &quot;1 - заполнение памяти после проверки&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isCheckCompletion&quot;,   &quot;0&quot;,  (U32*)&amp;m_isCheckCompletion, &quot;1 - проверка CompletionTimeout&quot; );

    array_cfg[ii++]=STR_CFG(  0, &quot;isSimulink&quot;,  &quot;0&quot;,    (U32*)&amp;m_isSimulink, &quot;1 - подключение к Simulink&quot; );

    

    max_item=ii;

   {
    char str[1024];
    for( int ii=0; ii&lt;max_item; ii++ )
    {
        sprintf( str, &quot;%s  %s&quot;, array_cfg[ii].name, array_cfg[ii].def );
        GetParamFromStr( str );
    }


   }

}

//! Расчёт параметров
void TF_TestStrm::CalculateParams( void )
{
    SizeBlockOfBytes = SizeBlockOfWords * 4;                        // Размер блока в байтах
    SizeBuferOfBytes    = CntBlockInBuffer * SizeBlockOfBytes  ;    // Размер буфера в байтах
    SizeStreamOfBytes   = CntBuffer * SizeBuferOfBytes;             // Общий размер буфера стрима

    ShowParam();
}

//! Отображение параметров
void TF_TestStrm::ShowParam( void )
{

    if( 1==isShowParam )
    {
        TF_WorkParam::ShowParam();

        BRDC_printf( _BRDC(&quot;Общий размер буфера стрима: %d МБ\n\n&quot;), SizeStreamOfBytes/(1024*1024) );
    }

    if( isWriteFile )
    {
        __int64 file_size = SizeBuferOfBytes;
        file_size *=FileBufferMax;

        __int64 disk_size = SizeBuferOfBytes;
        disk_size *=DiskBufferMax;

        __int64 file_cnt = disk_size/file_size;
        __int64 file_cnt_x =disk_size%file_size;

        if( file_cnt_x )
            file_cnt++;

        file_size /=1024*1024;
        disk_size /=1024*1024;

        BRDC_printf( _BRDC( &quot;Размер одного файла:   %10I64d МБ\n&quot;), file_size );
        BRDC_printf( _BRDC( &quot;Общий размер данных:   %10I64d МБ\n&quot;), disk_size );
        BRDC_printf( _BRDC( &quot;Число  файлов:   %I64d \n\n&quot;), file_cnt );
    }
}


U32 TF_TestStrm::Execute( void )
{
    rd0.testBuf.buf_check_start( 32, 64 );

    
    if( isWriteFile )
        BufWriteStart();

    //Sleep( 100 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

    
    //if( 1==isFdspOutCh0 )
    /*
    {
        //pBrd-&gt;RegPokeInd( 8, 11, 0x17 ); // включение тестового режима FI0
        //pBrd-&gt;RegPokeInd( 8, 11, 0x07 );

        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );
    } 
    */
    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();


    U32 trd=4;
    
    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );


    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );
    Sleep( 1 );

    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    Sleep( 1 );
    */

    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0ResetFifo();

    /*
    if( isSdram0Test )
        Sdram0Start();

    if( isSdram0Test )
        Sdram1Start();
    */

    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x02 ); // разрешение анализа готовности FIFO в тетраде TRD_DDR3x
        //  pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        } else
        {
            pBrd-&gt;RegPokeInd( 8, 0x1C, 0x01 ); // разрешение анализа готовности FIFO в тетраде TRD_FDSP
        }
    }


    U32 *ptrBuf0=pBrd-&gt;StreamGetBufByNum( rd0.Strm, 0 );

    m_TimeBlockStart=GetTickCount();

    pBrd-&gt;StreamStart( rd0.Strm );

    //{
    //  U32 mode3=pBrd-&gt;RegPeekInd( 5, 0x0B );
    //  //mode3|=0x40;
    //  mode3&amp;=~0x40;
    //  pBrd-&gt;RegPokeInd( 5, 0x0B, mode3 );
    //  BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n MODE3: 0x%.4X \n&quot;), mode3 );
    //}

    //Sleep(1);
    /*
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }
    */
    if( isFdsp )
    {
        if( 1==SdramSource )
        {
            pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );
        }
    }

    
    if( isAdmCh0Start )
        m_pFDSP-&gt;Ch0Enable();

    if( isAdmCh1Start )
        m_pFDSP-&gt;Ch1Enable();
    


    if( isTestCtrl )
    {
        StartTestCtrl();
    }


    if( isAdmReg2 )
        PrepareAdmReg( fnameAdmReg2, 0 );

    if( isFdsp )
        m_pFDSP-&gt;SetFullSpeedMode( isAdmCh0FullSpeed, isAdmCh1FullSpeed, isFdspCh0FullSpeed, isFdspCh1FullSpeed );

    if( isSdram0Test ) 
        Sdram0Start();

    if( isSdram1Test ) 
        Sdram1Start();

    //pBrd-&gt;RegPokeInd( 9, 0x10, 0x020 );

    //pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );  

    
    //if( 1==isFdspOutCh0 )
    {
        /*
        pBrd-&gt;RegPokeInd( 8, 11, 0x17 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );
        pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        */

        //pBrd-&gt;RegPokeInd( 9, 0x10, 2 );
        //pBrd-&gt;RegPokeInd( 9, 0x10, 0 );

        //pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС
      //pBrd-&gt;RegPokeInd( 9, 0, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС

        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        //pBrd-&gt;RegPokeInd( 8, 9, 0x100 );  // запуск потока из ПЛИС ЦОС
  } 

    if( isFdspMgtReady )
    {
        pBrd-&gt;RegPokeInd( 8, 0x3E0, 0x10 );
    }

    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 1  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }

    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }

    if( isAdcPrepare )
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( 4, 0, mode0 );
    }


    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 2  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }



    flagFirstBlock=0;
    rd0.time_last=rd0.time_start=GetTickCount();

    sdram0.time_last=sdram0.time_start=rd0.time_start;
    sdram1.time_last=sdram1.time_start=rd0.time_start;
    mgt.time_last=mgt.time_start=rd0.time_start;        

    U32 current_time;
    for( ; ; )
    {
        if( Terminate )
        {
            //printf( &quot;\nTerminate=%d\n&quot;, Terminate );
            break;
        }

        ReceiveData( &amp;rd0 );
        current_time = GetTickCount();
        CalculateVelocity( &amp;sdram0, current_time, 10000, 2 );
        CalculateVelocity( &amp;sdram1, current_time, 10000, 2 );
        CalculateVelocity( &amp;mgt, current_time, 10000, 1 );

        //Sleep( 100 );
    }

    if( isWriteFile )
        BufWriteStop();

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    if( isTestCtrl )
    {
        pBrd-&gt;RegPokeInd( 1, 0x1E, 0 );
        pBrd-&gt;RegPokeInd( 1, 0x1C, 0 );
    }


    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    Sleep( 1400 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );   
    

    lc_status=4;
    Sleep( 100 );
    return 1;
}




void TF_TestStrm::ReceiveData(  ParamExchange *pr )
{
    U32 *ptr;
    U32 *ptrBlock;
    U32 mode=0;
    mode |= pr-&gt;DataType&lt;&lt;8;
    mode |= pr-&gt;DataFix&lt;&lt;7;

    int ret;
    int kk;

    //pr-&gt;BlockRd++;
    //Sleep( 10 );
    //return;

    for( kk=0; kk&lt;16; kk++ )
    {

        if( Terminate )
        {
            break;
        }

        ret=pBrd-&gt;StreamGetBuf( pr-&gt;Strm, &amp;ptr );
        if( ret )
        { // Проверка буфера стрима

            if( m_TimeBlockIndex&lt;32 )
            {
                U32 curr_time = GetTickCount();
                m_TimeBlockReceive[m_TimeBlockIndex]=curr_time;
                m_TimeBlockIndex++;
            }

            m_ptrCurrentBlock = ptr;
            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_start();

            SetEvent( m_EventCheck0Start );
            //SetEvent( m_EventCheck1Start );
            //SetEvent( m_EventCheck2Start );
            //SetEvent( m_EventCheck3Start );

            if( 0==flagFirstBlock )
            {
                currentTime=rd0.time_last=rd0.time_start=GetTickCount();
                flagFirstBlock=1;

                FILE *outFile = fopen( &quot;first_data.bin&quot;, &quot;wb&quot; );
                fwrite(  ptr, 32768, 1, outFile );
                fclose( outFile );
            }

            if( isWriteFile )
            {
                ret=BufWrite( ptr, SizeBuferOfBytes );
                if( ret )
                    Stop();
            }

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                ptrBlock=ptr+ii*SizeBlockOfWords;
                if( isIsvi )
                    IsviStep( ptrBlock );

                if( 1==isTest )
                    pr-&gt;testBuf.buf_check_psd( ptrBlock, SizeBlockOfWords );
                    //int a=0;
                else if( 2==isTest )
                    pr-&gt;testBuf.buf_check( ptrBlock, pr-&gt;BlockRd, SizeBlockOfWords, BlockMode );
                else if( 6==isTest )
                    pr-&gt;testBuf.buf_check_psd128_low( ptrBlock, SizeBlockOfWords );
                else if( 7==isTest )
                {
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 0 );
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                }
                else if( 8==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                }
                else if( 9==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                    int ret;
                    ret=pr-&gt;testBuf.buf_check_cnt256_single( ptrBlock, SizeBlockOfWords );
                    //if( ret )
                    //  this-&gt;Stop();
                }
                pr-&gt;BlockRd++;
            }

             if( (6==isTest) || (7==isTest) || (8==isTest) )
             {
                int flag1=0;
                int flag2=0;
                int flag3=0;

                Sleep(1);

                HANDLE aHandle[4] = { m_EventCheck0Result, m_EventCheck1Result, m_EventCheck2Result, m_EventCheck3Result };

                for( ; ; )
                {
                    //int ret1=WaitForSingleObject( m_EventCheck1Result, 0 );
                    //int ret2=WaitForSingleObject( m_EventCheck2Result, 0 );
                    //int ret3=WaitForSingleObject( m_EventCheck3Result, 0 );
                    ret = WaitForMultipleObjects( 1, aHandle, TRUE, 200 );
                    if( Terminate )
                    {
                        break;
                    }
                    if( (WAIT_OBJECT_0&lt;=ret) &amp;&amp; ((WAIT_OBJECT_0+3)&gt;=ret) )
                    {
                        break;
                    }
                    //Sleep(1);
                }
             }


            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_step();

            if( m_isFillAfterCheck )
            {
                U32 *dst=ptr;
                for( int ii=0; ii&lt;SizeBlockOfWords*CntBlockInBuffer; ii++ )
                {
                    *ptr++=0xBBBBBBBB;
                }
            }


            if( isAgreeMode )
            {
                //getch();
                pBrd-&gt;StreamGetBufDone( pr-&gt;Strm );
            }

            if( (isRestart&gt;=1) &amp;&amp; (pr-&gt;BlockRd==(CntBuffer*CntBlockInBuffer) ) )
            {
                Sleep( 100 );
                if( 0==SdramFifoOutRestart )
                    pr-&gt;testBuf.restart();
                if( 1==isRestart )
                 RestartAdc();
                else if( 2==isRestart )
                    RestartTrd();
                else if( 3==isRestart )
                    RestartTrdAndSdram();
            }

        } else
        {
            //Sleep( 0 );
            pr-&gt;freeCycle++;
            break;
        }
    }
    Sleep( 0 );

    
    currentTime = GetTickCount();
    if( (currentTime - pr-&gt;time_last)&gt;4000 )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*SizeBlockOfBytes/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v;

        v = 1000.0*(pr-&gt;BlockRd)*SizeBlockOfBytes/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
        pr-&gt;freeCycleZ=pr-&gt;freeCycle;
        pr-&gt;freeCycle=0;
    
    }
    //Sleep(1);
    

}



U32 TF_TestStrm::ExecuteCheck0( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck0Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck0Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck1( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck1Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck1Result );
        }

    }

    return 0;
}

U32 TF_TestStrm::ExecuteCheck2( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck2Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck2Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck3( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck3Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck3Result );
        }

    }

    return 0;
}


void TF_TestStrm::PrepareAdm( void )
{
    U32 trd=trdNo;
    U32 ii;
    U32 id, id_mod, ver;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады\n&quot;) );


    id = pBrd-&gt;RegPeekInd( trd, 0x100 );
    id_mod = pBrd-&gt;RegPeekInd( trd, 0x101 );
    ver = pBrd-&gt;RegPeekInd( trd, 0x102 );

    //pBrd-&gt;RegPokeInd( trd, 0, 0x2038 );

    BRDC_printf( _BRDC(&quot;\nТетрада %d  ID: 0x%.2X MOD: %d  VER: %d.%d \n\n&quot;),
        trd, id, id_mod, (ver&gt;&gt;8) &amp; 0xFF, ver&amp;0xFF );

    BRDC_printf( _BRDC(&quot; Сброс тетрады TRD %2d &quot;), trd );
    pBrd-&gt;RegPokeInd( trd, 0, 1 );
    for( int ii=1; ii&lt;32; ii++ )
    {
        pBrd-&gt;RegPokeInd( trd, ii, 0 );
    }
    pBrd-&gt;RegPokeInd( trd, 0, 0 );
    BRDC_printf( _BRDC(&quot; - Ok\n&quot;) );


    {
        U32 reg2F0;
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x4383 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x000 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

    }

    //if( fnameDDS )
    //  PrepareDDS();


    if( isMainTest )
        PrepareMain();


    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( isTestCtrl )
        PrepareTestCtrl();
    

    //if( isFMC )
    //  PrepereFMC();

    if( isAdcPrepare )
        PrepareAdc( m_sAdcIni );

    if( isAdmReg )
        PrepareAdmReg( fnameAdmReg, 1 );

    if( 1==isSdram )
        PrepareDDR3();

    if(2==isSdram )
        PrepareSDRAM();

    if(4 == isSdram)
        PrepareDDR4();

    if( isFdsp )
        PrepareFDSP();

    IsviStatus=0;
    IsviCnt=0;
    isIsvi=0;
    if( fnameIsvi )
    {
        IsviStatus=1;
        isIsvi=1;
    }
    /*
    pBrd-&gt;RegPokeInd( trd, 25, 3 );
    pBrd-&gt;RegPokeInd( trd, 16, 3 );
    pBrd-&gt;RegPokeInd( trd, 0x13, 0);
    pBrd-&gt;RegPokeInd( trd, 28, 0 );
    */
    //pBrd-&gt;RegPokeInd( trd, 0x1B, 0x100 );

//      pBrd-&gt;RegPokeInd( trdSdram, 0, 1 );

    //PrepareSwitch();

}




//! Подготовка MAIN
void TF_TestStrm::PrepareMain( void )
{

    BRDC_printf( _BRDC(&quot;В тетраде MAIN установлен режим формирования псевдослучайной последовательности\n&quot;) );
    pBrd-&gt;RegPokeInd( 0, 12, 1 );  // Регистр TEST_MODE[0]=1 - режим формирования псевдослучайной последовательности
    pBrd-&gt;RegPokeInd( 0, 0, 2 );   // Сброс FIFO - перевод в начальное состояние
 Sleep( 1 );
    pBrd-&gt;RegPokeInd( 0, 0, 0 );
    Sleep( 1 );
}

void TF_TestStrm::IsviStep( U32* ptr )
{
    int ii;
    if( (1==IsviStatus) || (4==IsviStatus ) )
    {
        for( ii=0; ii&lt;SizeBlockOfWords; ii++ ) bufIsvi[ii]=ptr[ii];
        IsviStatus++;
    }
}

void TF_TestStrm::WriteFlagSinc(int flg, int isNewParam)
{
    int fs = -1;
    int val[2];

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    val[0] = flg;
    val[1] = isNewParam;
    write( fs, val, 8 );
    close( fs );
}

int  TF_TestStrm::ReadFlagSinc(void)
{
    int fs = -1;
    int flg;

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    read( fs, &amp;flg, 4 );
    close( fs );

    return flg;
}

void TF_TestStrm::WriteDataFile( U32 *pBuf, U32 sizew )
{
    char fname[256];
    sprintf( fname, &quot;%s.bin&quot;, fnameIsvi );
    int     fl = sopen(fname, O_WRONLY|O_BINARY|O_CREAT|O_TRUNC, SH_DENYNO, S_IWRITE|S_IREAD);
    U32     ii;

    if( fl==-1 )
    {
        return;
    }

    
    write( fl, pBuf, sizew*4 );

    write( fl, IsviHeaderStr, IsviHeaderLen );

    close( fl );
}


U32 TF_TestStrm::ExecuteIsvi( void )
{
    for( ; ; )
    {
        if( Terminate )
        {
            break;
        }


        int ii;
        int rr;
        switch( IsviStatus )
        {
            case 2: // Подготовка суффикса
                {
                    IsviHeaderStr[0]=0;
                    /*
                    switch( IsviHeaderMode )
                    {
                        case 1:  SetFileHeaderDdc( SizeBlockOfWords, IsviHeaderStr ); break;
                        case 2:  SetFileHeaderAdc( SizeBlockOfWords, IsviHeaderStr ); break;
                    }
                    */
                    IsviHeaderLen = strlen( IsviHeaderStr );
                    WriteFlagSinc(0,0);
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0xffffffff);

                    IsviCnt++;
                    IsviStatus=3;
                }
                break;

            case 3:
                {
                  rr=ReadFlagSinc();
                  if( 0==rr )
                      IsviStatus=4;

                }
                break;

            case 4:
                // Ожидание получения данных
                Sleep( 100 );
                break;

            case 5:
                {
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0 );
                    IsviStatus=3;
                    IsviCnt++;
                }
                break;

        }

        Sleep( 100 );
    }
    IsviStatus=100;
    return 0;
}

/*
//! Подготовка DDS
void TF_TestStrm::PrepareDDS( void )
{

    if( pDds )
        delete pDds;

    pDds = new TF_TestDDS( fnameDDS );
}
*/

#define TRD_CTRL 1

#define REG_MUX_CTRL  0x0F
#define REG_GEN_CNT1  0x1A
#define REG_GEN_CNT2  0x1B
#define REG_GEN_CTRL  0x1E
#define REG_GEN_SIZE  0x1F
#define TRD_DIO_IN    6
#define TRD_CTRL      1
//#define TRD_DIO_IN
//! Подготовка TEST_CTRL

void TF_TestStrm::PrepareTestCtrl( void )
{
    U32 trd=1;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады TEST_CTRL\n&quot;) );

    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( !isFifoRdy )
        BlockMode |=0x1000;

    U32 block_mode=BlockMode;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 1 );

          //U32 mode0=pBrd-&gt;RegPeekInd( TRD_DIO_IN, 0 );
         // pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 2 );

          Sleep( 1 );

          //pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_MUX_CTRL, 1 );

          U32  val=SizeBlockOfBytes/4096;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_SIZE, val );

          if( block_mode &amp; 0x80 )
          {
            BRDC_printf( _BRDC(&quot;Используется сокращённая тестовая последовательность\r\n&quot;) );
          } else
          {
            BRDC_printf( _BRDC(&quot;Используется полная тестовая последовательность\r\n&quot;) );
          }


          if( Cnt1 || Cnt2 )
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, Cnt1 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, Cnt2 );
            float sp=1907.348632812 * (Cnt1-1)/(Cnt1+Cnt2-2);
            BRDC_printf( _BRDC(&quot;Установлено ограничение скорости формирования потока:  %6.1f МБайт/с \r\nREG_CNT1=%d  REGH_CNT2=%d   \r\n&quot;), sp, Cnt1, Cnt2 );
            if( block_mode&amp;0x1000 )
            {
             BRDC_printf( _BRDC(&quot;Установлен режим без ожидания готовности FIFO\r\n\r\n&quot;) );
            } else
            {
             BRDC_printf( _BRDC(&quot;Установлено ожидание готовности FIFO \r\n\r\n&quot;)        );
            }
          }  else
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, 0 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, 0 );
            BRDC_printf( _BRDC(&quot;Установлено формирование потока на максимальной скорости: 1907 МБайт/с \r\nУстановлено ожидание готовности FIFO \r\n\r\n&quot;)        );
          }


}

//! Запуск TestCtrl
void TF_TestStrm::StartTestCtrl( void )
{

          U32 ctrl=0x20;
          ctrl|=BlockMode;
          if( Cnt1 || Cnt2 )
           ctrl|=0x40;

          if( !isFifoRdy )
              ctrl |=0x1000;
        //  ctrl&amp;= ~0x1000;
         //BRDC_printf( &quot;TEST_CTRL: REG_GEN_CTRL = 0x%.4X \r\n&quot;, ctrl );
                
         pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, ctrl );  // Запуск DIO_IN

         //U32 mode0=pBrd-&gt;RegPeekInd( 6, 0 );  
         //mode0 |=0x30;
         //pBrd-&gt;RegPokeInd( 6, 0, mode0 );     // Запуск DIO_IN


}

//! Подготовка SDRAM
void TF_TestStrm::PrepareSDRAM( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={3, 4, 5, 17, 18, 36, 40, 42, 30, 13};
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    U32     DDR2_trdNo = 5;

    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 

    //----------- Reading SPD data ---------------------------------------------
    //{
    //  U32 Bytes_Num;
    //  U32 val;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, 0);
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //  Bytes_Num=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  Bytes_Num&amp;=0xFF;
    //  for(ii=0;ii&lt;Bytes_Num;ii++)
    //  {
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii);
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //      val=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //      BRDC_printf(&quot;Byte %03d: - 0x%02X\n&quot;, ii, val &amp; 0xFF);
    //  }
    //}


    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    }
    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 mode1=0;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
                    columns=spd_data[1] &amp; 0xFF; // Num of columns
                    columns=(columns-8) &amp; 7;
                    rows=spd_data[0] &amp; 0xFF; // Num of Rows
                    rows=(rows-8) &amp; 7;
                    {
                            U32 bank_width;
        
                            if ((spd_data[3] &amp; 0xFF)==4)
                                    bank_width = 2;
                            else
                                    bank_width = 3;
        
                            bank_width &amp;= 0xFF; // Num of Banks
                            banks=(bank_width==2) ? 0 : 1;
                    }
        
                    ranks=spd_data[2] &amp; 0x3; // Num of Ranks
                    ranks=(ranks==0) ? 0 : 1;

                    mode1=(rows&lt;&lt;2) | (columns&lt;&lt;5) | (ranks&lt;&lt;8) | (banks&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         BRDC_printf(_BRDC(&quot;COLUMNS :\t\t%d;\nROWS    :\t\t%d;\nBANKS   :\t\t%d;\nRANKS   :\t\t%d;\n&quot;),
            spd_data[1] &amp; 0xFF, spd_data[0] &amp; 0xFF, spd_data[3] &amp; 0xFF, (spd_data[2] &amp; 0x3)+1);
        
         BRDC_printf(_BRDC(&quot;MODE1 :\t\t0x%X\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    {
        U32 CAS_latency;
        float Twr;
        U32 Twr_value;
        U32 latency_reg;

        if (spd_data[4] &amp; 0x8)
            CAS_latency = 3;
        else if (spd_data[4] &amp; 0x10)
            CAS_latency = 4;
        else if (spd_data[4] &amp; 0x20)
            CAS_latency = 5;
        else if (spd_data[4] &amp; 0x40)
            CAS_latency = 6;
        else
             BRDC_printf( _BRDC(&quot;ERROR!: Неверное значение СAS\r\n&quot;));

        Twr = ((spd_data[5] &amp; 0xFF) &gt;&gt; 2) + ((spd_data[5] &amp; 0x3) * 0.25);
//      Twr_value = (U32)ceil(Twr * 0.250);
//      latency_reg = (Twr_value&lt;&lt;4) | CAS_latency;
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_LATENCY_REG, latency_reg);    // CONF_REG
         BRDC_printf(_BRDC(&quot;Twr=%f ns\n&quot;), Twr);
    }

    

    //----------------------------------------------------------------------------
    {
        U32 CAS_latency;
        float Trfc;
        U32 Subfield_A;
        U32 Subfield_B;
        U32 Trfc_value;

        Subfield_A=spd_data[6] &amp; 1;
        Subfield_B=(spd_data[6] &gt;&gt; 1) &amp; 7;

        Trfc=256*Subfield_A;
        switch (Subfield_B)
        {
        case 0 :
            Trfc+=0.0;
            break;
        case 1 :
            Trfc+=0.25;
            break;
        case 2 :
            Trfc+=0.33;
            break;
        case 3 :
            Trfc+=0.5;
            break;
        case 4 :
            Trfc+=0.66;
            break;
        case 5 :
            Trfc+=0.75;
            break;

        default:
            ;
        }
        Trfc+=spd_data[7] &amp; 0xFF;

//      Trfc_value = (U32)ceil(Trfc * 0.250);
         BRDC_printf(_BRDC(&quot;Trfc=%f ns\n&quot;), Trfc);
    }

    //----------------------------------------------------------------------------
    {
        U32 Tras=spd_data[8] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Tras=%d ns\n&quot;), Tras);
    }
    //----------------------------------------------------------------------------
    {
        U32 prim_width=spd_data[9] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Primary SDRAM width x%d \n&quot;), prim_width);
    }
    ///----------------------------------------------------------------------------

    //return;
    
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
        

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x0);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x1);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0x100C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0x140C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0x300C);

    //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0x0300);


        /*
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x3);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x0);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x10, 0x3); // CHAN 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x13, 0x81);    // FSRC 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x14, 0x0); // FDVR 
        */

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
    



    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
    {
        U32 status;
        U32 loop=0;
        do
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;
            
            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 300 ); loop++;
        }while( !(status &amp; 0x800));
    }
     BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
    {
        U32 DDR2_mode0;
        DDR2_mode0=pBrd-&gt;RegPeekInd( DDR2_trdNo, TRDIND_MODE0);
        DDR2_mode0|=0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO
        DDR2_mode0&amp;=~0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO


        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 2 );  // Сброс FIFO
        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 0 );  // Сброс FIFO

    //return;

        DDR2_mode0|=0x0030;
        //DDR2_mode0|=0x0010;
        BRDC_printf( _BRDC(&quot;DDR_mode0: %.4X \n&quot;), DDR2_mode0 );

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  

        //pBrd-&gt;RegPokeInd( DDR2_trdNo, 0, 0x2038 );  // Запуск DIO_IN
        //pBrd-&gt;RegPokeInd(ADC_trdNo, TRDIND_MODE1, 0x80);  // Переключение тетрады ADC на тестовую последовательность 
    }


}

//! Подготовка DDR3
void TF_TestStrm::PrepareDDR3( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={ 4, 5, 7, 8, 10, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 26, 27, 28, 29 };
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    //U32       DDR2_trdNo = 5;
    U32     DDR2_trdNo = this-&gt;trdNo;

    //BRDC_printf( _BRDC( &quot;\nТетрада памяти: %d   &quot;), DDR2_trdNo );

    // Проверка идентификатора тетрады 
    {
        U32 trdId = pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x100 );
        if( (0x9B == trdId) || (0x8F==trdId) )
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Ok\n\n&quot;), trdId );
        } else
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Error\n\n&quot;), trdId );
            throw( _BRDC( &quot;Тетрада TRD_DDR3x не обнаружена&quot;));
        }
    }


    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 



    
    ////for( ii=0; ii&lt;16; ii++ )
    //int xx=0;
    //for( ii=4; ;  )
    //{
    //  U32 adr=3;
    //  U32 data;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii );
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2 );

    //  data=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  //printf( &quot;%5d 0x%.2X  \n&quot;, ii, data );
    //  printf( &quot;%5d 0x%.2X  \r&quot;, xx, data ); xx++;
    //  Sleep( 100 );
    //}
    //

    U32 status;
    //for( ; ; )
    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2);
        /*
        for( ; ; )
        {
            status = pBrd-&gt;RegPeekDir( DDR2_trdNo, 0 );
            if( status &amp; 1 )
                break;
            Sleep( 2 );

        }
        */
        
        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
        printf( &quot;%d SPD[%d] = 0x%.2X  %d \n&quot;, ii, spd_addr[ii], spd_data[ii], spd_data[ii] );
    }

    // Проверка наличия SPD или имитатора SPD
    {
        if( (0xFF==spd_data[0]) || (0xFF==spd_data[1]) || (0xFF==spd_data[2]) )
        {
            throw( _BRDC( &quot;Память не установлена") );
        }

    }

        U32 mode1=0;

    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
        U32 size;
        U32 primary_bus;
        U32 sdram_widht;

        switch( (spd_data[0]&gt;&gt;4) &amp; 0x7 )
        {
            case 0: banks = 3; break;
            case 1: banks = 4; break;
            case 2: banks = 5; break;
            case 3: banks = 6; break;
            default: banks=0; break;
        }
        
        switch(spd_data[0] &amp; 0xF )
        {
            case 0: size=256; break;
            case 1: size=512; break;
            case 2: size=1024; break;
            case 3: size=2048; break;
            case 4: size=4096; break;
            case 5: size=8192; break;
            case 6: size=16384; break;
            default: size=0;

        }

        switch( (spd_data[1]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: rows=12; break;
            case 1: rows=13; break;
            case 2: rows=14; break;
            case 3: rows=15; break;
            case 4: rows=16; break;
            default: rows=0; break;
        }
    
        switch( (spd_data[1] &amp; 0x7 ) )
        {
            case 0: columns=9; break;
            case 1: columns=10; break;
            case 2: columns=11; break;
            case 3: columns=12; break;
            default: columns=0; break;
        }
    
    
        switch( (spd_data[2]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: ranks=1; break;
            case 1: ranks=2; break;
            case 2: ranks=3; break;
            case 3: ranks=4; break;
            default: ranks=0; break;
        }
        
        switch( (spd_data[2]) &amp; 0x7 )
        {
            case 0: sdram_widht=4; break;
            case 1: sdram_widht=8; break;
            case 2: sdram_widht=16; break;
            case 3: sdram_widht=32; break;
            default: ranks=0; break;
        }
        switch( (spd_data[3]) &amp; 0x7 )
        {
            case 0: primary_bus=8; break;
            case 1: primary_bus=16; break;
            case 2: primary_bus=32; break;
            case 3: primary_bus=64; break;
            default: primary_bus=0; break;
        }

                    mode1=((rows-8)&lt;&lt;2)&amp;0x1C;
                    mode1|= ((columns-8)&lt;&lt;5) &amp; 0xE0;
                    mode1|= ((ranks-1)&lt;&lt;8) ;
                    mode1|= (1&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         U32 total_size=size/8*primary_bus/sdram_widht*ranks;
         BRDC_printf(_BRDC(&quot;\nCOLUMNS \t\t%d\nROWS    \t\t%d\nBANKS   \t\t%d\nRANKS   \t\t%d\nSDRAM SIZE   \t\t%d \nSDRAM WITH \t\t%d\nPRIMARY BUS \t\t%d\nTOTAL SIZE \t\t%d [MB]\n&quot;),
                columns, rows, banks, ranks, size, sdram_widht, primary_bus, total_size );


        
         BRDC_printf(_BRDC(&quot;\nMODE1 :\t\t0x%X\n\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    



        {
            U32 mode3=0;
            if( SdramSource )
                mode3|=1;
            if( SdramFullSpeed )
                mode3|=0x20;

            if( SdramFifoOutRestart )
                mode3|=0x100;

            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    // управление источником и режимом полной скорости
        }

        
        pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0C, SdramTestSequence  );   // 0x100 - включение тестового режима





    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
     for( int kk=0; ; kk++ )
    {
        U32 status;
        U32 loop=0;
        int flag_init=0;
        for( int jj=0; jj&lt;8; jj++ )
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;

            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 200 ); loop++;

            // Проверка чтения регистра STATUS
            {
                if( 0xFFFF == status )
                {
                    BRDC_printf( _BRDC(&quot;\n\n&quot;)); 
                    throw( _BRDC( &quot;STATUS=0xFFFF - Ошибка чтения регистра STATUS&quot;));
                }
            }

            if( status &amp; 0x800) 
            {
                flag_init=1;
                break;
            }
        }
        
        if( 1==flag_init )
        {
         BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
         break;
        } else
        {
            //throw( _BRDC(&quot;Не удалось инициализировать DDR память&quot;) );
            BRDC_printf( _BRDC(&quot;Restart: %kk                  \r&quot;), kk );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; ~0x20000 );  // CONF_REG
            Sleep( 400 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; 0x20000 );   // CONF_REG
        }
    }
    {




        if( 1==SdramFifoMode )
        { // Режим FIFO 
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

            //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x14 ); // Режим FIFO
            BRDC_printf( _BRDC(&quot;\r\nРежим FIFO\r\n&quot;)  );
        } else
        { // Режим с автоматическим чтением

            // Начало активной зоны
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, SdramAzBase &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, SdramAzBase &gt;&gt; 16 );

            U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
            U32 AzEnd;

            if( -1==SdramAzSize ) 
            {
                AzEnd= SdramAzBase + size - 1;
            } else
            {
                AzEnd= SdramAzBase + SdramAzSize*(1024/4) - 1;
            }

            SdramAzSizeOfKb = (AzEnd+1-SdramAzBase)/(256);
            BRDC_printf( _BRDC(&quot;\r\nРежим с автоматическим чтением\r\n&quot;)  );
            BRDC_printf( _BRDC(&quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot;), SdramAzBase  );
            BRDC_printf( _BRDC(&quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot;), AzEnd  );
            BRDC_printf( _BRDC(&quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot;), SdramAzSizeOfKb/1024, SdramAzSize );
            
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, AzEnd &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, AzEnd &gt;&gt; 16 );

        }
    

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 2 );  // Сброс FIFO

        if( SdramFifoOutRestart )
        {
            U32 mode3=0;
            mode3=pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x0B );    
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 | 0x200 );    // сброс входного FIFO
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    
        }

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 0 );  

    }


}


//! 
#define TRDIND_ID 0x100
#define TRDIND_INSTNUM 0x107
#define TRD_DDR4_ID 0xE7

int TF_TestStrm::PrepareDDR4( void )
{
    BRDCHAR log_out[1024];
    //int ret;

    U32 ii;
    U32 trdId;
    U32 trdInst;

    U32     spd_addr[] = { 2, 3, 4, 5, 12, 13 };
    U32     spd_data[sizeof( spd_addr ) / sizeof( U32 )];
    U32     confreg;

    ////Поиск тетрады TRD_DDR4
    //for (ii = 1; ii&lt;8; ii++)
    //{
    //  trdId = pBrd-&gt;RegPeekInd( ii, TRDIND_ID );
    //  if (trdId == TRD_DDR4_ID)
    //  {
    //      trdInst = pBrd-&gt;RegPeekInd( ii, TRDIND_INSTNUM );
    //      if (trdInst == m_SdramInst)
    //      {
    //          trdDDR4 = ii;
    //          break;
    //      }
    //  }
    //}

    //if (trdDDR4 == 0)
    //{
    //  BRDC_printf( _BRDC( &quot;ERROR : Тетрада DDR4 не нейдена \n&quot; ) );
    //  return -1;
    //}
    //else
    //  BRDC_printf( _BRDC( &quot;Номер тетрада DDR4 : %d\n&quot; ), trdDDR4 );

    U32 trdDDR4 = this-&gt;trdNo;

    // Сброс тетрады 
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 1 );
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 0 );

    //Чтение данных ПЗУ SPD

    for (ii = 0; ii&lt;sizeof( spd_addr ) / sizeof( U32 ); ii++)
    {
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_ADDR, spd_addr[ii] );
        //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_SPD_CTRL, 1);
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_CTRL, 2 );

        spd_data[ii] = pBrd-&gt;RegPeekInd( trdDDR4, TRDIND_SPD_DATA );
    }

    // Byte 2
    // Проверка типа памяти (DDR4 SDRAM - 0xC) 
    spd_data[0] &amp;= 0xFF;
    if (spd_data[0] != 0xC)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Неверный тип памяти (0x%X). Ожидается 0xC\r\n&quot; ), spd_data[0] );
        throw(log_out);
    }

    // Byte 3
    // Проверка типа модуля
    spd_data[1] &amp;= 0x7;
    if (spd_data[1] != 0x3)
    {
        switch (spd_data[1])
        {
        case 0x0:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UNDEFINED\&quot;\r\n&quot; ) );
            break;
        case 0x1:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;RDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x2:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x3: //тип модуля (SO-DIMM - 0x3)
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;SODIMM\&quot;\r\n&quot; ) );
            break;
        case 0x4:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;LRDIMM\&quot;\r\n&quot; ) );
            break;
        default: break;
        }
    }

    // Byte 4
    // Total SDRAM capacity, in megabits
    U32 sdram_capacity;
    switch (spd_data[2] &amp; 0xF)
    {
    case 0:
        sdram_capacity = 256;
        break;
    case 1:
        sdram_capacity = 512;
        break;
    case 2:
        sdram_capacity = 1024;
        break;
    case 3:
        sdram_capacity = 2048;
        break;
    case 4:
        sdram_capacity = 4096;
        break;
    case 5:
        sdram_capacity = 8198;
        break;
    case 6:
        sdram_capacity = 16384;
        break;
    case 7:
        sdram_capacity = 32768;
        break;
    case 8:
        sdram_capacity = 12288; // 12Gb
        break;
    case 9:
        sdram_capacity = 24576; // 24Gb
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти, Мбит):&quot; ), sdram_capacity );

    U32 bank_addr_bits = (spd_data[2] &gt;&gt; 4) &amp; 0x3;
    bank_addr_bits += 2;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса банка):&quot; ), bank_addr_bits );

    U32 bank_group_bits = (spd_data[2] &gt;&gt; 6) &amp; 0x3;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число груп банков):&quot; ), bank_group_bits );


    // Byte 5
    U32 col_addr_bits = spd_data[3] &amp; 0x7;
    col_addr_bits += 9;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса колонки):&quot; ), col_addr_bits );

    U32 row_addr_bits = (spd_data[3] &gt;&gt; 3) &amp; 0x7;
    row_addr_bits += 12;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса строки):&quot; ), row_addr_bits );


    // Byte 12
    // Организация модуля
    U32 sdram_width;
    switch (spd_data[4] &amp; 0x7)
    {
    case 0:
        sdram_width = 4;
        break;
    case 1:
        sdram_width = 8;
        break;
    case 2:
        sdram_width = 16;
        break;
    case 3:
        sdram_width = 32;
        break;
    default:;
    }
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины памяти):&quot; ), sdram_width );

    // Number of Package Panks per DIMM
    U32 ranks = (spd_data[4] &gt;&gt; 3) &amp; 0x7;
    ranks += 1;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число ранков):&quot; ), ranks );

    // Byte 13
    // Module Memory Bus Width
    U32 primary_bus_width;
    switch (spd_data[5] &amp; 0x7)
    {
    case 0:
        primary_bus_width = 8;
        break;
    case 1:
        primary_bus_width = 16;
        break;
    case 2:
        primary_bus_width = 32;
        break;
    case 3:
        primary_bus_width = 64;
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины модуля):&quot; ), primary_bus_width );

    U32 module_capacity = (sdram_capacity / 8)*(primary_bus_width / sdram_width)*ranks;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти модуля МБайт)&quot; ), module_capacity );

    //g_SdramSize = module_capacity * 262144;

    U32 mode1 = 0;
    mode1 |= ((row_addr_bits - 8) &amp; 0x7) &lt;&lt; 2;
    mode1 |= ((col_addr_bits - 8) &amp; 0x7) &lt;&lt; 5;
    mode1 |= (ranks == 1) ? 0 : 0x100;
    mode1 |= 0x2200;

    // Разрешение инициализации памяти
    //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_MODE1, 0);
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE1, mode1 );

    // Ожидание окончания инициализации памяти DDR4
    BRDC_printf( _BRDC( &quot;\n\t%-46s\n&quot; ), _BRDC( &quot;Инициализации модуля DDR4...&quot; ) );
    int attempt;
    int attempt_max = 100;
    U32 status;

    for (attempt = 0; attempt&lt;attempt_max; attempt++)
    {
        status = pBrd-&gt;RegPeekDir( trdDDR4, TRDREG_STATUS );

        if (status &amp; 0x800)
            break;
        else
            Sleep( 100 );
    }

    if (attempt == attempt_max)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Первышен интервал ожидания инициализации модуля DDR4\r\n&quot; ) );
        throw(log_out);
    }

    if (SdramFifoMode == 1)
    {
        // Установка режима FIFO
        U32 mode2 = 0x10; // FIFO_MODE
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );
        BRDC_printf( _BRDC( &quot;\t%-46s\n&quot; ), _BRDC( &quot;Режим FIFO&quot; ) );
    }
    else
    {
        // Режим активной зоны
        U32 mode2 = 0;
        //Установка блокировки сброса входного FIFO
        //mode2 |= (SdramFifoInRstBlock == 1) ? 0x100 : 0;
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );

        U32 azbase_reg_l = SdramAzBase &amp; 0xFFFF;
        U32 azbase_reg_h = (SdramAzBase &gt;&gt; 16) &amp; 0xFFFF;

        U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
        U32 AzEnd;

        if (-1 == SdramAzSize)
        {
            AzEnd = SdramAzBase + size - 1;
        }
        else
        {
            AzEnd = SdramAzBase + SdramAzSize*(1024 / 4) - 1;
        }

        SdramAzSizeOfKb = (AzEnd + 1 - SdramAzBase) / (256);
        BRDC_printf( _BRDC( &quot;\r\nРежим с автоматическим чтением\r\n&quot; ) );
        BRDC_printf( _BRDC( &quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot; ), SdramAzBase );
        BRDC_printf( _BRDC( &quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot; ), AzEnd );
        BRDC_printf( _BRDC( &quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
&quot;</span> );</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isRemoteEnable&quot;</span>,  <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a57583001d2bd1b5feb236cc774a459f2">m_isRemoteEnable</a>, <span class="stringliteral">&quot;1 - разрешение установки соединения с удалённой ПЛИС&quot;</span> );</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isFillAfterCheck&quot;</span>,    <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a819c160c4d72a54eb7c56ae4dc7218f6">m_isFillAfterCheck</a>, <span class="stringliteral">&quot;1 - заполнение памяти после проверки&quot;</span> );</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isCheckCompletion&quot;</span>,   <span class="stringliteral">&quot;0&quot;</span>,  (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad68a7f50b86a68c97ed4c5cec5d1dc80">m_isCheckCompletion</a>, <span class="stringliteral">&quot;1 - проверка CompletionTimeout&quot;</span> );</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii++]=<a class="code" href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">STR_CFG</a>(  0, <span class="stringliteral">&quot;isSimulink&quot;</span>,  <span class="stringliteral">&quot;0&quot;</span>,    (U32*)&amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#abe6c13166936464c8d156904cd960fb1">m_isSimulink</a>, <span class="stringliteral">&quot;1 - подключение к Simulink&quot;</span> );</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;    </div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    <a class="code" href="../../d8/d01/class_t_f___work_param.html#a95d6721072cc7ef583bb235fb9e4ed28">max_item</a>=ii;</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;   {</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    <span class="keywordtype">char</span> str[1024];</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;    <span class="keywordflow">for</span>( <span class="keywordtype">int</span> ii=0; ii&lt;<a class="code" href="../../d8/d01/class_t_f___work_param.html#a95d6721072cc7ef583bb235fb9e4ed28">max_item</a>; ii++ )</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    {</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;        sprintf( str, <span class="stringliteral">&quot;%s  %s&quot;</span>, <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii].name, <a class="code" href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">array_cfg</a>[ii].def );</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;        <a class="code" href="../../d8/d01/class_t_f___work_param.html#aa1b4a4631e3278fe8437c3d9eb6cfe0a">GetParamFromStr</a>( str );</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;    }</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;   }</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;}</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">//! Расчёт параметров</span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a69d7aa2c1870f832719fb819e4e4abf1">  956</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a69d7aa2c1870f832719fb819e4e4abf1">TF_TestStrm::CalculateParams</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;{</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aa4c0ea5cd29e3dc3a7039ead1fafb29c">SizeBlockOfBytes</a> = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a11b6d63543d5d59c3d2d38a5a8f10110">SizeBlockOfWords</a> * 4;                        <span class="comment">// Размер блока в байтах</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a43fe528ec9cd0a24ad0b24e0660aa5bf">SizeBuferOfBytes</a>    = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#adaf759c8b40c5b4684952ff6a908a150">CntBlockInBuffer</a> * <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aa4c0ea5cd29e3dc3a7039ead1fafb29c">SizeBlockOfBytes</a>  ;    <span class="comment">// Размер буфера в байтах</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a968a1e2dac4347205447ea5efe71cdb0">SizeStreamOfBytes</a>   = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a38843104c4edaf50b8f286cb2ea9c860">CntBuffer</a> * <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a43fe528ec9cd0a24ad0b24e0660aa5bf">SizeBuferOfBytes</a>;             <span class="comment">// Общий размер буфера стрима</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a7005404c9bb0c1dd235ef12fc227933c">ShowParam</a>();</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;}</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment">//! Отображение параметров</span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a7005404c9bb0c1dd235ef12fc227933c">  966</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a7005404c9bb0c1dd235ef12fc227933c">TF_TestStrm::ShowParam</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;{</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;    <span class="keywordflow">if</span>( 1==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aec8cd7ee6e5cfe79a99f90fe2e905c90">isShowParam</a> )</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;    {</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;        <a class="code" href="../../d8/d01/class_t_f___work_param.html#a0ddd7e23270195ded4326615176e2592">TF_WorkParam::ShowParam</a>();</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;        BRDC_printf( _BRDC(<span class="stringliteral">&quot;Общий размер буфера стрима: %d МБ\n\n&quot;</span>), <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a968a1e2dac4347205447ea5efe71cdb0">SizeStreamOfBytes</a>/(1024*1024) );</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;    }</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#adb84f3e842db8fffe2f48118b7367b98">isWriteFile</a> )</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    {</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;        __int64 file_size = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a43fe528ec9cd0a24ad0b24e0660aa5bf">SizeBuferOfBytes</a>;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;        file_size *=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a89e09b1ace8e0dd5a200f455896a681c">FileBufferMax</a>;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;        __int64 disk_size = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a43fe528ec9cd0a24ad0b24e0660aa5bf">SizeBuferOfBytes</a>;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;        disk_size *=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a48e0c988dff9a01373f370e1fae9da27">DiskBufferMax</a>;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;        __int64 file_cnt = disk_size/file_size;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;        __int64 file_cnt_x =disk_size%file_size;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;        <span class="keywordflow">if</span>( file_cnt_x )</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;            file_cnt++;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;        file_size /=1024*1024;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;        disk_size /=1024*1024;</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;        BRDC_printf( _BRDC( <span class="stringliteral">&quot;Размер одного файла:   %10I64d МБ\n&quot;</span>), file_size );</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;        BRDC_printf( _BRDC( <span class="stringliteral">&quot;Общий размер данных:   %10I64d МБ\n&quot;</span>), disk_size );</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;        BRDC_printf( _BRDC( <span class="stringliteral">&quot;Число  файлов:   %I64d \n\n&quot;</span>), file_cnt );</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;    }</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;}</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;</div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#ab7f184373a67111161aa334df7e81ffd"> 1000</a></span>&#160;U32 <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab7f184373a67111161aa334df7e81ffd">TF_TestStrm::Execute</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;{</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a09903ea0588d6b471e51a372bf914f86">testBuf</a>.buf_check_start( 32, 64 );</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    </div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#adb84f3e842db8fffe2f48118b7367b98">isWriteFile</a> )</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#acce166d141b61992397453330ce15416">BufWriteStart</a>();</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    <span class="comment">//Sleep( 100 );</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    <span class="comment">//pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    </div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    <span class="comment">//if( 1==isFdspOutCh0 )</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment">    {</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment">        //pBrd-&gt;RegPokeInd( 8, 11, 0x17 ); // включение тестового режима FI0</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="comment">        //pBrd-&gt;RegPokeInd( 8, 11, 0x07 );</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="comment">        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment">        pBrd-&gt;RegPokeInd( 8, 0, 0x2012 );</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment">        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment">        pBrd-&gt;RegPokeInd( 8, 0, 0x2010 );</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment">        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment">        pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">    } </span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;    </div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a22e4e3d521ecd4bb8bdece997e7e61c1">isAdmCh0Start</a> )</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae0f2014830ceb56aaa69b1ef4802865f">m_pFDSP</a>-&gt;Ch0ResetFifo();</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    U32 trd=4;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;    </div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, 0, 0x2012 );</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#ab369dd47a6649629925d44759de6a002">trd</a>, 0, 0x2012 );</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 8, 0, 0x2012 );</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;    Sleep( 1 );</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, 0, 0x2010 );</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#ab369dd47a6649629925d44759de6a002">trd</a>, 0, 0x2010 );</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 8, 0, 0x2010 );</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    Sleep( 1 );</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, 0, 0x2012 );</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#ab369dd47a6649629925d44759de6a002">trd</a>, 0, 0x2012 );</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 8, 0, 0x2012 );</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;    Sleep( 1 );</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, 0, 0x2010 );</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#ab369dd47a6649629925d44759de6a002">trd</a>, 0, 0x2010 );</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 8, 0, 0x2010 );</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;    Sleep( 1 );</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment">    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2012 );</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment">    Sleep( 1 );</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment">    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment">    Sleep( 1 );</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a22e4e3d521ecd4bb8bdece997e7e61c1">isAdmCh0Start</a> )</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae0f2014830ceb56aaa69b1ef4802865f">m_pFDSP</a>-&gt;Ch0ResetFifo();</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="comment">    if( isSdram0Test )</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="comment">        Sdram0Start();</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="comment">    if( isSdram0Test )</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="comment">        Sdram1Start();</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5716f078ba8e4fe7309bc215886a8ea6">isFdsp</a> )</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    {</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;        <span class="keywordflow">if</span>( 1==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a17d55ad83d1cc2af4d666f00660576ae">SdramSource</a> )</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;        {</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 8, 0x1C, 0x02 ); <span class="comment">// разрешение анализа готовности FIFO в тетраде TRD_DDR3x</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;        <span class="comment">//  pBrd-&gt;RegPokeInd( 8, 0, 0x0020 );</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;        } <span class="keywordflow">else</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;        {</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 8, 0x1C, 0x01 ); <span class="comment">// разрешение анализа готовности FIFO в тетраде TRD_FDSP</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;        }</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;    }</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;    U32 *ptrBuf0=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;StreamGetBufByNum( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a30c0e98eb7e0c3d4a9f4af22a2dc0630">Strm</a>, 0 );</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5b077516dbce5837ccf764913b442c39">m_TimeBlockStart</a>=GetTickCount();</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;StreamStart( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a30c0e98eb7e0c3d4a9f4af22a2dc0630">Strm</a> );</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;    <span class="comment">//{</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;    <span class="comment">//  U32 mode3=pBrd-&gt;RegPeekInd( 5, 0x0B );</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;    <span class="comment">//  //mode3|=0x40;</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;    <span class="comment">//  mode3&amp;=~0x40;</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;    <span class="comment">//  pBrd-&gt;RegPokeInd( 5, 0x0B, mode3 );</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;    <span class="comment">//  BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n MODE3: 0x%.4X \n&quot;), mode3 );</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;    <span class="comment">//}</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;    <span class="comment">//Sleep(1);</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="comment">    {</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="comment">        U32 mode0 = 0x20 | m_MaskMode0;</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment">        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="comment">    }</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5716f078ba8e4fe7309bc215886a8ea6">isFdsp</a> )</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;    {</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;        <span class="keywordflow">if</span>( 1==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a17d55ad83d1cc2af4d666f00660576ae">SdramSource</a> )</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;        {</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 8, 0, 0x0020 );</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;        }</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;    }</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;    </div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a22e4e3d521ecd4bb8bdece997e7e61c1">isAdmCh0Start</a> )</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae0f2014830ceb56aaa69b1ef4802865f">m_pFDSP</a>-&gt;Ch0Enable();</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ac534bd83a0ecb9111600377458039b59">isAdmCh1Start</a> )</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae0f2014830ceb56aaa69b1ef4802865f">m_pFDSP</a>-&gt;Ch1Enable();</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;    </div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab8495046c7cf04c303d28a8c835ebcac">isTestCtrl</a> )</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;    {</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a57826f0badaaa64bb526156776e1855c">StartTestCtrl</a>();</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;    }</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab015a45b9884757f96e7db76cd04da7f">isAdmReg2</a> )</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a374dd2b3c708f952f491ba4bd989ce48">PrepareAdmReg</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab7385699a2aa58afa645d5aaf6bc02ef">fnameAdmReg2</a>, 0 );</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5716f078ba8e4fe7309bc215886a8ea6">isFdsp</a> )</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae0f2014830ceb56aaa69b1ef4802865f">m_pFDSP</a>-&gt;SetFullSpeedMode( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a99406b08dae6dcbef87fcdeb2ee7a747">isAdmCh0FullSpeed</a>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aea5c42028d90d490a4ab19badf75350e">isAdmCh1FullSpeed</a>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a336addead202ff6843f4d4695a66976e">isFdspCh0FullSpeed</a>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a641b761440f7d7ccfc2f6a6343afc73d">isFdspCh1FullSpeed</a> );</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a4aa48f5c3f23fdf700023057f208598f">isSdram0Test</a> ) </div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#abd66e1367914c7e60b78ac821c16944d">Sdram0Start</a>();</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#abc2fb6ca42dd9d891bb4820a9ba1e2c3">isSdram1Test</a> ) </div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5e87d71594291a6c3cd3faeb39d2bbec">Sdram1Start</a>();</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;    <span class="comment">//pBrd-&gt;RegPokeInd( 9, 0x10, 0x020 );</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;    <span class="comment">//pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );  </span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    </div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    <span class="comment">//if( 1==isFdspOutCh0 )</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;    {</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;        <span class="comment">/*</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="comment">        pBrd-&gt;RegPokeInd( 8, 11, 0x17 );</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment">        pBrd-&gt;RegPokeInd( 9, 0x10, 2 );</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="comment">        pBrd-&gt;RegPokeInd( 9, 0x10, 0 );</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="comment">        pBrd-&gt;RegPokeInd( 8, 11, 0x47 );</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="comment">        */</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;        <span class="comment">//pBrd-&gt;RegPokeInd( 9, 0x10, 2 );</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;        <span class="comment">//pBrd-&gt;RegPokeInd( 9, 0x10, 0 );</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;        <span class="comment">//pBrd-&gt;RegPokeInd( 9, 0x10, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС       //pBrd-&gt;RegPokeInd( 9, 0, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС

        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        //pBrd-&gt;RegPokeInd( 8, 9, 0x100 );  // запуск потока из ПЛИС ЦОС
  } 

    if( isFdspMgtReady )
    {
        pBrd-&gt;RegPokeInd( 8, 0x3E0, 0x10 );
    }

    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 1  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }

    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }

    if( isAdcPrepare )
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( 4, 0, mode0 );
    }


    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 2  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }



    flagFirstBlock=0;
    rd0.time_last=rd0.time_start=GetTickCount();

    sdram0.time_last=sdram0.time_start=rd0.time_start;
    sdram1.time_last=sdram1.time_start=rd0.time_start;
    mgt.time_last=mgt.time_start=rd0.time_start;        

    U32 current_time;
    for( ; ; )
    {
        if( Terminate )
        {
            //printf( &quot;\nTerminate=%d\n&quot;, Terminate );
            break;
        }

        ReceiveData( &amp;rd0 );
        current_time = GetTickCount();
        CalculateVelocity( &amp;sdram0, current_time, 10000, 2 );
        CalculateVelocity( &amp;sdram1, current_time, 10000, 2 );
        CalculateVelocity( &amp;mgt, current_time, 10000, 1 );

        //Sleep( 100 );
    }

    if( isWriteFile )
        BufWriteStop();

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    if( isTestCtrl )
    {
        pBrd-&gt;RegPokeInd( 1, 0x1E, 0 );
        pBrd-&gt;RegPokeInd( 1, 0x1C, 0 );
    }


    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    Sleep( 1400 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );   
    

    lc_status=4;
    Sleep( 100 );
    return 1;
}




void TF_TestStrm::ReceiveData(  ParamExchange *pr )
{
    U32 *ptr;
    U32 *ptrBlock;
    U32 mode=0;
    mode |= pr-&gt;DataType&lt;&lt;8;
    mode |= pr-&gt;DataFix&lt;&lt;7;

    int ret;
    int kk;

    //pr-&gt;BlockRd++;
    //Sleep( 10 );
    //return;

    for( kk=0; kk&lt;16; kk++ )
    {

        if( Terminate )
        {
            break;
        }

        ret=pBrd-&gt;StreamGetBuf( pr-&gt;Strm, &amp;ptr );
        if( ret )
        { // Проверка буфера стрима

            if( m_TimeBlockIndex&lt;32 )
            {
                U32 curr_time = GetTickCount();
                m_TimeBlockReceive[m_TimeBlockIndex]=curr_time;
                m_TimeBlockIndex++;
            }

            m_ptrCurrentBlock = ptr;
            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_start();

            SetEvent( m_EventCheck0Start );
            //SetEvent( m_EventCheck1Start );
            //SetEvent( m_EventCheck2Start );
            //SetEvent( m_EventCheck3Start );

            if( 0==flagFirstBlock )
            {
                currentTime=rd0.time_last=rd0.time_start=GetTickCount();
                flagFirstBlock=1;

                FILE *outFile = fopen( &quot;first_data.bin&quot;, &quot;wb&quot; );
                fwrite(  ptr, 32768, 1, outFile );
                fclose( outFile );
            }

            if( isWriteFile )
            {
                ret=BufWrite( ptr, SizeBuferOfBytes );
                if( ret )
                    Stop();
            }

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                ptrBlock=ptr+ii*SizeBlockOfWords;
                if( isIsvi )
                    IsviStep( ptrBlock );

                if( 1==isTest )
                    pr-&gt;testBuf.buf_check_psd( ptrBlock, SizeBlockOfWords );
                    //int a=0;
                else if( 2==isTest )
                    pr-&gt;testBuf.buf_check( ptrBlock, pr-&gt;BlockRd, SizeBlockOfWords, BlockMode );
                else if( 6==isTest )
                    pr-&gt;testBuf.buf_check_psd128_low( ptrBlock, SizeBlockOfWords );
                else if( 7==isTest )
                {
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 0 );
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                }
                else if( 8==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                }
                else if( 9==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                    int ret;
                    ret=pr-&gt;testBuf.buf_check_cnt256_single( ptrBlock, SizeBlockOfWords );
                    //if( ret )
                    //  this-&gt;Stop();
                }
                pr-&gt;BlockRd++;
            }

             if( (6==isTest) || (7==isTest) || (8==isTest) )
             {
                int flag1=0;
                int flag2=0;
                int flag3=0;

                Sleep(1);

                HANDLE aHandle[4] = { m_EventCheck0Result, m_EventCheck1Result, m_EventCheck2Result, m_EventCheck3Result };

                for( ; ; )
                {
                    //int ret1=WaitForSingleObject( m_EventCheck1Result, 0 );
                    //int ret2=WaitForSingleObject( m_EventCheck2Result, 0 );
                    //int ret3=WaitForSingleObject( m_EventCheck3Result, 0 );
                    ret = WaitForMultipleObjects( 1, aHandle, TRUE, 200 );
                    if( Terminate )
                    {
                        break;
                    }
                    if( (WAIT_OBJECT_0&lt;=ret) &amp;&amp; ((WAIT_OBJECT_0+3)&gt;=ret) )
                    {
                        break;
                    }
                    //Sleep(1);
                }
             }


            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_step();

            if( m_isFillAfterCheck )
            {
                U32 *dst=ptr;
                for( int ii=0; ii&lt;SizeBlockOfWords*CntBlockInBuffer; ii++ )
                {
                    *ptr++=0xBBBBBBBB;
                }
            }


            if( isAgreeMode )
            {
                //getch();
                pBrd-&gt;StreamGetBufDone( pr-&gt;Strm );
            }

            if( (isRestart&gt;=1) &amp;&amp; (pr-&gt;BlockRd==(CntBuffer*CntBlockInBuffer) ) )
            {
                Sleep( 100 );
                if( 0==SdramFifoOutRestart )
                    pr-&gt;testBuf.restart();
                if( 1==isRestart )
                 RestartAdc();
                else if( 2==isRestart )
                    RestartTrd();
                else if( 3==isRestart )
                    RestartTrdAndSdram();
            }

        } else
        {
            //Sleep( 0 );
            pr-&gt;freeCycle++;
            break;
        }
    }
    Sleep( 0 );

    
    currentTime = GetTickCount();
    if( (currentTime - pr-&gt;time_last)&gt;4000 )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*SizeBlockOfBytes/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v;

        v = 1000.0*(pr-&gt;BlockRd)*SizeBlockOfBytes/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
        pr-&gt;freeCycleZ=pr-&gt;freeCycle;
        pr-&gt;freeCycle=0;
    
    }
    //Sleep(1);
    

}



U32 TF_TestStrm::ExecuteCheck0( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck0Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck0Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck1( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck1Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck1Result );
        }

    }

    return 0;
}

U32 TF_TestStrm::ExecuteCheck2( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck2Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck2Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck3( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck3Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck3Result );
        }

    }

    return 0;
}


void TF_TestStrm::PrepareAdm( void )
{
    U32 trd=trdNo;
    U32 ii;
    U32 id, id_mod, ver;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады\n&quot;) );


    id = pBrd-&gt;RegPeekInd( trd, 0x100 );
    id_mod = pBrd-&gt;RegPeekInd( trd, 0x101 );
    ver = pBrd-&gt;RegPeekInd( trd, 0x102 );

    //pBrd-&gt;RegPokeInd( trd, 0, 0x2038 );

    BRDC_printf( _BRDC(&quot;\nТетрада %d  ID: 0x%.2X MOD: %d  VER: %d.%d \n\n&quot;),
        trd, id, id_mod, (ver&gt;&gt;8) &amp; 0xFF, ver&amp;0xFF );

    BRDC_printf( _BRDC(&quot; Сброс тетрады TRD %2d &quot;), trd );
    pBrd-&gt;RegPokeInd( trd, 0, 1 );
    for( int ii=1; ii&lt;32; ii++ )
    {
        pBrd-&gt;RegPokeInd( trd, ii, 0 );
    }
    pBrd-&gt;RegPokeInd( trd, 0, 0 );
    BRDC_printf( _BRDC(&quot; - Ok\n&quot;) );


    {
        U32 reg2F0;
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x4383 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x000 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

    }

    //if( fnameDDS )
    //  PrepareDDS();


    if( isMainTest )
        PrepareMain();


    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( isTestCtrl )
        PrepareTestCtrl();
    

    //if( isFMC )
    //  PrepereFMC();

    if( isAdcPrepare )
        PrepareAdc( m_sAdcIni );

    if( isAdmReg )
        PrepareAdmReg( fnameAdmReg, 1 );

    if( 1==isSdram )
        PrepareDDR3();

    if(2==isSdram )
        PrepareSDRAM();

    if(4 == isSdram)
        PrepareDDR4();

    if( isFdsp )
        PrepareFDSP();

    IsviStatus=0;
    IsviCnt=0;
    isIsvi=0;
    if( fnameIsvi )
    {
        IsviStatus=1;
        isIsvi=1;
    }
    /*
    pBrd-&gt;RegPokeInd( trd, 25, 3 );
    pBrd-&gt;RegPokeInd( trd, 16, 3 );
    pBrd-&gt;RegPokeInd( trd, 0x13, 0);
    pBrd-&gt;RegPokeInd( trd, 28, 0 );
    */
    //pBrd-&gt;RegPokeInd( trd, 0x1B, 0x100 );

//      pBrd-&gt;RegPokeInd( trdSdram, 0, 1 );

    //PrepareSwitch();

}




//! Подготовка MAIN
void TF_TestStrm::PrepareMain( void )
{

    BRDC_printf( _BRDC(&quot;В тетраде MAIN установлен режим формирования псевдослучайной последовательности\n&quot;) );
    pBrd-&gt;RegPokeInd( 0, 12, 1 );  // Регистр TEST_MODE[0]=1 - режим формирования псевдослучайной последовательности
    pBrd-&gt;RegPokeInd( 0, 0, 2 );   // Сброс FIFO - перевод в начальное состояние
 Sleep( 1 );
    pBrd-&gt;RegPokeInd( 0, 0, 0 );
    Sleep( 1 );
}

void TF_TestStrm::IsviStep( U32* ptr )
{
    int ii;
    if( (1==IsviStatus) || (4==IsviStatus ) )
    {
        for( ii=0; ii&lt;SizeBlockOfWords; ii++ ) bufIsvi[ii]=ptr[ii];
        IsviStatus++;
    }
}

void TF_TestStrm::WriteFlagSinc(int flg, int isNewParam)
{
    int fs = -1;
    int val[2];

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    val[0] = flg;
    val[1] = isNewParam;
    write( fs, val, 8 );
    close( fs );
}

int  TF_TestStrm::ReadFlagSinc(void)
{
    int fs = -1;
    int flg;

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    read( fs, &amp;flg, 4 );
    close( fs );

    return flg;
}

void TF_TestStrm::WriteDataFile( U32 *pBuf, U32 sizew )
{
    char fname[256];
    sprintf( fname, &quot;%s.bin&quot;, fnameIsvi );
    int     fl = sopen(fname, O_WRONLY|O_BINARY|O_CREAT|O_TRUNC, SH_DENYNO, S_IWRITE|S_IREAD);
    U32     ii;

    if( fl==-1 )
    {
        return;
    }

    
    write( fl, pBuf, sizew*4 );

    write( fl, IsviHeaderStr, IsviHeaderLen );

    close( fl );
}


U32 TF_TestStrm::ExecuteIsvi( void )
{
    for( ; ; )
    {
        if( Terminate )
        {
            break;
        }


        int ii;
        int rr;
        switch( IsviStatus )
        {
            case 2: // Подготовка суффикса
                {
                    IsviHeaderStr[0]=0;
                    /*
                    switch( IsviHeaderMode )
                    {
                        case 1:  SetFileHeaderDdc( SizeBlockOfWords, IsviHeaderStr ); break;
                        case 2:  SetFileHeaderAdc( SizeBlockOfWords, IsviHeaderStr ); break;
                    }
                    */
                    IsviHeaderLen = strlen( IsviHeaderStr );
                    WriteFlagSinc(0,0);
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0xffffffff);

                    IsviCnt++;
                    IsviStatus=3;
                }
                break;

            case 3:
                {
                  rr=ReadFlagSinc();
                  if( 0==rr )
                      IsviStatus=4;

                }
                break;

            case 4:
                // Ожидание получения данных
                Sleep( 100 );
                break;

            case 5:
                {
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0 );
                    IsviStatus=3;
                    IsviCnt++;
                }
                break;

        }

        Sleep( 100 );
    }
    IsviStatus=100;
    return 0;
}

/*
//! Подготовка DDS
void TF_TestStrm::PrepareDDS( void )
{

    if( pDds )
        delete pDds;

    pDds = new TF_TestDDS( fnameDDS );
}
*/

#define TRD_CTRL 1

#define REG_MUX_CTRL  0x0F
#define REG_GEN_CNT1  0x1A
#define REG_GEN_CNT2  0x1B
#define REG_GEN_CTRL  0x1E
#define REG_GEN_SIZE  0x1F
#define TRD_DIO_IN    6
#define TRD_CTRL      1
//#define TRD_DIO_IN
//! Подготовка TEST_CTRL

void TF_TestStrm::PrepareTestCtrl( void )
{
    U32 trd=1;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады TEST_CTRL\n&quot;) );

    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( !isFifoRdy )
        BlockMode |=0x1000;

    U32 block_mode=BlockMode;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 1 );

          //U32 mode0=pBrd-&gt;RegPeekInd( TRD_DIO_IN, 0 );
         // pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 2 );

          Sleep( 1 );

          //pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_MUX_CTRL, 1 );

          U32  val=SizeBlockOfBytes/4096;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_SIZE, val );

          if( block_mode &amp; 0x80 )
          {
            BRDC_printf( _BRDC(&quot;Используется сокращённая тестовая последовательность\r\n&quot;) );
          } else
          {
            BRDC_printf( _BRDC(&quot;Используется полная тестовая последовательность\r\n&quot;) );
          }


          if( Cnt1 || Cnt2 )
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, Cnt1 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, Cnt2 );
            float sp=1907.348632812 * (Cnt1-1)/(Cnt1+Cnt2-2);
            BRDC_printf( _BRDC(&quot;Установлено ограничение скорости формирования потока:  %6.1f МБайт/с \r\nREG_CNT1=%d  REGH_CNT2=%d   \r\n&quot;), sp, Cnt1, Cnt2 );
            if( block_mode&amp;0x1000 )
            {
             BRDC_printf( _BRDC(&quot;Установлен режим без ожидания готовности FIFO\r\n\r\n&quot;) );
            } else
            {
             BRDC_printf( _BRDC(&quot;Установлено ожидание готовности FIFO \r\n\r\n&quot;)        );
            }
          }  else
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, 0 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, 0 );
            BRDC_printf( _BRDC(&quot;Установлено формирование потока на максимальной скорости: 1907 МБайт/с \r\nУстановлено ожидание готовности FIFO \r\n\r\n&quot;)        );
          }


}

//! Запуск TestCtrl
void TF_TestStrm::StartTestCtrl( void )
{

          U32 ctrl=0x20;
          ctrl|=BlockMode;
          if( Cnt1 || Cnt2 )
           ctrl|=0x40;

          if( !isFifoRdy )
              ctrl |=0x1000;
        //  ctrl&amp;= ~0x1000;
         //BRDC_printf( &quot;TEST_CTRL: REG_GEN_CTRL = 0x%.4X \r\n&quot;, ctrl );
                
         pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, ctrl );  // Запуск DIO_IN

         //U32 mode0=pBrd-&gt;RegPeekInd( 6, 0 );  
         //mode0 |=0x30;
         //pBrd-&gt;RegPokeInd( 6, 0, mode0 );     // Запуск DIO_IN


}

//! Подготовка SDRAM
void TF_TestStrm::PrepareSDRAM( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={3, 4, 5, 17, 18, 36, 40, 42, 30, 13};
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    U32     DDR2_trdNo = 5;

    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 

    //----------- Reading SPD data ---------------------------------------------
    //{
    //  U32 Bytes_Num;
    //  U32 val;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, 0);
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //  Bytes_Num=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  Bytes_Num&amp;=0xFF;
    //  for(ii=0;ii&lt;Bytes_Num;ii++)
    //  {
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii);
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //      val=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //      BRDC_printf(&quot;Byte %03d: - 0x%02X\n&quot;, ii, val &amp; 0xFF);
    //  }
    //}


    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    }
    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 mode1=0;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
                    columns=spd_data[1] &amp; 0xFF; // Num of columns
                    columns=(columns-8) &amp; 7;
                    rows=spd_data[0] &amp; 0xFF; // Num of Rows
                    rows=(rows-8) &amp; 7;
                    {
                            U32 bank_width;
        
                            if ((spd_data[3] &amp; 0xFF)==4)
                                    bank_width = 2;
                            else
                                    bank_width = 3;
        
                            bank_width &amp;= 0xFF; // Num of Banks
                            banks=(bank_width==2) ? 0 : 1;
                    }
        
                    ranks=spd_data[2] &amp; 0x3; // Num of Ranks
                    ranks=(ranks==0) ? 0 : 1;

                    mode1=(rows&lt;&lt;2) | (columns&lt;&lt;5) | (ranks&lt;&lt;8) | (banks&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         BRDC_printf(_BRDC(&quot;COLUMNS :\t\t%d;\nROWS    :\t\t%d;\nBANKS   :\t\t%d;\nRANKS   :\t\t%d;\n&quot;),
            spd_data[1] &amp; 0xFF, spd_data[0] &amp; 0xFF, spd_data[3] &amp; 0xFF, (spd_data[2] &amp; 0x3)+1);
        
         BRDC_printf(_BRDC(&quot;MODE1 :\t\t0x%X\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    {
        U32 CAS_latency;
        float Twr;
        U32 Twr_value;
        U32 latency_reg;

        if (spd_data[4] &amp; 0x8)
            CAS_latency = 3;
        else if (spd_data[4] &amp; 0x10)
            CAS_latency = 4;
        else if (spd_data[4] &amp; 0x20)
            CAS_latency = 5;
        else if (spd_data[4] &amp; 0x40)
            CAS_latency = 6;
        else
             BRDC_printf( _BRDC(&quot;ERROR!: Неверное значение СAS\r\n&quot;));

        Twr = ((spd_data[5] &amp; 0xFF) &gt;&gt; 2) + ((spd_data[5] &amp; 0x3) * 0.25);
//      Twr_value = (U32)ceil(Twr * 0.250);
//      latency_reg = (Twr_value&lt;&lt;4) | CAS_latency;
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_LATENCY_REG, latency_reg);    // CONF_REG
         BRDC_printf(_BRDC(&quot;Twr=%f ns\n&quot;), Twr);
    }

    

    //----------------------------------------------------------------------------
    {
        U32 CAS_latency;
        float Trfc;
        U32 Subfield_A;
        U32 Subfield_B;
        U32 Trfc_value;

        Subfield_A=spd_data[6] &amp; 1;
        Subfield_B=(spd_data[6] &gt;&gt; 1) &amp; 7;

        Trfc=256*Subfield_A;
        switch (Subfield_B)
        {
        case 0 :
            Trfc+=0.0;
            break;
        case 1 :
            Trfc+=0.25;
            break;
        case 2 :
            Trfc+=0.33;
            break;
        case 3 :
            Trfc+=0.5;
            break;
        case 4 :
            Trfc+=0.66;
            break;
        case 5 :
            Trfc+=0.75;
            break;

        default:
            ;
        }
        Trfc+=spd_data[7] &amp; 0xFF;

//      Trfc_value = (U32)ceil(Trfc * 0.250);
         BRDC_printf(_BRDC(&quot;Trfc=%f ns\n&quot;), Trfc);
    }

    //----------------------------------------------------------------------------
    {
        U32 Tras=spd_data[8] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Tras=%d ns\n&quot;), Tras);
    }
    //----------------------------------------------------------------------------
    {
        U32 prim_width=spd_data[9] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Primary SDRAM width x%d \n&quot;), prim_width);
    }
    ///----------------------------------------------------------------------------

    //return;
    
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
        

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x0);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x1);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0x100C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0x140C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0x300C);

    //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0x0300);


        /*
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x3);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x0);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x10, 0x3); // CHAN 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x13, 0x81);    // FSRC 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x14, 0x0); // FDVR 
        */

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
    



    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
    {
        U32 status;
        U32 loop=0;
        do
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;
            
            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 300 ); loop++;
        }while( !(status &amp; 0x800));
    }
     BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
    {
        U32 DDR2_mode0;
        DDR2_mode0=pBrd-&gt;RegPeekInd( DDR2_trdNo, TRDIND_MODE0);
        DDR2_mode0|=0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO
        DDR2_mode0&amp;=~0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO


        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 2 );  // Сброс FIFO
        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 0 );  // Сброс FIFO

    //return;

        DDR2_mode0|=0x0030;
        //DDR2_mode0|=0x0010;
        BRDC_printf( _BRDC(&quot;DDR_mode0: %.4X \n&quot;), DDR2_mode0 );

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  

        //pBrd-&gt;RegPokeInd( DDR2_trdNo, 0, 0x2038 );  // Запуск DIO_IN
        //pBrd-&gt;RegPokeInd(ADC_trdNo, TRDIND_MODE1, 0x80);  // Переключение тетрады ADC на тестовую последовательность 
    }


}

//! Подготовка DDR3
void TF_TestStrm::PrepareDDR3( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={ 4, 5, 7, 8, 10, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 26, 27, 28, 29 };
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    //U32       DDR2_trdNo = 5;
    U32     DDR2_trdNo = this-&gt;trdNo;

    //BRDC_printf( _BRDC( &quot;\nТетрада памяти: %d   &quot;), DDR2_trdNo );

    // Проверка идентификатора тетрады 
    {
        U32 trdId = pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x100 );
        if( (0x9B == trdId) || (0x8F==trdId) )
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Ok\n\n&quot;), trdId );
        } else
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Error\n\n&quot;), trdId );
            throw( _BRDC( &quot;Тетрада TRD_DDR3x не обнаружена&quot;));
        }
    }


    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 



    
    ////for( ii=0; ii&lt;16; ii++ )
    //int xx=0;
    //for( ii=4; ;  )
    //{
    //  U32 adr=3;
    //  U32 data;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii );
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2 );

    //  data=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  //printf( &quot;%5d 0x%.2X  \n&quot;, ii, data );
    //  printf( &quot;%5d 0x%.2X  \r&quot;, xx, data ); xx++;
    //  Sleep( 100 );
    //}
    //

    U32 status;
    //for( ; ; )
    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2);
        /*
        for( ; ; )
        {
            status = pBrd-&gt;RegPeekDir( DDR2_trdNo, 0 );
            if( status &amp; 1 )
                break;
            Sleep( 2 );

        }
        */
        
        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
        printf( &quot;%d SPD[%d] = 0x%.2X  %d \n&quot;, ii, spd_addr[ii], spd_data[ii], spd_data[ii] );
    }

    // Проверка наличия SPD или имитатора SPD
    {
        if( (0xFF==spd_data[0]) || (0xFF==spd_data[1]) || (0xFF==spd_data[2]) )
        {
            throw( _BRDC( &quot;Память не установлена") );
        }

    }

        U32 mode1=0;

    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
        U32 size;
        U32 primary_bus;
        U32 sdram_widht;

        switch( (spd_data[0]&gt;&gt;4) &amp; 0x7 )
        {
            case 0: banks = 3; break;
            case 1: banks = 4; break;
            case 2: banks = 5; break;
            case 3: banks = 6; break;
            default: banks=0; break;
        }
        
        switch(spd_data[0] &amp; 0xF )
        {
            case 0: size=256; break;
            case 1: size=512; break;
            case 2: size=1024; break;
            case 3: size=2048; break;
            case 4: size=4096; break;
            case 5: size=8192; break;
            case 6: size=16384; break;
            default: size=0;

        }

        switch( (spd_data[1]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: rows=12; break;
            case 1: rows=13; break;
            case 2: rows=14; break;
            case 3: rows=15; break;
            case 4: rows=16; break;
            default: rows=0; break;
        }
    
        switch( (spd_data[1] &amp; 0x7 ) )
        {
            case 0: columns=9; break;
            case 1: columns=10; break;
            case 2: columns=11; break;
            case 3: columns=12; break;
            default: columns=0; break;
        }
    
    
        switch( (spd_data[2]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: ranks=1; break;
            case 1: ranks=2; break;
            case 2: ranks=3; break;
            case 3: ranks=4; break;
            default: ranks=0; break;
        }
        
        switch( (spd_data[2]) &amp; 0x7 )
        {
            case 0: sdram_widht=4; break;
            case 1: sdram_widht=8; break;
            case 2: sdram_widht=16; break;
            case 3: sdram_widht=32; break;
            default: ranks=0; break;
        }
        switch( (spd_data[3]) &amp; 0x7 )
        {
            case 0: primary_bus=8; break;
            case 1: primary_bus=16; break;
            case 2: primary_bus=32; break;
            case 3: primary_bus=64; break;
            default: primary_bus=0; break;
        }

                    mode1=((rows-8)&lt;&lt;2)&amp;0x1C;
                    mode1|= ((columns-8)&lt;&lt;5) &amp; 0xE0;
                    mode1|= ((ranks-1)&lt;&lt;8) ;
                    mode1|= (1&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         U32 total_size=size/8*primary_bus/sdram_widht*ranks;
         BRDC_printf(_BRDC(&quot;\nCOLUMNS \t\t%d\nROWS    \t\t%d\nBANKS   \t\t%d\nRANKS   \t\t%d\nSDRAM SIZE   \t\t%d \nSDRAM WITH \t\t%d\nPRIMARY BUS \t\t%d\nTOTAL SIZE \t\t%d [MB]\n&quot;),
                columns, rows, banks, ranks, size, sdram_widht, primary_bus, total_size );


        
         BRDC_printf(_BRDC(&quot;\nMODE1 :\t\t0x%X\n\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    



        {
            U32 mode3=0;
            if( SdramSource )
                mode3|=1;
            if( SdramFullSpeed )
                mode3|=0x20;

            if( SdramFifoOutRestart )
                mode3|=0x100;

            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    // управление источником и режимом полной скорости
        }

        
        pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0C, SdramTestSequence  );   // 0x100 - включение тестового режима





    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
     for( int kk=0; ; kk++ )
    {
        U32 status;
        U32 loop=0;
        int flag_init=0;
        for( int jj=0; jj&lt;8; jj++ )
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;

            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 200 ); loop++;

            // Проверка чтения регистра STATUS
            {
                if( 0xFFFF == status )
                {
                    BRDC_printf( _BRDC(&quot;\n\n&quot;)); 
                    throw( _BRDC( &quot;STATUS=0xFFFF - Ошибка чтения регистра STATUS&quot;));
                }
            }

            if( status &amp; 0x800) 
            {
                flag_init=1;
                break;
            }
        }
        
        if( 1==flag_init )
        {
         BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
         break;
        } else
        {
            //throw( _BRDC(&quot;Не удалось инициализировать DDR память&quot;) );
            BRDC_printf( _BRDC(&quot;Restart: %kk                  \r&quot;), kk );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; ~0x20000 );  // CONF_REG
            Sleep( 400 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; 0x20000 );   // CONF_REG
        }
    }
    {




        if( 1==SdramFifoMode )
        { // Режим FIFO 
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

            //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x14 ); // Режим FIFO
            BRDC_printf( _BRDC(&quot;\r\nРежим FIFO\r\n&quot;)  );
        } else
        { // Режим с автоматическим чтением

            // Начало активной зоны
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, SdramAzBase &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, SdramAzBase &gt;&gt; 16 );

            U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
            U32 AzEnd;

            if( -1==SdramAzSize ) 
            {
                AzEnd= SdramAzBase + size - 1;
            } else
            {
                AzEnd= SdramAzBase + SdramAzSize*(1024/4) - 1;
            }

            SdramAzSizeOfKb = (AzEnd+1-SdramAzBase)/(256);
            BRDC_printf( _BRDC(&quot;\r\nРежим с автоматическим чтением\r\n&quot;)  );
            BRDC_printf( _BRDC(&quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot;), SdramAzBase  );
            BRDC_printf( _BRDC(&quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot;), AzEnd  );
            BRDC_printf( _BRDC(&quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot;), SdramAzSizeOfKb/1024, SdramAzSize );
            
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, AzEnd &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, AzEnd &gt;&gt; 16 );

        }
    

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 2 );  // Сброс FIFO

        if( SdramFifoOutRestart )
        {
            U32 mode3=0;
            mode3=pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x0B );    
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 | 0x200 );    // сброс входного FIFO
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    
        }

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 0 );  

    }


}


//! 
#define TRDIND_ID 0x100
#define TRDIND_INSTNUM 0x107
#define TRD_DDR4_ID 0xE7

int TF_TestStrm::PrepareDDR4( void )
{
    BRDCHAR log_out[1024];
    //int ret;

    U32 ii;
    U32 trdId;
    U32 trdInst;

    U32     spd_addr[] = { 2, 3, 4, 5, 12, 13 };
    U32     spd_data[sizeof( spd_addr ) / sizeof( U32 )];
    U32     confreg;

    ////Поиск тетрады TRD_DDR4
    //for (ii = 1; ii&lt;8; ii++)
    //{
    //  trdId = pBrd-&gt;RegPeekInd( ii, TRDIND_ID );
    //  if (trdId == TRD_DDR4_ID)
    //  {
    //      trdInst = pBrd-&gt;RegPeekInd( ii, TRDIND_INSTNUM );
    //      if (trdInst == m_SdramInst)
    //      {
    //          trdDDR4 = ii;
    //          break;
    //      }
    //  }
    //}

    //if (trdDDR4 == 0)
    //{
    //  BRDC_printf( _BRDC( &quot;ERROR : Тетрада DDR4 не нейдена \n&quot; ) );
    //  return -1;
    //}
    //else
    //  BRDC_printf( _BRDC( &quot;Номер тетрада DDR4 : %d\n&quot; ), trdDDR4 );

    U32 trdDDR4 = this-&gt;trdNo;

    // Сброс тетрады 
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 1 );
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 0 );

    //Чтение данных ПЗУ SPD

    for (ii = 0; ii&lt;sizeof( spd_addr ) / sizeof( U32 ); ii++)
    {
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_ADDR, spd_addr[ii] );
        //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_SPD_CTRL, 1);
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_CTRL, 2 );

        spd_data[ii] = pBrd-&gt;RegPeekInd( trdDDR4, TRDIND_SPD_DATA );
    }

    // Byte 2
    // Проверка типа памяти (DDR4 SDRAM - 0xC) 
    spd_data[0] &amp;= 0xFF;
    if (spd_data[0] != 0xC)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Неверный тип памяти (0x%X). Ожидается 0xC\r\n&quot; ), spd_data[0] );
        throw(log_out);
    }

    // Byte 3
    // Проверка типа модуля
    spd_data[1] &amp;= 0x7;
    if (spd_data[1] != 0x3)
    {
        switch (spd_data[1])
        {
        case 0x0:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UNDEFINED\&quot;\r\n&quot; ) );
            break;
        case 0x1:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;RDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x2:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x3: //тип модуля (SO-DIMM - 0x3)
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;SODIMM\&quot;\r\n&quot; ) );
            break;
        case 0x4:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;LRDIMM\&quot;\r\n&quot; ) );
            break;
        default: break;
        }
    }

    // Byte 4
    // Total SDRAM capacity, in megabits
    U32 sdram_capacity;
    switch (spd_data[2] &amp; 0xF)
    {
    case 0:
        sdram_capacity = 256;
        break;
    case 1:
        sdram_capacity = 512;
        break;
    case 2:
        sdram_capacity = 1024;
        break;
    case 3:
        sdram_capacity = 2048;
        break;
    case 4:
        sdram_capacity = 4096;
        break;
    case 5:
        sdram_capacity = 8198;
        break;
    case 6:
        sdram_capacity = 16384;
        break;
    case 7:
        sdram_capacity = 32768;
        break;
    case 8:
        sdram_capacity = 12288; // 12Gb
        break;
    case 9:
        sdram_capacity = 24576; // 24Gb
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти, Мбит):&quot; ), sdram_capacity );

    U32 bank_addr_bits = (spd_data[2] &gt;&gt; 4) &amp; 0x3;
    bank_addr_bits += 2;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса банка):&quot; ), bank_addr_bits );

    U32 bank_group_bits = (spd_data[2] &gt;&gt; 6) &amp; 0x3;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число груп банков):&quot; ), bank_group_bits );


    // Byte 5
    U32 col_addr_bits = spd_data[3] &amp; 0x7;
    col_addr_bits += 9;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса колонки):&quot; ), col_addr_bits );

    U32 row_addr_bits = (spd_data[3] &gt;&gt; 3) &amp; 0x7;
    row_addr_bits += 12;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса строки):&quot; ), row_addr_bits );


    // Byte 12
    // Организация модуля
    U32 sdram_width;
    switch (spd_data[4] &amp; 0x7)
    {
    case 0:
        sdram_width = 4;
        break;
    case 1:
        sdram_width = 8;
        break;
    case 2:
        sdram_width = 16;
        break;
    case 3:
        sdram_width = 32;
        break;
    default:;
    }
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины памяти):&quot; ), sdram_width );

    // Number of Package Panks per DIMM
    U32 ranks = (spd_data[4] &gt;&gt; 3) &amp; 0x7;
    ranks += 1;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число ранков):&quot; ), ranks );

    // Byte 13
    // Module Memory Bus Width
    U32 primary_bus_width;
    switch (spd_data[5] &amp; 0x7)
    {
    case 0:
        primary_bus_width = 8;
        break;
    case 1:
        primary_bus_width = 16;
        break;
    case 2:
        primary_bus_width = 32;
        break;
    case 3:
        primary_bus_width = 64;
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины модуля):&quot; ), primary_bus_width );

    U32 module_capacity = (sdram_capacity / 8)*(primary_bus_width / sdram_width)*ranks;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти модуля МБайт)&quot; ), module_capacity );

    //g_SdramSize = module_capacity * 262144;

    U32 mode1 = 0;
    mode1 |= ((row_addr_bits - 8) &amp; 0x7) &lt;&lt; 2;
    mode1 |= ((col_addr_bits - 8) &amp; 0x7) &lt;&lt; 5;
    mode1 |= (ranks == 1) ? 0 : 0x100;
    mode1 |= 0x2200;

    // Разрешение инициализации памяти
    //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_MODE1, 0);
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE1, mode1 );

    // Ожидание окончания инициализации памяти DDR4
    BRDC_printf( _BRDC( &quot;\n\t%-46s\n&quot; ), _BRDC( &quot;Инициализации модуля DDR4...&quot; ) );
    int attempt;
    int attempt_max = 100;
    U32 status;

    for (attempt = 0; attempt&lt;attempt_max; attempt++)
    {
        status = pBrd-&gt;RegPeekDir( trdDDR4, TRDREG_STATUS );

        if (status &amp; 0x800)
            break;
        else
            Sleep( 100 );
    }

    if (attempt == attempt_max)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Первышен интервал ожидания инициализации модуля DDR4\r\n&quot; ) );
        throw(log_out);
    }

    if (SdramFifoMode == 1)
    {
        // Установка режима FIFO
        U32 mode2 = 0x10; // FIFO_MODE
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );
        BRDC_printf( _BRDC( &quot;\t%-46s\n&quot; ), _BRDC( &quot;Режим FIFO&quot; ) );
    }
    else
    {
        // Режим активной зоны
        U32 mode2 = 0;
        //Установка блокировки сброса входного FIFO
        //mode2 |= (SdramFifoInRstBlock == 1) ? 0x100 : 0;
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );

        U32 azbase_reg_l = SdramAzBase &amp; 0xFFFF;
        U32 azbase_reg_h = (SdramAzBase &gt;&gt; 16) &amp; 0xFFFF;

        U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
        U32 AzEnd;

        if (-1 == SdramAzSize)
        {
            AzEnd = SdramAzBase + size - 1;
        }
        else
        {
            AzEnd = SdramAzBase + SdramAzSize*(1024 / 4) - 1;
        }

        SdramAzSizeOfKb = (AzEnd + 1 - SdramAzBase) / (256);
        BRDC_printf( _BRDC( &quot;\r\nРежим с автоматическим чтением\r\n&quot; ) );
        BRDC_printf( _BRDC( &quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot; ), SdramAzBase );
        BRDC_printf( _BRDC( &quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot; ), AzEnd );
        BRDC_printf( _BRDC( &quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;        <span class="comment">//pBrd-&gt;RegPokeInd( 9, 0, 0x20 );  // запуск потока FDSP_OUT -&gt; ПЛИС ЦОС 
        //pBrd-&gt;RegPokeInd( 8, 11, 0x47 );
        //pBrd-&gt;RegPokeInd( 8, 9, 0x100 );  // запуск потока из ПЛИС ЦОС
  } 

    if( isFdspMgtReady )
    {
        pBrd-&gt;RegPokeInd( 8, 0x3E0, 0x10 );
    }

    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 1  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }

    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }

    if( isAdcPrepare )
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( 4, 0, mode0 );
    }


    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 2  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }



    flagFirstBlock=0;
    rd0.time_last=rd0.time_start=GetTickCount();

    sdram0.time_last=sdram0.time_start=rd0.time_start;
    sdram1.time_last=sdram1.time_start=rd0.time_start;
    mgt.time_last=mgt.time_start=rd0.time_start;        

    U32 current_time;
    for( ; ; )
    {
        if( Terminate )
        {
            //printf( &quot;\nTerminate=%d\n&quot;, Terminate );
            break;
        }

        ReceiveData( &amp;rd0 );
        current_time = GetTickCount();
        CalculateVelocity( &amp;sdram0, current_time, 10000, 2 );
        CalculateVelocity( &amp;sdram1, current_time, 10000, 2 );
        CalculateVelocity( &amp;mgt, current_time, 10000, 1 );

        //Sleep( 100 );
    }

    if( isWriteFile )
        BufWriteStop();

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    if( isTestCtrl )
    {
        pBrd-&gt;RegPokeInd( 1, 0x1E, 0 );
        pBrd-&gt;RegPokeInd( 1, 0x1C, 0 );
    }


    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    Sleep( 1400 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );   
    

    lc_status=4;
    Sleep( 100 );
    return 1;
}




void TF_TestStrm::ReceiveData(  ParamExchange *pr )
{
    U32 *ptr;
    U32 *ptrBlock;
    U32 mode=0;
    mode |= pr-&gt;DataType&lt;&lt;8;
    mode |= pr-&gt;DataFix&lt;&lt;7;

    int ret;
    int kk;

    //pr-&gt;BlockRd++;
    //Sleep( 10 );
    //return;

    for( kk=0; kk&lt;16; kk++ )
    {

        if( Terminate )
        {
            break;
        }

        ret=pBrd-&gt;StreamGetBuf( pr-&gt;Strm, &amp;ptr );
        if( ret )
        { // Проверка буфера стрима

            if( m_TimeBlockIndex&lt;32 )
            {
                U32 curr_time = GetTickCount();
                m_TimeBlockReceive[m_TimeBlockIndex]=curr_time;
                m_TimeBlockIndex++;
            }

            m_ptrCurrentBlock = ptr;
            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_start();

            SetEvent( m_EventCheck0Start );
            //SetEvent( m_EventCheck1Start );
            //SetEvent( m_EventCheck2Start );
            //SetEvent( m_EventCheck3Start );

            if( 0==flagFirstBlock )
            {
                currentTime=rd0.time_last=rd0.time_start=GetTickCount();
                flagFirstBlock=1;

                FILE *outFile = fopen( &quot;first_data.bin&quot;, &quot;wb&quot; );
                fwrite(  ptr, 32768, 1, outFile );
                fclose( outFile );
            }

            if( isWriteFile )
            {
                ret=BufWrite( ptr, SizeBuferOfBytes );
                if( ret )
                    Stop();
            }

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                ptrBlock=ptr+ii*SizeBlockOfWords;
                if( isIsvi )
                    IsviStep( ptrBlock );

                if( 1==isTest )
                    pr-&gt;testBuf.buf_check_psd( ptrBlock, SizeBlockOfWords );
                    //int a=0;
                else if( 2==isTest )
                    pr-&gt;testBuf.buf_check( ptrBlock, pr-&gt;BlockRd, SizeBlockOfWords, BlockMode );
                else if( 6==isTest )
                    pr-&gt;testBuf.buf_check_psd128_low( ptrBlock, SizeBlockOfWords );
                else if( 7==isTest )
                {
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 0 );
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                }
                else if( 8==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                }
                else if( 9==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                    int ret;
                    ret=pr-&gt;testBuf.buf_check_cnt256_single( ptrBlock, SizeBlockOfWords );
                    //if( ret )
                    //  this-&gt;Stop();
                }
                pr-&gt;BlockRd++;
            }

             if( (6==isTest) || (7==isTest) || (8==isTest) )
             {
                int flag1=0;
                int flag2=0;
                int flag3=0;

                Sleep(1);

                HANDLE aHandle[4] = { m_EventCheck0Result, m_EventCheck1Result, m_EventCheck2Result, m_EventCheck3Result };

                for( ; ; )
                {
                    //int ret1=WaitForSingleObject( m_EventCheck1Result, 0 );
                    //int ret2=WaitForSingleObject( m_EventCheck2Result, 0 );
                    //int ret3=WaitForSingleObject( m_EventCheck3Result, 0 );
                    ret = WaitForMultipleObjects( 1, aHandle, TRUE, 200 );
                    if( Terminate )
                    {
                        break;
                    }
                    if( (WAIT_OBJECT_0&lt;=ret) &amp;&amp; ((WAIT_OBJECT_0+3)&gt;=ret) )
                    {
                        break;
                    }
                    //Sleep(1);
                }
             }


            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_step();

            if( m_isFillAfterCheck )
            {
                U32 *dst=ptr;
                for( int ii=0; ii&lt;SizeBlockOfWords*CntBlockInBuffer; ii++ )
                {
                    *ptr++=0xBBBBBBBB;
                }
            }


            if( isAgreeMode )
            {
                //getch();
                pBrd-&gt;StreamGetBufDone( pr-&gt;Strm );
            }

            if( (isRestart&gt;=1) &amp;&amp; (pr-&gt;BlockRd==(CntBuffer*CntBlockInBuffer) ) )
            {
                Sleep( 100 );
                if( 0==SdramFifoOutRestart )
                    pr-&gt;testBuf.restart();
                if( 1==isRestart )
                 RestartAdc();
                else if( 2==isRestart )
                    RestartTrd();
                else if( 3==isRestart )
                    RestartTrdAndSdram();
            }

        } else
        {
            //Sleep( 0 );
            pr-&gt;freeCycle++;
            break;
        }
    }
    Sleep( 0 );

    
    currentTime = GetTickCount();
    if( (currentTime - pr-&gt;time_last)&gt;4000 )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*SizeBlockOfBytes/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v;

        v = 1000.0*(pr-&gt;BlockRd)*SizeBlockOfBytes/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
        pr-&gt;freeCycleZ=pr-&gt;freeCycle;
        pr-&gt;freeCycle=0;
    
    }
    //Sleep(1);
    

}



U32 TF_TestStrm::ExecuteCheck0( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck0Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck0Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck1( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck1Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck1Result );
        }

    }

    return 0;
}

U32 TF_TestStrm::ExecuteCheck2( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck2Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck2Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck3( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck3Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck3Result );
        }

    }

    return 0;
}


void TF_TestStrm::PrepareAdm( void )
{
    U32 trd=trdNo;
    U32 ii;
    U32 id, id_mod, ver;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады\n&quot;) );


    id = pBrd-&gt;RegPeekInd( trd, 0x100 );
    id_mod = pBrd-&gt;RegPeekInd( trd, 0x101 );
    ver = pBrd-&gt;RegPeekInd( trd, 0x102 );

    //pBrd-&gt;RegPokeInd( trd, 0, 0x2038 );

    BRDC_printf( _BRDC(&quot;\nТетрада %d  ID: 0x%.2X MOD: %d  VER: %d.%d \n\n&quot;),
        trd, id, id_mod, (ver&gt;&gt;8) &amp; 0xFF, ver&amp;0xFF );

    BRDC_printf( _BRDC(&quot; Сброс тетрады TRD %2d &quot;), trd );
    pBrd-&gt;RegPokeInd( trd, 0, 1 );
    for( int ii=1; ii&lt;32; ii++ )
    {
        pBrd-&gt;RegPokeInd( trd, ii, 0 );
    }
    pBrd-&gt;RegPokeInd( trd, 0, 0 );
    BRDC_printf( _BRDC(&quot; - Ok\n&quot;) );


    {
        U32 reg2F0;
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x4383 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x000 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

    }

    //if( fnameDDS )
    //  PrepareDDS();


    if( isMainTest )
        PrepareMain();


    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( isTestCtrl )
        PrepareTestCtrl();
    

    //if( isFMC )
    //  PrepereFMC();

    if( isAdcPrepare )
        PrepareAdc( m_sAdcIni );

    if( isAdmReg )
        PrepareAdmReg( fnameAdmReg, 1 );

    if( 1==isSdram )
        PrepareDDR3();

    if(2==isSdram )
        PrepareSDRAM();

    if(4 == isSdram)
        PrepareDDR4();

    if( isFdsp )
        PrepareFDSP();

    IsviStatus=0;
    IsviCnt=0;
    isIsvi=0;
    if( fnameIsvi )
    {
        IsviStatus=1;
        isIsvi=1;
    }
    /*
    pBrd-&gt;RegPokeInd( trd, 25, 3 );
    pBrd-&gt;RegPokeInd( trd, 16, 3 );
    pBrd-&gt;RegPokeInd( trd, 0x13, 0);
    pBrd-&gt;RegPokeInd( trd, 28, 0 );
    */
    //pBrd-&gt;RegPokeInd( trd, 0x1B, 0x100 );

//      pBrd-&gt;RegPokeInd( trdSdram, 0, 1 );

    //PrepareSwitch();

}




//! Подготовка MAIN
void TF_TestStrm::PrepareMain( void )
{

    BRDC_printf( _BRDC(&quot;В тетраде MAIN установлен режим формирования псевдослучайной последовательности\n&quot;) );
    pBrd-&gt;RegPokeInd( 0, 12, 1 );  // Регистр TEST_MODE[0]=1 - режим формирования псевдослучайной последовательности
    pBrd-&gt;RegPokeInd( 0, 0, 2 );   // Сброс FIFO - перевод в начальное состояние
 Sleep( 1 );
    pBrd-&gt;RegPokeInd( 0, 0, 0 );
    Sleep( 1 );
}

void TF_TestStrm::IsviStep( U32* ptr )
{
    int ii;
    if( (1==IsviStatus) || (4==IsviStatus ) )
    {
        for( ii=0; ii&lt;SizeBlockOfWords; ii++ ) bufIsvi[ii]=ptr[ii];
        IsviStatus++;
    }
}

void TF_TestStrm::WriteFlagSinc(int flg, int isNewParam)
{
    int fs = -1;
    int val[2];

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    val[0] = flg;
    val[1] = isNewParam;
    write( fs, val, 8 );
    close( fs );
}

int  TF_TestStrm::ReadFlagSinc(void)
{
    int fs = -1;
    int flg;

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    read( fs, &amp;flg, 4 );
    close( fs );

    return flg;
}

void TF_TestStrm::WriteDataFile( U32 *pBuf, U32 sizew )
{
    char fname[256];
    sprintf( fname, &quot;%s.bin&quot;, fnameIsvi );
    int     fl = sopen(fname, O_WRONLY|O_BINARY|O_CREAT|O_TRUNC, SH_DENYNO, S_IWRITE|S_IREAD);
    U32     ii;

    if( fl==-1 )
    {
        return;
    }

    
    write( fl, pBuf, sizew*4 );

    write( fl, IsviHeaderStr, IsviHeaderLen );

    close( fl );
}


U32 TF_TestStrm::ExecuteIsvi( void )
{
    for( ; ; )
    {
        if( Terminate )
        {
            break;
        }


        int ii;
        int rr;
        switch( IsviStatus )
        {
            case 2: // Подготовка суффикса
                {
                    IsviHeaderStr[0]=0;
                    /*
                    switch( IsviHeaderMode )
                    {
                        case 1:  SetFileHeaderDdc( SizeBlockOfWords, IsviHeaderStr ); break;
                        case 2:  SetFileHeaderAdc( SizeBlockOfWords, IsviHeaderStr ); break;
                    }
                    */
                    IsviHeaderLen = strlen( IsviHeaderStr );
                    WriteFlagSinc(0,0);
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0xffffffff);

                    IsviCnt++;
                    IsviStatus=3;
                }
                break;

            case 3:
                {
                  rr=ReadFlagSinc();
                  if( 0==rr )
                      IsviStatus=4;

                }
                break;

            case 4:
                // Ожидание получения данных
                Sleep( 100 );
                break;

            case 5:
                {
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0 );
                    IsviStatus=3;
                    IsviCnt++;
                }
                break;

        }

        Sleep( 100 );
    }
    IsviStatus=100;
    return 0;
}

/*
//! Подготовка DDS
void TF_TestStrm::PrepareDDS( void )
{

    if( pDds )
        delete pDds;

    pDds = new TF_TestDDS( fnameDDS );
}
*/

#define TRD_CTRL 1

#define REG_MUX_CTRL  0x0F
#define REG_GEN_CNT1  0x1A
#define REG_GEN_CNT2  0x1B
#define REG_GEN_CTRL  0x1E
#define REG_GEN_SIZE  0x1F
#define TRD_DIO_IN    6
#define TRD_CTRL      1
//#define TRD_DIO_IN
//! Подготовка TEST_CTRL

void TF_TestStrm::PrepareTestCtrl( void )
{
    U32 trd=1;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады TEST_CTRL\n&quot;) );

    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( !isFifoRdy )
        BlockMode |=0x1000;

    U32 block_mode=BlockMode;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 1 );

          //U32 mode0=pBrd-&gt;RegPeekInd( TRD_DIO_IN, 0 );
         // pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 2 );

          Sleep( 1 );

          //pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_MUX_CTRL, 1 );

          U32  val=SizeBlockOfBytes/4096;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_SIZE, val );

          if( block_mode &amp; 0x80 )
          {
            BRDC_printf( _BRDC(&quot;Используется сокращённая тестовая последовательность\r\n&quot;) );
          } else
          {
            BRDC_printf( _BRDC(&quot;Используется полная тестовая последовательность\r\n&quot;) );
          }


          if( Cnt1 || Cnt2 )
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, Cnt1 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, Cnt2 );
            float sp=1907.348632812 * (Cnt1-1)/(Cnt1+Cnt2-2);
            BRDC_printf( _BRDC(&quot;Установлено ограничение скорости формирования потока:  %6.1f МБайт/с \r\nREG_CNT1=%d  REGH_CNT2=%d   \r\n&quot;), sp, Cnt1, Cnt2 );
            if( block_mode&amp;0x1000 )
            {
             BRDC_printf( _BRDC(&quot;Установлен режим без ожидания готовности FIFO\r\n\r\n&quot;) );
            } else
            {
             BRDC_printf( _BRDC(&quot;Установлено ожидание готовности FIFO \r\n\r\n&quot;)        );
            }
          }  else
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, 0 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, 0 );
            BRDC_printf( _BRDC(&quot;Установлено формирование потока на максимальной скорости: 1907 МБайт/с \r\nУстановлено ожидание готовности FIFO \r\n\r\n&quot;)        );
          }


}

//! Запуск TestCtrl
void TF_TestStrm::StartTestCtrl( void )
{

          U32 ctrl=0x20;
          ctrl|=BlockMode;
          if( Cnt1 || Cnt2 )
           ctrl|=0x40;

          if( !isFifoRdy )
              ctrl |=0x1000;
        //  ctrl&amp;= ~0x1000;
         //BRDC_printf( &quot;TEST_CTRL: REG_GEN_CTRL = 0x%.4X \r\n&quot;, ctrl );
                
         pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, ctrl );  // Запуск DIO_IN

         //U32 mode0=pBrd-&gt;RegPeekInd( 6, 0 );  
         //mode0 |=0x30;
         //pBrd-&gt;RegPokeInd( 6, 0, mode0 );     // Запуск DIO_IN


}

//! Подготовка SDRAM
void TF_TestStrm::PrepareSDRAM( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={3, 4, 5, 17, 18, 36, 40, 42, 30, 13};
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    U32     DDR2_trdNo = 5;

    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 

    //----------- Reading SPD data ---------------------------------------------
    //{
    //  U32 Bytes_Num;
    //  U32 val;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, 0);
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //  Bytes_Num=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  Bytes_Num&amp;=0xFF;
    //  for(ii=0;ii&lt;Bytes_Num;ii++)
    //  {
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii);
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //      val=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //      BRDC_printf(&quot;Byte %03d: - 0x%02X\n&quot;, ii, val &amp; 0xFF);
    //  }
    //}


    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    }
    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 mode1=0;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
                    columns=spd_data[1] &amp; 0xFF; // Num of columns
                    columns=(columns-8) &amp; 7;
                    rows=spd_data[0] &amp; 0xFF; // Num of Rows
                    rows=(rows-8) &amp; 7;
                    {
                            U32 bank_width;
        
                            if ((spd_data[3] &amp; 0xFF)==4)
                                    bank_width = 2;
                            else
                                    bank_width = 3;
        
                            bank_width &amp;= 0xFF; // Num of Banks
                            banks=(bank_width==2) ? 0 : 1;
                    }
        
                    ranks=spd_data[2] &amp; 0x3; // Num of Ranks
                    ranks=(ranks==0) ? 0 : 1;

                    mode1=(rows&lt;&lt;2) | (columns&lt;&lt;5) | (ranks&lt;&lt;8) | (banks&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         BRDC_printf(_BRDC(&quot;COLUMNS :\t\t%d;\nROWS    :\t\t%d;\nBANKS   :\t\t%d;\nRANKS   :\t\t%d;\n&quot;),
            spd_data[1] &amp; 0xFF, spd_data[0] &amp; 0xFF, spd_data[3] &amp; 0xFF, (spd_data[2] &amp; 0x3)+1);
        
         BRDC_printf(_BRDC(&quot;MODE1 :\t\t0x%X\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    {
        U32 CAS_latency;
        float Twr;
        U32 Twr_value;
        U32 latency_reg;

        if (spd_data[4] &amp; 0x8)
            CAS_latency = 3;
        else if (spd_data[4] &amp; 0x10)
            CAS_latency = 4;
        else if (spd_data[4] &amp; 0x20)
            CAS_latency = 5;
        else if (spd_data[4] &amp; 0x40)
            CAS_latency = 6;
        else
             BRDC_printf( _BRDC(&quot;ERROR!: Неверное значение СAS\r\n&quot;));

        Twr = ((spd_data[5] &amp; 0xFF) &gt;&gt; 2) + ((spd_data[5] &amp; 0x3) * 0.25);
//      Twr_value = (U32)ceil(Twr * 0.250);
//      latency_reg = (Twr_value&lt;&lt;4) | CAS_latency;
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_LATENCY_REG, latency_reg);    // CONF_REG
         BRDC_printf(_BRDC(&quot;Twr=%f ns\n&quot;), Twr);
    }

    

    //----------------------------------------------------------------------------
    {
        U32 CAS_latency;
        float Trfc;
        U32 Subfield_A;
        U32 Subfield_B;
        U32 Trfc_value;

        Subfield_A=spd_data[6] &amp; 1;
        Subfield_B=(spd_data[6] &gt;&gt; 1) &amp; 7;

        Trfc=256*Subfield_A;
        switch (Subfield_B)
        {
        case 0 :
            Trfc+=0.0;
            break;
        case 1 :
            Trfc+=0.25;
            break;
        case 2 :
            Trfc+=0.33;
            break;
        case 3 :
            Trfc+=0.5;
            break;
        case 4 :
            Trfc+=0.66;
            break;
        case 5 :
            Trfc+=0.75;
            break;

        default:
            ;
        }
        Trfc+=spd_data[7] &amp; 0xFF;

//      Trfc_value = (U32)ceil(Trfc * 0.250);
         BRDC_printf(_BRDC(&quot;Trfc=%f ns\n&quot;), Trfc);
    }

    //----------------------------------------------------------------------------
    {
        U32 Tras=spd_data[8] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Tras=%d ns\n&quot;), Tras);
    }
    //----------------------------------------------------------------------------
    {
        U32 prim_width=spd_data[9] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Primary SDRAM width x%d \n&quot;), prim_width);
    }
    ///----------------------------------------------------------------------------

    //return;
    
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
        

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x0);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x1);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0x100C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0x140C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0x300C);

    //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0x0300);


        /*
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x3);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x0);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x10, 0x3); // CHAN 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x13, 0x81);    // FSRC 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x14, 0x0); // FDVR 
        */

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
    



    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
    {
        U32 status;
        U32 loop=0;
        do
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;
            
            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 300 ); loop++;
        }while( !(status &amp; 0x800));
    }
     BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
    {
        U32 DDR2_mode0;
        DDR2_mode0=pBrd-&gt;RegPeekInd( DDR2_trdNo, TRDIND_MODE0);
        DDR2_mode0|=0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO
        DDR2_mode0&amp;=~0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO


        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 2 );  // Сброс FIFO
        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 0 );  // Сброс FIFO

    //return;

        DDR2_mode0|=0x0030;
        //DDR2_mode0|=0x0010;
        BRDC_printf( _BRDC(&quot;DDR_mode0: %.4X \n&quot;), DDR2_mode0 );

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  

        //pBrd-&gt;RegPokeInd( DDR2_trdNo, 0, 0x2038 );  // Запуск DIO_IN
        //pBrd-&gt;RegPokeInd(ADC_trdNo, TRDIND_MODE1, 0x80);  // Переключение тетрады ADC на тестовую последовательность 
    }


}

//! Подготовка DDR3
void TF_TestStrm::PrepareDDR3( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={ 4, 5, 7, 8, 10, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 26, 27, 28, 29 };
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    //U32       DDR2_trdNo = 5;
    U32     DDR2_trdNo = this-&gt;trdNo;

    //BRDC_printf( _BRDC( &quot;\nТетрада памяти: %d   &quot;), DDR2_trdNo );

    // Проверка идентификатора тетрады 
    {
        U32 trdId = pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x100 );
        if( (0x9B == trdId) || (0x8F==trdId) )
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Ok\n\n&quot;), trdId );
        } else
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Error\n\n&quot;), trdId );
            throw( _BRDC( &quot;Тетрада TRD_DDR3x не обнаружена&quot;));
        }
    }


    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 



    
    ////for( ii=0; ii&lt;16; ii++ )
    //int xx=0;
    //for( ii=4; ;  )
    //{
    //  U32 adr=3;
    //  U32 data;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii );
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2 );

    //  data=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  //printf( &quot;%5d 0x%.2X  \n&quot;, ii, data );
    //  printf( &quot;%5d 0x%.2X  \r&quot;, xx, data ); xx++;
    //  Sleep( 100 );
    //}
    //

    U32 status;
    //for( ; ; )
    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2);
        /*
        for( ; ; )
        {
            status = pBrd-&gt;RegPeekDir( DDR2_trdNo, 0 );
            if( status &amp; 1 )
                break;
            Sleep( 2 );

        }
        */
        
        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
        printf( &quot;%d SPD[%d] = 0x%.2X  %d \n&quot;, ii, spd_addr[ii], spd_data[ii], spd_data[ii] );
    }

    // Проверка наличия SPD или имитатора SPD
    {
        if( (0xFF==spd_data[0]) || (0xFF==spd_data[1]) || (0xFF==spd_data[2]) )
        {
            throw( _BRDC( &quot;Память не установлена") );
        }

    }

        U32 mode1=0;

    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
        U32 size;
        U32 primary_bus;
        U32 sdram_widht;

        switch( (spd_data[0]&gt;&gt;4) &amp; 0x7 )
        {
            case 0: banks = 3; break;
            case 1: banks = 4; break;
            case 2: banks = 5; break;
            case 3: banks = 6; break;
            default: banks=0; break;
        }
        
        switch(spd_data[0] &amp; 0xF )
        {
            case 0: size=256; break;
            case 1: size=512; break;
            case 2: size=1024; break;
            case 3: size=2048; break;
            case 4: size=4096; break;
            case 5: size=8192; break;
            case 6: size=16384; break;
            default: size=0;

        }

        switch( (spd_data[1]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: rows=12; break;
            case 1: rows=13; break;
            case 2: rows=14; break;
            case 3: rows=15; break;
            case 4: rows=16; break;
            default: rows=0; break;
        }
    
        switch( (spd_data[1] &amp; 0x7 ) )
        {
            case 0: columns=9; break;
            case 1: columns=10; break;
            case 2: columns=11; break;
            case 3: columns=12; break;
            default: columns=0; break;
        }
    
    
        switch( (spd_data[2]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: ranks=1; break;
            case 1: ranks=2; break;
            case 2: ranks=3; break;
            case 3: ranks=4; break;
            default: ranks=0; break;
        }
        
        switch( (spd_data[2]) &amp; 0x7 )
        {
            case 0: sdram_widht=4; break;
            case 1: sdram_widht=8; break;
            case 2: sdram_widht=16; break;
            case 3: sdram_widht=32; break;
            default: ranks=0; break;
        }
        switch( (spd_data[3]) &amp; 0x7 )
        {
            case 0: primary_bus=8; break;
            case 1: primary_bus=16; break;
            case 2: primary_bus=32; break;
            case 3: primary_bus=64; break;
            default: primary_bus=0; break;
        }

                    mode1=((rows-8)&lt;&lt;2)&amp;0x1C;
                    mode1|= ((columns-8)&lt;&lt;5) &amp; 0xE0;
                    mode1|= ((ranks-1)&lt;&lt;8) ;
                    mode1|= (1&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         U32 total_size=size/8*primary_bus/sdram_widht*ranks;
         BRDC_printf(_BRDC(&quot;\nCOLUMNS \t\t%d\nROWS    \t\t%d\nBANKS   \t\t%d\nRANKS   \t\t%d\nSDRAM SIZE   \t\t%d \nSDRAM WITH \t\t%d\nPRIMARY BUS \t\t%d\nTOTAL SIZE \t\t%d [MB]\n&quot;),
                columns, rows, banks, ranks, size, sdram_widht, primary_bus, total_size );


        
         BRDC_printf(_BRDC(&quot;\nMODE1 :\t\t0x%X\n\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    



        {
            U32 mode3=0;
            if( SdramSource )
                mode3|=1;
            if( SdramFullSpeed )
                mode3|=0x20;

            if( SdramFifoOutRestart )
                mode3|=0x100;

            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    // управление источником и режимом полной скорости
        }

        
        pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0C, SdramTestSequence  );   // 0x100 - включение тестового режима





    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
     for( int kk=0; ; kk++ )
    {
        U32 status;
        U32 loop=0;
        int flag_init=0;
        for( int jj=0; jj&lt;8; jj++ )
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;

            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 200 ); loop++;

            // Проверка чтения регистра STATUS
            {
                if( 0xFFFF == status )
                {
                    BRDC_printf( _BRDC(&quot;\n\n&quot;)); 
                    throw( _BRDC( &quot;STATUS=0xFFFF - Ошибка чтения регистра STATUS&quot;));
                }
            }

            if( status &amp; 0x800) 
            {
                flag_init=1;
                break;
            }
        }
        
        if( 1==flag_init )
        {
         BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
         break;
        } else
        {
            //throw( _BRDC(&quot;Не удалось инициализировать DDR память&quot;) );
            BRDC_printf( _BRDC(&quot;Restart: %kk                  \r&quot;), kk );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; ~0x20000 );  // CONF_REG
            Sleep( 400 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; 0x20000 );   // CONF_REG
        }
    }
    {




        if( 1==SdramFifoMode )
        { // Режим FIFO 
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

            //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x14 ); // Режим FIFO
            BRDC_printf( _BRDC(&quot;\r\nРежим FIFO\r\n&quot;)  );
        } else
        { // Режим с автоматическим чтением

            // Начало активной зоны
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, SdramAzBase &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, SdramAzBase &gt;&gt; 16 );

            U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
            U32 AzEnd;

            if( -1==SdramAzSize ) 
            {
                AzEnd= SdramAzBase + size - 1;
            } else
            {
                AzEnd= SdramAzBase + SdramAzSize*(1024/4) - 1;
            }

            SdramAzSizeOfKb = (AzEnd+1-SdramAzBase)/(256);
            BRDC_printf( _BRDC(&quot;\r\nРежим с автоматическим чтением\r\n&quot;)  );
            BRDC_printf( _BRDC(&quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot;), SdramAzBase  );
            BRDC_printf( _BRDC(&quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot;), AzEnd  );
            BRDC_printf( _BRDC(&quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot;), SdramAzSizeOfKb/1024, SdramAzSize );
            
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, AzEnd &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, AzEnd &gt;&gt; 16 );

        }
    

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 2 );  // Сброс FIFO

        if( SdramFifoOutRestart )
        {
            U32 mode3=0;
            mode3=pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x0B );    
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 | 0x200 );    // сброс входного FIFO
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    
        }

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 0 );  

    }


}


//! 
#define TRDIND_ID 0x100
#define TRDIND_INSTNUM 0x107
#define TRD_DDR4_ID 0xE7

int TF_TestStrm::PrepareDDR4( void )
{
    BRDCHAR log_out[1024];
    //int ret;

    U32 ii;
    U32 trdId;
    U32 trdInst;

    U32     spd_addr[] = { 2, 3, 4, 5, 12, 13 };
    U32     spd_data[sizeof( spd_addr ) / sizeof( U32 )];
    U32     confreg;

    ////Поиск тетрады TRD_DDR4
    //for (ii = 1; ii&lt;8; ii++)
    //{
    //  trdId = pBrd-&gt;RegPeekInd( ii, TRDIND_ID );
    //  if (trdId == TRD_DDR4_ID)
    //  {
    //      trdInst = pBrd-&gt;RegPeekInd( ii, TRDIND_INSTNUM );
    //      if (trdInst == m_SdramInst)
    //      {
    //          trdDDR4 = ii;
    //          break;
    //      }
    //  }
    //}

    //if (trdDDR4 == 0)
    //{
    //  BRDC_printf( _BRDC( &quot;ERROR : Тетрада DDR4 не нейдена \n&quot; ) );
    //  return -1;
    //}
    //else
    //  BRDC_printf( _BRDC( &quot;Номер тетрада DDR4 : %d\n&quot; ), trdDDR4 );

    U32 trdDDR4 = this-&gt;trdNo;

    // Сброс тетрады 
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 1 );
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 0 );

    //Чтение данных ПЗУ SPD

    for (ii = 0; ii&lt;sizeof( spd_addr ) / sizeof( U32 ); ii++)
    {
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_ADDR, spd_addr[ii] );
        //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_SPD_CTRL, 1);
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_CTRL, 2 );

        spd_data[ii] = pBrd-&gt;RegPeekInd( trdDDR4, TRDIND_SPD_DATA );
    }

    // Byte 2
    // Проверка типа памяти (DDR4 SDRAM - 0xC) 
    spd_data[0] &amp;= 0xFF;
    if (spd_data[0] != 0xC)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Неверный тип памяти (0x%X). Ожидается 0xC\r\n&quot; ), spd_data[0] );
        throw(log_out);
    }

    // Byte 3
    // Проверка типа модуля
    spd_data[1] &amp;= 0x7;
    if (spd_data[1] != 0x3)
    {
        switch (spd_data[1])
        {
        case 0x0:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UNDEFINED\&quot;\r\n&quot; ) );
            break;
        case 0x1:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;RDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x2:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x3: //тип модуля (SO-DIMM - 0x3)
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;SODIMM\&quot;\r\n&quot; ) );
            break;
        case 0x4:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;LRDIMM\&quot;\r\n&quot; ) );
            break;
        default: break;
        }
    }

    // Byte 4
    // Total SDRAM capacity, in megabits
    U32 sdram_capacity;
    switch (spd_data[2] &amp; 0xF)
    {
    case 0:
        sdram_capacity = 256;
        break;
    case 1:
        sdram_capacity = 512;
        break;
    case 2:
        sdram_capacity = 1024;
        break;
    case 3:
        sdram_capacity = 2048;
        break;
    case 4:
        sdram_capacity = 4096;
        break;
    case 5:
        sdram_capacity = 8198;
        break;
    case 6:
        sdram_capacity = 16384;
        break;
    case 7:
        sdram_capacity = 32768;
        break;
    case 8:
        sdram_capacity = 12288; // 12Gb
        break;
    case 9:
        sdram_capacity = 24576; // 24Gb
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти, Мбит):&quot; ), sdram_capacity );

    U32 bank_addr_bits = (spd_data[2] &gt;&gt; 4) &amp; 0x3;
    bank_addr_bits += 2;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса банка):&quot; ), bank_addr_bits );

    U32 bank_group_bits = (spd_data[2] &gt;&gt; 6) &amp; 0x3;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число груп банков):&quot; ), bank_group_bits );


    // Byte 5
    U32 col_addr_bits = spd_data[3] &amp; 0x7;
    col_addr_bits += 9;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса колонки):&quot; ), col_addr_bits );

    U32 row_addr_bits = (spd_data[3] &gt;&gt; 3) &amp; 0x7;
    row_addr_bits += 12;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса строки):&quot; ), row_addr_bits );


    // Byte 12
    // Организация модуля
    U32 sdram_width;
    switch (spd_data[4] &amp; 0x7)
    {
    case 0:
        sdram_width = 4;
        break;
    case 1:
        sdram_width = 8;
        break;
    case 2:
        sdram_width = 16;
        break;
    case 3:
        sdram_width = 32;
        break;
    default:;
    }
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины памяти):&quot; ), sdram_width );

    // Number of Package Panks per DIMM
    U32 ranks = (spd_data[4] &gt;&gt; 3) &amp; 0x7;
    ranks += 1;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число ранков):&quot; ), ranks );

    // Byte 13
    // Module Memory Bus Width
    U32 primary_bus_width;
    switch (spd_data[5] &amp; 0x7)
    {
    case 0:
        primary_bus_width = 8;
        break;
    case 1:
        primary_bus_width = 16;
        break;
    case 2:
        primary_bus_width = 32;
        break;
    case 3:
        primary_bus_width = 64;
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины модуля):&quot; ), primary_bus_width );

    U32 module_capacity = (sdram_capacity / 8)*(primary_bus_width / sdram_width)*ranks;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти модуля МБайт)&quot; ), module_capacity );

    //g_SdramSize = module_capacity * 262144;

    U32 mode1 = 0;
    mode1 |= ((row_addr_bits - 8) &amp; 0x7) &lt;&lt; 2;
    mode1 |= ((col_addr_bits - 8) &amp; 0x7) &lt;&lt; 5;
    mode1 |= (ranks == 1) ? 0 : 0x100;
    mode1 |= 0x2200;

    // Разрешение инициализации памяти
    //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_MODE1, 0);
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE1, mode1 );

    // Ожидание окончания инициализации памяти DDR4
    BRDC_printf( _BRDC( &quot;\n\t%-46s\n&quot; ), _BRDC( &quot;Инициализации модуля DDR4...&quot; ) );
    int attempt;
    int attempt_max = 100;
    U32 status;

    for (attempt = 0; attempt&lt;attempt_max; attempt++)
    {
        status = pBrd-&gt;RegPeekDir( trdDDR4, TRDREG_STATUS );

        if (status &amp; 0x800)
            break;
        else
            Sleep( 100 );
    }

    if (attempt == attempt_max)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Первышен интервал ожидания инициализации модуля DDR4\r\n&quot; ) );
        throw(log_out);
    }

    if (SdramFifoMode == 1)
    {
        // Установка режима FIFO
        U32 mode2 = 0x10; // FIFO_MODE
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );
        BRDC_printf( _BRDC( &quot;\t%-46s\n&quot; ), _BRDC( &quot;Режим FIFO&quot; ) );
    }
    else
    {
        // Режим активной зоны
        U32 mode2 = 0;
        //Установка блокировки сброса входного FIFO
        //mode2 |= (SdramFifoInRstBlock == 1) ? 0x100 : 0;
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );

        U32 azbase_reg_l = SdramAzBase &amp; 0xFFFF;
        U32 azbase_reg_h = (SdramAzBase &gt;&gt; 16) &amp; 0xFFFF;

        U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
        U32 AzEnd;

        if (-1 == SdramAzSize)
        {
            AzEnd = SdramAzBase + size - 1;
        }
        else
        {
            AzEnd = SdramAzBase + SdramAzSize*(1024 / 4) - 1;
        }

        SdramAzSizeOfKb = (AzEnd + 1 - SdramAzBase) / (256);
        BRDC_printf( _BRDC( &quot;\r\nРежим с автоматическим чтением\r\n&quot; ) );
        BRDC_printf( _BRDC( &quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot; ), SdramAzBase );
        BRDC_printf( _BRDC( &quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot; ), AzEnd );
        BRDC_printf( _BRDC( &quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;        <span class="comment">//pBrd-&gt;RegPokeInd( 8, 11, 0x47 );</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;        <span class="comment">//pBrd-&gt;RegPokeInd( 8, 9, 0x100 );  // запуск потока из ПЛИС ЦОС   } 

    if( isFdspMgtReady )
    {
        pBrd-&gt;RegPokeInd( 8, 0x3E0, 0x10 );
    }

    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 1  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }

    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( rd0.trd, 0, mode0 );
    }

    if( isAdcPrepare )
    {
        U32 mode0 = 0x20 | m_MaskMode0;
        pBrd-&gt;RegPokeInd( 4, 0, mode0 );
    }


    {
        U32 st4, st5, lc_status, rm_status;
        st4=pBrd-&gt;RegPeekDir( 4, 0 );
        st5=pBrd-&gt;RegPeekDir( 5, 0 );
        lc_status = pBrd-&gt;RegPeekInd( 8, 0x201 );
        rm_status = pBrd-&gt;RegPeekInd( 8, 0x2C1 );

        //BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 2  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );
        //getch();
    }



    flagFirstBlock=0;
    rd0.time_last=rd0.time_start=GetTickCount();

    sdram0.time_last=sdram0.time_start=rd0.time_start;
    sdram1.time_last=sdram1.time_start=rd0.time_start;
    mgt.time_last=mgt.time_start=rd0.time_start;        

    U32 current_time;
    for( ; ; )
    {
        if( Terminate )
        {
            //printf( &quot;\nTerminate=%d\n&quot;, Terminate );
            break;
        }

        ReceiveData( &amp;rd0 );
        current_time = GetTickCount();
        CalculateVelocity( &amp;sdram0, current_time, 10000, 2 );
        CalculateVelocity( &amp;sdram1, current_time, 10000, 2 );
        CalculateVelocity( &amp;mgt, current_time, 10000, 1 );

        //Sleep( 100 );
    }

    if( isWriteFile )
        BufWriteStop();

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    if( isTestCtrl )
    {
        pBrd-&gt;RegPokeInd( 1, 0x1E, 0 );
        pBrd-&gt;RegPokeInd( 1, 0x1C, 0 );
    }


    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    Sleep( 10 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    Sleep( 1400 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );   
    

    lc_status=4;
    Sleep( 100 );
    return 1;
}




void TF_TestStrm::ReceiveData(  ParamExchange *pr )
{
    U32 *ptr;
    U32 *ptrBlock;
    U32 mode=0;
    mode |= pr-&gt;DataType&lt;&lt;8;
    mode |= pr-&gt;DataFix&lt;&lt;7;

    int ret;
    int kk;

    //pr-&gt;BlockRd++;
    //Sleep( 10 );
    //return;

    for( kk=0; kk&lt;16; kk++ )
    {

        if( Terminate )
        {
            break;
        }

        ret=pBrd-&gt;StreamGetBuf( pr-&gt;Strm, &amp;ptr );
        if( ret )
        { // Проверка буфера стрима

            if( m_TimeBlockIndex&lt;32 )
            {
                U32 curr_time = GetTickCount();
                m_TimeBlockReceive[m_TimeBlockIndex]=curr_time;
                m_TimeBlockIndex++;
            }

            m_ptrCurrentBlock = ptr;
            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_start();

            SetEvent( m_EventCheck0Start );
            //SetEvent( m_EventCheck1Start );
            //SetEvent( m_EventCheck2Start );
            //SetEvent( m_EventCheck3Start );

            if( 0==flagFirstBlock )
            {
                currentTime=rd0.time_last=rd0.time_start=GetTickCount();
                flagFirstBlock=1;

                FILE *outFile = fopen( &quot;first_data.bin&quot;, &quot;wb&quot; );
                fwrite(  ptr, 32768, 1, outFile );
                fclose( outFile );
            }

            if( isWriteFile )
            {
                ret=BufWrite( ptr, SizeBuferOfBytes );
                if( ret )
                    Stop();
            }

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                ptrBlock=ptr+ii*SizeBlockOfWords;
                if( isIsvi )
                    IsviStep( ptrBlock );

                if( 1==isTest )
                    pr-&gt;testBuf.buf_check_psd( ptrBlock, SizeBlockOfWords );
                    //int a=0;
                else if( 2==isTest )
                    pr-&gt;testBuf.buf_check( ptrBlock, pr-&gt;BlockRd, SizeBlockOfWords, BlockMode );
                else if( 6==isTest )
                    pr-&gt;testBuf.buf_check_psd128_low( ptrBlock, SizeBlockOfWords );
                else if( 7==isTest )
                {
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 0 );
                    pr-&gt;testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                }
                else if( 8==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                }
                else if( 9==isTest )
                {
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //Sleep(1);
                    int ret;
                    ret=pr-&gt;testBuf.buf_check_cnt256_single( ptrBlock, SizeBlockOfWords );
                    //if( ret )
                    //  this-&gt;Stop();
                }
                pr-&gt;BlockRd++;
            }

             if( (6==isTest) || (7==isTest) || (8==isTest) )
             {
                int flag1=0;
                int flag2=0;
                int flag3=0;

                Sleep(1);

                HANDLE aHandle[4] = { m_EventCheck0Result, m_EventCheck1Result, m_EventCheck2Result, m_EventCheck3Result };

                for( ; ; )
                {
                    //int ret1=WaitForSingleObject( m_EventCheck1Result, 0 );
                    //int ret2=WaitForSingleObject( m_EventCheck2Result, 0 );
                    //int ret3=WaitForSingleObject( m_EventCheck3Result, 0 );
                    ret = WaitForMultipleObjects( 1, aHandle, TRUE, 200 );
                    if( Terminate )
                    {
                        break;
                    }
                    if( (WAIT_OBJECT_0&lt;=ret) &amp;&amp; ((WAIT_OBJECT_0+3)&gt;=ret) )
                    {
                        break;
                    }
                    //Sleep(1);
                }
             }


            if( (6==isTest) || (7==isTest) || (8==isTest) || (9==isTest))
                pr-&gt;testBuf.chn_step();

            if( m_isFillAfterCheck )
            {
                U32 *dst=ptr;
                for( int ii=0; ii&lt;SizeBlockOfWords*CntBlockInBuffer; ii++ )
                {
                    *ptr++=0xBBBBBBBB;
                }
            }


            if( isAgreeMode )
            {
                //getch();
                pBrd-&gt;StreamGetBufDone( pr-&gt;Strm );
            }

            if( (isRestart&gt;=1) &amp;&amp; (pr-&gt;BlockRd==(CntBuffer*CntBlockInBuffer) ) )
            {
                Sleep( 100 );
                if( 0==SdramFifoOutRestart )
                    pr-&gt;testBuf.restart();
                if( 1==isRestart )
                 RestartAdc();
                else if( 2==isRestart )
                    RestartTrd();
                else if( 3==isRestart )
                    RestartTrdAndSdram();
            }

        } else
        {
            //Sleep( 0 );
            pr-&gt;freeCycle++;
            break;
        }
    }
    Sleep( 0 );

    
    currentTime = GetTickCount();
    if( (currentTime - pr-&gt;time_last)&gt;4000 )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*SizeBlockOfBytes/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v;

        v = 1000.0*(pr-&gt;BlockRd)*SizeBlockOfBytes/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
        pr-&gt;freeCycleZ=pr-&gt;freeCycle;
        pr-&gt;freeCycle=0;
    
    }
    //Sleep(1);
    

}



U32 TF_TestStrm::ExecuteCheck0( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck0Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck0Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck1( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck1Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 1 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck1Result );
        }

    }

    return 0;
}

U32 TF_TestStrm::ExecuteCheck2( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck2Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck2Result );
        }

    }

    return 0;
}


U32 TF_TestStrm::ExecuteCheck3( void )
{
    S32 ret;
    int aa=0;
    for( ; ; )
    {
        ret=WaitForSingleObject( m_EventCheck3Start, 200 );
        if( Terminate )
        {
            break;
        }
        if( WAIT_OBJECT_0==ret )
        {

            for( int ii=0; ii&lt;CntBlockInBuffer; ii++ )
            {
                U32 *ptrBlock=m_ptrCurrentBlock+ii*SizeBlockOfWords;
                if( 6==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );
                }
                if( 7==isTest ) 
                {
                    //rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );
                    rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );
                }
                if( 8==isTest ) 
                {
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );
                    //rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );
                }
            }

            SetEvent( m_EventCheck3Result );
        }

    }

    return 0;
}


void TF_TestStrm::PrepareAdm( void )
{
    U32 trd=trdNo;
    U32 ii;
    U32 id, id_mod, ver;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады\n&quot;) );


    id = pBrd-&gt;RegPeekInd( trd, 0x100 );
    id_mod = pBrd-&gt;RegPeekInd( trd, 0x101 );
    ver = pBrd-&gt;RegPeekInd( trd, 0x102 );

    //pBrd-&gt;RegPokeInd( trd, 0, 0x2038 );

    BRDC_printf( _BRDC(&quot;\nТетрада %d  ID: 0x%.2X MOD: %d  VER: %d.%d \n\n&quot;),
        trd, id, id_mod, (ver&gt;&gt;8) &amp; 0xFF, ver&amp;0xFF );

    BRDC_printf( _BRDC(&quot; Сброс тетрады TRD %2d &quot;), trd );
    pBrd-&gt;RegPokeInd( trd, 0, 1 );
    for( int ii=1; ii&lt;32; ii++ )
    {
        pBrd-&gt;RegPokeInd( trd, ii, 0 );
    }
    pBrd-&gt;RegPokeInd( trd, 0, 0 );
    BRDC_printf( _BRDC(&quot; - Ok\n&quot;) );


    {
        U32 reg2F0;
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x4383 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x000 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

    }

    //if( fnameDDS )
    //  PrepareDDS();


    if( isMainTest )
        PrepareMain();


    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( isTestCtrl )
        PrepareTestCtrl();
    

    //if( isFMC )
    //  PrepereFMC();

    if( isAdcPrepare )
        PrepareAdc( m_sAdcIni );

    if( isAdmReg )
        PrepareAdmReg( fnameAdmReg, 1 );

    if( 1==isSdram )
        PrepareDDR3();

    if(2==isSdram )
        PrepareSDRAM();

    if(4 == isSdram)
        PrepareDDR4();

    if( isFdsp )
        PrepareFDSP();

    IsviStatus=0;
    IsviCnt=0;
    isIsvi=0;
    if( fnameIsvi )
    {
        IsviStatus=1;
        isIsvi=1;
    }
    /*
    pBrd-&gt;RegPokeInd( trd, 25, 3 );
    pBrd-&gt;RegPokeInd( trd, 16, 3 );
    pBrd-&gt;RegPokeInd( trd, 0x13, 0);
    pBrd-&gt;RegPokeInd( trd, 28, 0 );
    */
    //pBrd-&gt;RegPokeInd( trd, 0x1B, 0x100 );

//      pBrd-&gt;RegPokeInd( trdSdram, 0, 1 );

    //PrepareSwitch();

}




//! Подготовка MAIN
void TF_TestStrm::PrepareMain( void )
{

    BRDC_printf( _BRDC(&quot;В тетраде MAIN установлен режим формирования псевдослучайной последовательности\n&quot;) );
    pBrd-&gt;RegPokeInd( 0, 12, 1 );  // Регистр TEST_MODE[0]=1 - режим формирования псевдослучайной последовательности
    pBrd-&gt;RegPokeInd( 0, 0, 2 );   // Сброс FIFO - перевод в начальное состояние
 Sleep( 1 );
    pBrd-&gt;RegPokeInd( 0, 0, 0 );
    Sleep( 1 );
}

void TF_TestStrm::IsviStep( U32* ptr )
{
    int ii;
    if( (1==IsviStatus) || (4==IsviStatus ) )
    {
        for( ii=0; ii&lt;SizeBlockOfWords; ii++ ) bufIsvi[ii]=ptr[ii];
        IsviStatus++;
    }
}

void TF_TestStrm::WriteFlagSinc(int flg, int isNewParam)
{
    int fs = -1;
    int val[2];

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    val[0] = flg;
    val[1] = isNewParam;
    write( fs, val, 8 );
    close( fs );
}

int  TF_TestStrm::ReadFlagSinc(void)
{
    int fs = -1;
    int flg;

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    read( fs, &amp;flg, 4 );
    close( fs );

    return flg;
}

void TF_TestStrm::WriteDataFile( U32 *pBuf, U32 sizew )
{
    char fname[256];
    sprintf( fname, &quot;%s.bin&quot;, fnameIsvi );
    int     fl = sopen(fname, O_WRONLY|O_BINARY|O_CREAT|O_TRUNC, SH_DENYNO, S_IWRITE|S_IREAD);
    U32     ii;

    if( fl==-1 )
    {
        return;
    }

    
    write( fl, pBuf, sizew*4 );

    write( fl, IsviHeaderStr, IsviHeaderLen );

    close( fl );
}


U32 TF_TestStrm::ExecuteIsvi( void )
{
    for( ; ; )
    {
        if( Terminate )
        {
            break;
        }


        int ii;
        int rr;
        switch( IsviStatus )
        {
            case 2: // Подготовка суффикса
                {
                    IsviHeaderStr[0]=0;
                    /*
                    switch( IsviHeaderMode )
                    {
                        case 1:  SetFileHeaderDdc( SizeBlockOfWords, IsviHeaderStr ); break;
                        case 2:  SetFileHeaderAdc( SizeBlockOfWords, IsviHeaderStr ); break;
                    }
                    */
                    IsviHeaderLen = strlen( IsviHeaderStr );
                    WriteFlagSinc(0,0);
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0xffffffff);

                    IsviCnt++;
                    IsviStatus=3;
                }
                break;

            case 3:
                {
                  rr=ReadFlagSinc();
                  if( 0==rr )
                      IsviStatus=4;

                }
                break;

            case 4:
                // Ожидание получения данных
                Sleep( 100 );
                break;

            case 5:
                {
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0 );
                    IsviStatus=3;
                    IsviCnt++;
                }
                break;

        }

        Sleep( 100 );
    }
    IsviStatus=100;
    return 0;
}

/*
//! Подготовка DDS
void TF_TestStrm::PrepareDDS( void )
{

    if( pDds )
        delete pDds;

    pDds = new TF_TestDDS( fnameDDS );
}
*/

#define TRD_CTRL 1

#define REG_MUX_CTRL  0x0F
#define REG_GEN_CNT1  0x1A
#define REG_GEN_CNT2  0x1B
#define REG_GEN_CTRL  0x1E
#define REG_GEN_SIZE  0x1F
#define TRD_DIO_IN    6
#define TRD_CTRL      1
//#define TRD_DIO_IN
//! Подготовка TEST_CTRL

void TF_TestStrm::PrepareTestCtrl( void )
{
    U32 trd=1;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады TEST_CTRL\n&quot;) );

    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( !isFifoRdy )
        BlockMode |=0x1000;

    U32 block_mode=BlockMode;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 1 );

          //U32 mode0=pBrd-&gt;RegPeekInd( TRD_DIO_IN, 0 );
         // pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 2 );

          Sleep( 1 );

          //pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_MUX_CTRL, 1 );

          U32  val=SizeBlockOfBytes/4096;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_SIZE, val );

          if( block_mode &amp; 0x80 )
          {
            BRDC_printf( _BRDC(&quot;Используется сокращённая тестовая последовательность\r\n&quot;) );
          } else
          {
            BRDC_printf( _BRDC(&quot;Используется полная тестовая последовательность\r\n&quot;) );
          }


          if( Cnt1 || Cnt2 )
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, Cnt1 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, Cnt2 );
            float sp=1907.348632812 * (Cnt1-1)/(Cnt1+Cnt2-2);
            BRDC_printf( _BRDC(&quot;Установлено ограничение скорости формирования потока:  %6.1f МБайт/с \r\nREG_CNT1=%d  REGH_CNT2=%d   \r\n&quot;), sp, Cnt1, Cnt2 );
            if( block_mode&amp;0x1000 )
            {
             BRDC_printf( _BRDC(&quot;Установлен режим без ожидания готовности FIFO\r\n\r\n&quot;) );
            } else
            {
             BRDC_printf( _BRDC(&quot;Установлено ожидание готовности FIFO \r\n\r\n&quot;)        );
            }
          }  else
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, 0 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, 0 );
            BRDC_printf( _BRDC(&quot;Установлено формирование потока на максимальной скорости: 1907 МБайт/с \r\nУстановлено ожидание готовности FIFO \r\n\r\n&quot;)        );
          }


}

//! Запуск TestCtrl
void TF_TestStrm::StartTestCtrl( void )
{

          U32 ctrl=0x20;
          ctrl|=BlockMode;
          if( Cnt1 || Cnt2 )
           ctrl|=0x40;

          if( !isFifoRdy )
              ctrl |=0x1000;
        //  ctrl&amp;= ~0x1000;
         //BRDC_printf( &quot;TEST_CTRL: REG_GEN_CTRL = 0x%.4X \r\n&quot;, ctrl );
                
         pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, ctrl );  // Запуск DIO_IN

         //U32 mode0=pBrd-&gt;RegPeekInd( 6, 0 );  
         //mode0 |=0x30;
         //pBrd-&gt;RegPokeInd( 6, 0, mode0 );     // Запуск DIO_IN


}

//! Подготовка SDRAM
void TF_TestStrm::PrepareSDRAM( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={3, 4, 5, 17, 18, 36, 40, 42, 30, 13};
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    U32     DDR2_trdNo = 5;

    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 

    //----------- Reading SPD data ---------------------------------------------
    //{
    //  U32 Bytes_Num;
    //  U32 val;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, 0);
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //  Bytes_Num=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  Bytes_Num&amp;=0xFF;
    //  for(ii=0;ii&lt;Bytes_Num;ii++)
    //  {
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii);
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //      val=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //      BRDC_printf(&quot;Byte %03d: - 0x%02X\n&quot;, ii, val &amp; 0xFF);
    //  }
    //}


    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    }
    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 mode1=0;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
                    columns=spd_data[1] &amp; 0xFF; // Num of columns
                    columns=(columns-8) &amp; 7;
                    rows=spd_data[0] &amp; 0xFF; // Num of Rows
                    rows=(rows-8) &amp; 7;
                    {
                            U32 bank_width;
        
                            if ((spd_data[3] &amp; 0xFF)==4)
                                    bank_width = 2;
                            else
                                    bank_width = 3;
        
                            bank_width &amp;= 0xFF; // Num of Banks
                            banks=(bank_width==2) ? 0 : 1;
                    }
        
                    ranks=spd_data[2] &amp; 0x3; // Num of Ranks
                    ranks=(ranks==0) ? 0 : 1;

                    mode1=(rows&lt;&lt;2) | (columns&lt;&lt;5) | (ranks&lt;&lt;8) | (banks&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         BRDC_printf(_BRDC(&quot;COLUMNS :\t\t%d;\nROWS    :\t\t%d;\nBANKS   :\t\t%d;\nRANKS   :\t\t%d;\n&quot;),
            spd_data[1] &amp; 0xFF, spd_data[0] &amp; 0xFF, spd_data[3] &amp; 0xFF, (spd_data[2] &amp; 0x3)+1);
        
         BRDC_printf(_BRDC(&quot;MODE1 :\t\t0x%X\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    {
        U32 CAS_latency;
        float Twr;
        U32 Twr_value;
        U32 latency_reg;

        if (spd_data[4] &amp; 0x8)
            CAS_latency = 3;
        else if (spd_data[4] &amp; 0x10)
            CAS_latency = 4;
        else if (spd_data[4] &amp; 0x20)
            CAS_latency = 5;
        else if (spd_data[4] &amp; 0x40)
            CAS_latency = 6;
        else
             BRDC_printf( _BRDC(&quot;ERROR!: Неверное значение СAS\r\n&quot;));

        Twr = ((spd_data[5] &amp; 0xFF) &gt;&gt; 2) + ((spd_data[5] &amp; 0x3) * 0.25);
//      Twr_value = (U32)ceil(Twr * 0.250);
//      latency_reg = (Twr_value&lt;&lt;4) | CAS_latency;
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_LATENCY_REG, latency_reg);    // CONF_REG
         BRDC_printf(_BRDC(&quot;Twr=%f ns\n&quot;), Twr);
    }

    

    //----------------------------------------------------------------------------
    {
        U32 CAS_latency;
        float Trfc;
        U32 Subfield_A;
        U32 Subfield_B;
        U32 Trfc_value;

        Subfield_A=spd_data[6] &amp; 1;
        Subfield_B=(spd_data[6] &gt;&gt; 1) &amp; 7;

        Trfc=256*Subfield_A;
        switch (Subfield_B)
        {
        case 0 :
            Trfc+=0.0;
            break;
        case 1 :
            Trfc+=0.25;
            break;
        case 2 :
            Trfc+=0.33;
            break;
        case 3 :
            Trfc+=0.5;
            break;
        case 4 :
            Trfc+=0.66;
            break;
        case 5 :
            Trfc+=0.75;
            break;

        default:
            ;
        }
        Trfc+=spd_data[7] &amp; 0xFF;

//      Trfc_value = (U32)ceil(Trfc * 0.250);
         BRDC_printf(_BRDC(&quot;Trfc=%f ns\n&quot;), Trfc);
    }

    //----------------------------------------------------------------------------
    {
        U32 Tras=spd_data[8] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Tras=%d ns\n&quot;), Tras);
    }
    //----------------------------------------------------------------------------
    {
        U32 prim_width=spd_data[9] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Primary SDRAM width x%d \n&quot;), prim_width);
    }
    ///----------------------------------------------------------------------------

    //return;
    
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
        

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x0);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x1);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0x100C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0x140C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0x300C);

    //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0x0300);


        /*
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x3);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x0);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x10, 0x3); // CHAN 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x13, 0x81);    // FSRC 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x14, 0x0); // FDVR 
        */

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
    



    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
    {
        U32 status;
        U32 loop=0;
        do
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;
            
            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 300 ); loop++;
        }while( !(status &amp; 0x800));
    }
     BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
    {
        U32 DDR2_mode0;
        DDR2_mode0=pBrd-&gt;RegPeekInd( DDR2_trdNo, TRDIND_MODE0);
        DDR2_mode0|=0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO
        DDR2_mode0&amp;=~0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO


        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 2 );  // Сброс FIFO
        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 0 );  // Сброс FIFO

    //return;

        DDR2_mode0|=0x0030;
        //DDR2_mode0|=0x0010;
        BRDC_printf( _BRDC(&quot;DDR_mode0: %.4X \n&quot;), DDR2_mode0 );

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  

        //pBrd-&gt;RegPokeInd( DDR2_trdNo, 0, 0x2038 );  // Запуск DIO_IN
        //pBrd-&gt;RegPokeInd(ADC_trdNo, TRDIND_MODE1, 0x80);  // Переключение тетрады ADC на тестовую последовательность 
    }


}

//! Подготовка DDR3
void TF_TestStrm::PrepareDDR3( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={ 4, 5, 7, 8, 10, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 26, 27, 28, 29 };
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    //U32       DDR2_trdNo = 5;
    U32     DDR2_trdNo = this-&gt;trdNo;

    //BRDC_printf( _BRDC( &quot;\nТетрада памяти: %d   &quot;), DDR2_trdNo );

    // Проверка идентификатора тетрады 
    {
        U32 trdId = pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x100 );
        if( (0x9B == trdId) || (0x8F==trdId) )
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Ok\n\n&quot;), trdId );
        } else
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Error\n\n&quot;), trdId );
            throw( _BRDC( &quot;Тетрада TRD_DDR3x не обнаружена&quot;));
        }
    }


    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 



    
    ////for( ii=0; ii&lt;16; ii++ )
    //int xx=0;
    //for( ii=4; ;  )
    //{
    //  U32 adr=3;
    //  U32 data;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii );
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2 );

    //  data=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  //printf( &quot;%5d 0x%.2X  \n&quot;, ii, data );
    //  printf( &quot;%5d 0x%.2X  \r&quot;, xx, data ); xx++;
    //  Sleep( 100 );
    //}
    //

    U32 status;
    //for( ; ; )
    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2);
        /*
        for( ; ; )
        {
            status = pBrd-&gt;RegPeekDir( DDR2_trdNo, 0 );
            if( status &amp; 1 )
                break;
            Sleep( 2 );

        }
        */
        
        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
        printf( &quot;%d SPD[%d] = 0x%.2X  %d \n&quot;, ii, spd_addr[ii], spd_data[ii], spd_data[ii] );
    }

    // Проверка наличия SPD или имитатора SPD
    {
        if( (0xFF==spd_data[0]) || (0xFF==spd_data[1]) || (0xFF==spd_data[2]) )
        {
            throw( _BRDC( &quot;Память не установлена") );
        }

    }

        U32 mode1=0;

    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
        U32 size;
        U32 primary_bus;
        U32 sdram_widht;

        switch( (spd_data[0]&gt;&gt;4) &amp; 0x7 )
        {
            case 0: banks = 3; break;
            case 1: banks = 4; break;
            case 2: banks = 5; break;
            case 3: banks = 6; break;
            default: banks=0; break;
        }
        
        switch(spd_data[0] &amp; 0xF )
        {
            case 0: size=256; break;
            case 1: size=512; break;
            case 2: size=1024; break;
            case 3: size=2048; break;
            case 4: size=4096; break;
            case 5: size=8192; break;
            case 6: size=16384; break;
            default: size=0;

        }

        switch( (spd_data[1]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: rows=12; break;
            case 1: rows=13; break;
            case 2: rows=14; break;
            case 3: rows=15; break;
            case 4: rows=16; break;
            default: rows=0; break;
        }
    
        switch( (spd_data[1] &amp; 0x7 ) )
        {
            case 0: columns=9; break;
            case 1: columns=10; break;
            case 2: columns=11; break;
            case 3: columns=12; break;
            default: columns=0; break;
        }
    
    
        switch( (spd_data[2]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: ranks=1; break;
            case 1: ranks=2; break;
            case 2: ranks=3; break;
            case 3: ranks=4; break;
            default: ranks=0; break;
        }
        
        switch( (spd_data[2]) &amp; 0x7 )
        {
            case 0: sdram_widht=4; break;
            case 1: sdram_widht=8; break;
            case 2: sdram_widht=16; break;
            case 3: sdram_widht=32; break;
            default: ranks=0; break;
        }
        switch( (spd_data[3]) &amp; 0x7 )
        {
            case 0: primary_bus=8; break;
            case 1: primary_bus=16; break;
            case 2: primary_bus=32; break;
            case 3: primary_bus=64; break;
            default: primary_bus=0; break;
        }

                    mode1=((rows-8)&lt;&lt;2)&amp;0x1C;
                    mode1|= ((columns-8)&lt;&lt;5) &amp; 0xE0;
                    mode1|= ((ranks-1)&lt;&lt;8) ;
                    mode1|= (1&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         U32 total_size=size/8*primary_bus/sdram_widht*ranks;
         BRDC_printf(_BRDC(&quot;\nCOLUMNS \t\t%d\nROWS    \t\t%d\nBANKS   \t\t%d\nRANKS   \t\t%d\nSDRAM SIZE   \t\t%d \nSDRAM WITH \t\t%d\nPRIMARY BUS \t\t%d\nTOTAL SIZE \t\t%d [MB]\n&quot;),
                columns, rows, banks, ranks, size, sdram_widht, primary_bus, total_size );


        
         BRDC_printf(_BRDC(&quot;\nMODE1 :\t\t0x%X\n\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    



        {
            U32 mode3=0;
            if( SdramSource )
                mode3|=1;
            if( SdramFullSpeed )
                mode3|=0x20;

            if( SdramFifoOutRestart )
                mode3|=0x100;

            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    // управление источником и режимом полной скорости
        }

        
        pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0C, SdramTestSequence  );   // 0x100 - включение тестового режима





    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
     for( int kk=0; ; kk++ )
    {
        U32 status;
        U32 loop=0;
        int flag_init=0;
        for( int jj=0; jj&lt;8; jj++ )
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;

            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 200 ); loop++;

            // Проверка чтения регистра STATUS
            {
                if( 0xFFFF == status )
                {
                    BRDC_printf( _BRDC(&quot;\n\n&quot;)); 
                    throw( _BRDC( &quot;STATUS=0xFFFF - Ошибка чтения регистра STATUS&quot;));
                }
            }

            if( status &amp; 0x800) 
            {
                flag_init=1;
                break;
            }
        }
        
        if( 1==flag_init )
        {
         BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
         break;
        } else
        {
            //throw( _BRDC(&quot;Не удалось инициализировать DDR память&quot;) );
            BRDC_printf( _BRDC(&quot;Restart: %kk                  \r&quot;), kk );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; ~0x20000 );  // CONF_REG
            Sleep( 400 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; 0x20000 );   // CONF_REG
        }
    }
    {




        if( 1==SdramFifoMode )
        { // Режим FIFO 
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

            //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x14 ); // Режим FIFO
            BRDC_printf( _BRDC(&quot;\r\nРежим FIFO\r\n&quot;)  );
        } else
        { // Режим с автоматическим чтением

            // Начало активной зоны
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, SdramAzBase &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, SdramAzBase &gt;&gt; 16 );

            U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
            U32 AzEnd;

            if( -1==SdramAzSize ) 
            {
                AzEnd= SdramAzBase + size - 1;
            } else
            {
                AzEnd= SdramAzBase + SdramAzSize*(1024/4) - 1;
            }

            SdramAzSizeOfKb = (AzEnd+1-SdramAzBase)/(256);
            BRDC_printf( _BRDC(&quot;\r\nРежим с автоматическим чтением\r\n&quot;)  );
            BRDC_printf( _BRDC(&quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot;), SdramAzBase  );
            BRDC_printf( _BRDC(&quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot;), AzEnd  );
            BRDC_printf( _BRDC(&quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot;), SdramAzSizeOfKb/1024, SdramAzSize );
            
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, AzEnd &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, AzEnd &gt;&gt; 16 );

        }
    

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 2 );  // Сброс FIFO

        if( SdramFifoOutRestart )
        {
            U32 mode3=0;
            mode3=pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x0B );    
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 | 0x200 );    // сброс входного FIFO
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    
        }

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 0 );  

    }


}


//! 
#define TRDIND_ID 0x100
#define TRDIND_INSTNUM 0x107
#define TRD_DDR4_ID 0xE7

int TF_TestStrm::PrepareDDR4( void )
{
    BRDCHAR log_out[1024];
    //int ret;

    U32 ii;
    U32 trdId;
    U32 trdInst;

    U32     spd_addr[] = { 2, 3, 4, 5, 12, 13 };
    U32     spd_data[sizeof( spd_addr ) / sizeof( U32 )];
    U32     confreg;

    ////Поиск тетрады TRD_DDR4
    //for (ii = 1; ii&lt;8; ii++)
    //{
    //  trdId = pBrd-&gt;RegPeekInd( ii, TRDIND_ID );
    //  if (trdId == TRD_DDR4_ID)
    //  {
    //      trdInst = pBrd-&gt;RegPeekInd( ii, TRDIND_INSTNUM );
    //      if (trdInst == m_SdramInst)
    //      {
    //          trdDDR4 = ii;
    //          break;
    //      }
    //  }
    //}

    //if (trdDDR4 == 0)
    //{
    //  BRDC_printf( _BRDC( &quot;ERROR : Тетрада DDR4 не нейдена \n&quot; ) );
    //  return -1;
    //}
    //else
    //  BRDC_printf( _BRDC( &quot;Номер тетрада DDR4 : %d\n&quot; ), trdDDR4 );

    U32 trdDDR4 = this-&gt;trdNo;

    // Сброс тетрады 
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 1 );
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 0 );

    //Чтение данных ПЗУ SPD

    for (ii = 0; ii&lt;sizeof( spd_addr ) / sizeof( U32 ); ii++)
    {
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_ADDR, spd_addr[ii] );
        //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_SPD_CTRL, 1);
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_CTRL, 2 );

        spd_data[ii] = pBrd-&gt;RegPeekInd( trdDDR4, TRDIND_SPD_DATA );
    }

    // Byte 2
    // Проверка типа памяти (DDR4 SDRAM - 0xC) 
    spd_data[0] &amp;= 0xFF;
    if (spd_data[0] != 0xC)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Неверный тип памяти (0x%X). Ожидается 0xC\r\n&quot; ), spd_data[0] );
        throw(log_out);
    }

    // Byte 3
    // Проверка типа модуля
    spd_data[1] &amp;= 0x7;
    if (spd_data[1] != 0x3)
    {
        switch (spd_data[1])
        {
        case 0x0:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UNDEFINED\&quot;\r\n&quot; ) );
            break;
        case 0x1:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;RDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x2:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x3: //тип модуля (SO-DIMM - 0x3)
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;SODIMM\&quot;\r\n&quot; ) );
            break;
        case 0x4:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;LRDIMM\&quot;\r\n&quot; ) );
            break;
        default: break;
        }
    }

    // Byte 4
    // Total SDRAM capacity, in megabits
    U32 sdram_capacity;
    switch (spd_data[2] &amp; 0xF)
    {
    case 0:
        sdram_capacity = 256;
        break;
    case 1:
        sdram_capacity = 512;
        break;
    case 2:
        sdram_capacity = 1024;
        break;
    case 3:
        sdram_capacity = 2048;
        break;
    case 4:
        sdram_capacity = 4096;
        break;
    case 5:
        sdram_capacity = 8198;
        break;
    case 6:
        sdram_capacity = 16384;
        break;
    case 7:
        sdram_capacity = 32768;
        break;
    case 8:
        sdram_capacity = 12288; // 12Gb
        break;
    case 9:
        sdram_capacity = 24576; // 24Gb
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти, Мбит):&quot; ), sdram_capacity );

    U32 bank_addr_bits = (spd_data[2] &gt;&gt; 4) &amp; 0x3;
    bank_addr_bits += 2;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса банка):&quot; ), bank_addr_bits );

    U32 bank_group_bits = (spd_data[2] &gt;&gt; 6) &amp; 0x3;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число груп банков):&quot; ), bank_group_bits );


    // Byte 5
    U32 col_addr_bits = spd_data[3] &amp; 0x7;
    col_addr_bits += 9;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса колонки):&quot; ), col_addr_bits );

    U32 row_addr_bits = (spd_data[3] &gt;&gt; 3) &amp; 0x7;
    row_addr_bits += 12;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса строки):&quot; ), row_addr_bits );


    // Byte 12
    // Организация модуля
    U32 sdram_width;
    switch (spd_data[4] &amp; 0x7)
    {
    case 0:
        sdram_width = 4;
        break;
    case 1:
        sdram_width = 8;
        break;
    case 2:
        sdram_width = 16;
        break;
    case 3:
        sdram_width = 32;
        break;
    default:;
    }
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины памяти):&quot; ), sdram_width );

    // Number of Package Panks per DIMM
    U32 ranks = (spd_data[4] &gt;&gt; 3) &amp; 0x7;
    ranks += 1;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число ранков):&quot; ), ranks );

    // Byte 13
    // Module Memory Bus Width
    U32 primary_bus_width;
    switch (spd_data[5] &amp; 0x7)
    {
    case 0:
        primary_bus_width = 8;
        break;
    case 1:
        primary_bus_width = 16;
        break;
    case 2:
        primary_bus_width = 32;
        break;
    case 3:
        primary_bus_width = 64;
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины модуля):&quot; ), primary_bus_width );

    U32 module_capacity = (sdram_capacity / 8)*(primary_bus_width / sdram_width)*ranks;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти модуля МБайт)&quot; ), module_capacity );

    //g_SdramSize = module_capacity * 262144;

    U32 mode1 = 0;
    mode1 |= ((row_addr_bits - 8) &amp; 0x7) &lt;&lt; 2;
    mode1 |= ((col_addr_bits - 8) &amp; 0x7) &lt;&lt; 5;
    mode1 |= (ranks == 1) ? 0 : 0x100;
    mode1 |= 0x2200;

    // Разрешение инициализации памяти
    //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_MODE1, 0);
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE1, mode1 );

    // Ожидание окончания инициализации памяти DDR4
    BRDC_printf( _BRDC( &quot;\n\t%-46s\n&quot; ), _BRDC( &quot;Инициализации модуля DDR4...&quot; ) );
    int attempt;
    int attempt_max = 100;
    U32 status;

    for (attempt = 0; attempt&lt;attempt_max; attempt++)
    {
        status = pBrd-&gt;RegPeekDir( trdDDR4, TRDREG_STATUS );

        if (status &amp; 0x800)
            break;
        else
            Sleep( 100 );
    }

    if (attempt == attempt_max)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Первышен интервал ожидания инициализации модуля DDR4\r\n&quot; ) );
        throw(log_out);
    }

    if (SdramFifoMode == 1)
    {
        // Установка режима FIFO
        U32 mode2 = 0x10; // FIFO_MODE
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );
        BRDC_printf( _BRDC( &quot;\t%-46s\n&quot; ), _BRDC( &quot;Режим FIFO&quot; ) );
    }
    else
    {
        // Режим активной зоны
        U32 mode2 = 0;
        //Установка блокировки сброса входного FIFO
        //mode2 |= (SdramFifoInRstBlock == 1) ? 0x100 : 0;
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );

        U32 azbase_reg_l = SdramAzBase &amp; 0xFFFF;
        U32 azbase_reg_h = (SdramAzBase &gt;&gt; 16) &amp; 0xFFFF;

        U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
        U32 AzEnd;

        if (-1 == SdramAzSize)
        {
            AzEnd = SdramAzBase + size - 1;
        }
        else
        {
            AzEnd = SdramAzBase + SdramAzSize*(1024 / 4) - 1;
        }

        SdramAzSizeOfKb = (AzEnd + 1 - SdramAzBase) / (256);
        BRDC_printf( _BRDC( &quot;\r\nРежим с автоматическим чтением\r\n&quot; ) );
        BRDC_printf( _BRDC( &quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot; ), SdramAzBase );
        BRDC_printf( _BRDC( &quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot; ), AzEnd );
        BRDC_printf( _BRDC( &quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    } </div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad528f48b4605050fd70ea826323134f7">isFdspMgtReady</a> )</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    {</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 8, 0x3E0, 0x10 );</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;    }</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;    {</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;        U32 st4, st5, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1e2b95a7f664e6caf127a4f1a7d5f91e">lc_status</a>, rm_status;</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;        st4=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekDir( 4, 0 );</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;        st5=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekDir( 5, 0 );</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1e2b95a7f664e6caf127a4f1a7d5f91e">lc_status</a> = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( 8, 0x201 );</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;        rm_status = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( 8, 0x2C1 );</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;        <span class="comment">//BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 1  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;        <span class="comment">//getch();</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;    }</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;    {</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;        U32 mode0 = 0x20 | <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1a5a0dc10a3cd8b6d39b399c49679298">m_MaskMode0</a>;</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#ab369dd47a6649629925d44759de6a002">trd</a>, 0, mode0 );</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;    }</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a2a57ee36f3ea3f62b58bb4f7f213b7b3">isAdcPrepare</a> )</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;    {</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;        U32 mode0 = 0x20 | <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1a5a0dc10a3cd8b6d39b399c49679298">m_MaskMode0</a>;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 4, 0, mode0 );</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;    }</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;    {</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;        U32 st4, st5, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1e2b95a7f664e6caf127a4f1a7d5f91e">lc_status</a>, rm_status;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;        st4=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekDir( 4, 0 );</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;        st5=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekDir( 5, 0 );</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1e2b95a7f664e6caf127a4f1a7d5f91e">lc_status</a> = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( 8, 0x201 );</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;        rm_status = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( 8, 0x2C1 );</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;        <span class="comment">//BRDC_printf( _BRDC(&quot;\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n # 2  ST4: 0x%.4X ST5: 0x%.4X  LC: 0x%.4X  RM: 0x%.4X\n&quot;), st4, st5, lc_status, rm_status  );</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;        <span class="comment">//getch();</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;    }</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae92a0f6bd87af7e5a776afa492c4a739">flagFirstBlock</a>=0;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#aca6f7f4d9b8bd22231c4789482e3f72e">time_last</a>=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a5eb91a75f83c7d3a099715499fc51612">time_start</a>=GetTickCount();</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a53eeae11a9087ad981467da81a0013e1">sdram0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#aca6f7f4d9b8bd22231c4789482e3f72e">time_last</a>=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a53eeae11a9087ad981467da81a0013e1">sdram0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a5eb91a75f83c7d3a099715499fc51612">time_start</a>=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a5eb91a75f83c7d3a099715499fc51612">time_start</a>;</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a9f520fa2b93bc6cf773570b6ccfaa18c">sdram1</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#aca6f7f4d9b8bd22231c4789482e3f72e">time_last</a>=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a9f520fa2b93bc6cf773570b6ccfaa18c">sdram1</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a5eb91a75f83c7d3a099715499fc51612">time_start</a>=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a5eb91a75f83c7d3a099715499fc51612">time_start</a>;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a4d08390722567bc9aa8d0bdeab75828b">mgt</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#aca6f7f4d9b8bd22231c4789482e3f72e">time_last</a>=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a4d08390722567bc9aa8d0bdeab75828b">mgt</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a5eb91a75f83c7d3a099715499fc51612">time_start</a>=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a5eb91a75f83c7d3a099715499fc51612">time_start</a>;        </div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;    U32 current_time;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    <span class="keywordflow">for</span>( ; ; )</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;    {</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;        <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a0fa83963d05392ab239391e1d66b23a0">Terminate</a> )</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;        {</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;            <span class="comment">//printf( &quot;\nTerminate=%d\n&quot;, Terminate );</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;        }</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ac41e453952ae5e9a9390e55fb9f6598d">ReceiveData</a>( &amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a> );</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;        current_time = GetTickCount();</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ac833566d0db64e1f488375092955c87b">CalculateVelocity</a>( &amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a53eeae11a9087ad981467da81a0013e1">sdram0</a>, current_time, 10000, 2 );</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ac833566d0db64e1f488375092955c87b">CalculateVelocity</a>( &amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a9f520fa2b93bc6cf773570b6ccfaa18c">sdram1</a>, current_time, 10000, 2 );</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ac833566d0db64e1f488375092955c87b">CalculateVelocity</a>( &amp;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a4d08390722567bc9aa8d0bdeab75828b">mgt</a>, current_time, 10000, 1 );</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;        <span class="comment">//Sleep( 100 );</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;    }</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#adb84f3e842db8fffe2f48118b7367b98">isWriteFile</a> )</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aae0978fedd08e5d07f22a8a6a893e5ef">BufWriteStop</a>();</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#ab369dd47a6649629925d44759de6a002">trd</a>, 0, 0 );</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab8495046c7cf04c303d28a8c835ebcac">isTestCtrl</a> )</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;    {</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 1, 0x1E, 0 );</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 1, 0x1C, 0 );</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;    }</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;StreamStop( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a30c0e98eb7e0c3d4a9f4af22a2dc0630">Strm</a> );</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;    Sleep( 10 );</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#ab369dd47a6649629925d44759de6a002">trd</a>, 0, 2 );</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;    Sleep( 10 );</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a09fd7dccbfeeb54704f3de838241f1de">TRDIND_LC_FLAG</a>, 0 ); </div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;    Sleep( 1400 );</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;    <span class="comment">//pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); </span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a0ffbe61b86d1fa8e4ec44bbadcc8c9ef">TRDIND_SPD_DEVICE</a>, 0 );   </div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;    </div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1e2b95a7f664e6caf127a4f1a7d5f91e">lc_status</a>=4;</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;    Sleep( 100 );</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;    <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;}</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;</div><div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#ac41e453952ae5e9a9390e55fb9f6598d"> 1263</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ac41e453952ae5e9a9390e55fb9f6598d">TF_TestStrm::ReceiveData</a>(  <a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html">ParamExchange</a> *pr )</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;{</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;    U32 *ptr;</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;    U32 *ptrBlock;</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;    U32 mode=0;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;    mode |= pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a96c14327d6a707bab070f44b56c5535b">DataType</a>&lt;&lt;8;</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;    mode |= pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#aef83b35db5cace575879c926380223ba">DataFix</a>&lt;&lt;7;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    <span class="keywordtype">int</span> ret;</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;    <span class="keywordtype">int</span> kk;</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;    <span class="comment">//pr-&gt;BlockRd++;</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;    <span class="comment">//Sleep( 10 );</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;    <span class="comment">//return;</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;    <span class="keywordflow">for</span>( kk=0; kk&lt;16; kk++ )</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;    {</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;        <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a0fa83963d05392ab239391e1d66b23a0">Terminate</a> )</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;        {</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;        }</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;        ret=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;StreamGetBuf( pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a30c0e98eb7e0c3d4a9f4af22a2dc0630">Strm</a>, &amp;ptr );</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;        <span class="keywordflow">if</span>( ret )</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;        { <span class="comment">// Проверка буфера стрима</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;            <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afaf2a140872e0d0187746eccd76c6a59">m_TimeBlockIndex</a>&lt;32 )</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;            {</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;                U32 curr_time = GetTickCount();</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;                <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a449ce128655acc5d1569ecb9e7336264">m_TimeBlockReceive</a>[<a class="code" href="../../d3/d65/class_t_f___test_strm.html#afaf2a140872e0d0187746eccd76c6a59">m_TimeBlockIndex</a>]=curr_time;</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;                <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afaf2a140872e0d0187746eccd76c6a59">m_TimeBlockIndex</a>++;</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;            }</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a4a4fed764c687b66ef01058726be354a">m_ptrCurrentBlock</a> = ptr;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;            <span class="keywordflow">if</span>( (6==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">isTest</a>) || (7==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">isTest</a>) || (8==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">isTest</a>) || (9==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">isTest</a>))</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;                pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a09903ea0588d6b471e51a372bf914f86">testBuf</a>.chn_start();</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;            SetEvent( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#abee4f7f313178f3799835e93690fe210">m_EventCheck0Start</a> );</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;            <span class="comment">//SetEvent( m_EventCheck1Start );</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;            <span class="comment">//SetEvent( m_EventCheck2Start );</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;            <span class="comment">//SetEvent( m_EventCheck3Start );</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;            <span class="keywordflow">if</span>( 0==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae92a0f6bd87af7e5a776afa492c4a739">flagFirstBlock</a> )</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;            {</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;                <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a70eed7dd31f9321004828fe3b4f0332d">currentTime</a>=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#aca6f7f4d9b8bd22231c4789482e3f72e">time_last</a>=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a5eb91a75f83c7d3a099715499fc51612">time_start</a>=GetTickCount();</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;                <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae92a0f6bd87af7e5a776afa492c4a739">flagFirstBlock</a>=1;</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;                FILE *outFile = fopen( <span class="stringliteral">&quot;first_data.bin&quot;</span>, <span class="stringliteral">&quot;wb&quot;</span> );</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;                fwrite(  ptr, 32768, 1, outFile );</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;                fclose( outFile );</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;            }</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;            <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#adb84f3e842db8fffe2f48118b7367b98">isWriteFile</a> )</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;            {</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;                ret=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#af0124eaebc34d4a0e4450a85f4e5334c">BufWrite</a>( ptr, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a43fe528ec9cd0a24ad0b24e0660aa5bf">SizeBuferOfBytes</a> );</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;                <span class="keywordflow">if</span>( ret )</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;                    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#acaf2c1f54ec3b8e973000d42ffe3d680">Stop</a>();</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;            }</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;            <span class="keywordflow">for</span>( <span class="keywordtype">int</span> ii=0; ii&lt;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#adaf759c8b40c5b4684952ff6a908a150">CntBlockInBuffer</a>; ii++ )</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;            {</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;                ptrBlock=ptr+ii*<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a11b6d63543d5d59c3d2d38a5a8f10110">SizeBlockOfWords</a>;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;                <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a76dd4ab28dab5f3dc57d3250c49faf9f">isIsvi</a> )</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;                    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a0de18ea1c76f2668fe92654c817fbca3">IsviStep</a>( ptrBlock );</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;                <span class="keywordflow">if</span>( 1==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">isTest</a> )</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;                    pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a09903ea0588d6b471e51a372bf914f86">testBuf</a>.buf_check_psd( ptrBlock, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a11b6d63543d5d59c3d2d38a5a8f10110">SizeBlockOfWords</a> );</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;                    <span class="comment">//int a=0;</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;                <span class="keywordflow">else</span> <span class="keywordflow">if</span>( 2==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">isTest</a> )</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;                    pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a09903ea0588d6b471e51a372bf914f86">testBuf</a>.buf_check( ptrBlock, pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a70c2172dcad6f4fd04895a8e89f6f09f">BlockRd</a>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a11b6d63543d5d59c3d2d38a5a8f10110">SizeBlockOfWords</a>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ac6642807663699049d4dbde69bbf357b">BlockMode</a> );</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;                <span class="keywordflow">else</span> <span class="keywordflow">if</span>( 6==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">isTest</a> )</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;                    pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a09903ea0588d6b471e51a372bf914f86">testBuf</a>.buf_check_psd128_low( ptrBlock, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a11b6d63543d5d59c3d2d38a5a8f10110">SizeBlockOfWords</a> );</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;                <span class="keywordflow">else</span> <span class="keywordflow">if</span>( 7==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">isTest</a> )</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;                {</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;                    pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a09903ea0588d6b471e51a372bf914f86">testBuf</a>.buf_check_psd256( ptrBlock, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a11b6d63543d5d59c3d2d38a5a8f10110">SizeBlockOfWords</a>, 0 );</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;                    pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a09903ea0588d6b471e51a372bf914f86">testBuf</a>.buf_check_psd256( ptrBlock, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a11b6d63543d5d59c3d2d38a5a8f10110">SizeBlockOfWords</a>, 1 );</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;                }</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;                <span class="keywordflow">else</span> <span class="keywordflow">if</span>( 8==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">isTest</a> )</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;                {</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;                    <span class="comment">//pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;                    <span class="comment">//pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;                    <span class="comment">//Sleep(1);</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;                }</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;                <span class="keywordflow">else</span> <span class="keywordflow">if</span>( 9==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">isTest</a> )</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;                {</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;                    <span class="comment">//pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;                    <span class="comment">//pr-&gt;testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;                    <span class="comment">//Sleep(1);</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;                    <span class="keywordtype">int</span> ret;</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;                    ret=pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a09903ea0588d6b471e51a372bf914f86">testBuf</a>.buf_check_cnt256_single( ptrBlock, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a11b6d63543d5d59c3d2d38a5a8f10110">SizeBlockOfWords</a> );</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;                    <span class="comment">//if( ret )</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;                    <span class="comment">//  this-&gt;Stop();</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;                }</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;                pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a70c2172dcad6f4fd04895a8e89f6f09f">BlockRd</a>++;</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;            }</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;             <span class="keywordflow">if</span>( (6==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">isTest</a>) || (7==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">isTest</a>) || (8==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">isTest</a>) )</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;             {</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;                <span class="keywordtype">int</span> flag1=0;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;                <span class="keywordtype">int</span> flag2=0;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;                <span class="keywordtype">int</span> flag3=0;</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;                Sleep(1);</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;                HANDLE aHandle[4] = { <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ade58fa1ccd1a4d6eeeb7f55b271bb24a">m_EventCheck0Result</a>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aa03c7ca367e0fc08de6201dae0a67c34">m_EventCheck1Result</a>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a446c65ad8fd578d9e422b46312887bdd">m_EventCheck2Result</a>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a3dc1a4aeb91e32b1353398a83d4772a5">m_EventCheck3Result</a> };</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;                <span class="keywordflow">for</span>( ; ; )</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;                {</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;                    <span class="comment">//int ret1=WaitForSingleObject( m_EventCheck1Result, 0 );</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;                    <span class="comment">//int ret2=WaitForSingleObject( m_EventCheck2Result, 0 );</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;                    <span class="comment">//int ret3=WaitForSingleObject( m_EventCheck3Result, 0 );</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;                    ret = WaitForMultipleObjects( 1, aHandle, TRUE, 200 );</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;                    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a0fa83963d05392ab239391e1d66b23a0">Terminate</a> )</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;                    {</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;                        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;                    }</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;                    <span class="keywordflow">if</span>( (WAIT_OBJECT_0&lt;=ret) &amp;&amp; ((WAIT_OBJECT_0+3)&gt;=ret) )</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;                    {</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;                        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;                    }</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;                    <span class="comment">//Sleep(1);</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;                }</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;             }</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;            <span class="keywordflow">if</span>( (6==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">isTest</a>) || (7==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">isTest</a>) || (8==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">isTest</a>) || (9==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">isTest</a>))</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;                pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a09903ea0588d6b471e51a372bf914f86">testBuf</a>.chn_step();</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;            <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a819c160c4d72a54eb7c56ae4dc7218f6">m_isFillAfterCheck</a> )</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;            {</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;                U32 *dst=ptr;</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;                <span class="keywordflow">for</span>( <span class="keywordtype">int</span> ii=0; ii&lt;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a11b6d63543d5d59c3d2d38a5a8f10110">SizeBlockOfWords</a>*<a class="code" href="../../d3/d65/class_t_f___test_strm.html#adaf759c8b40c5b4684952ff6a908a150">CntBlockInBuffer</a>; ii++ )</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;                {</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;                    *ptr++=0xBBBBBBBB;</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;                }</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;            }</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;            <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a863641e79c8da168d7aea400627e5ff7">isAgreeMode</a> )</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;            {</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;                <span class="comment">//getch();</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;                <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;StreamGetBufDone( pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a30c0e98eb7e0c3d4a9f4af22a2dc0630">Strm</a> );</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;            }</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;            <span class="keywordflow">if</span>( (<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad1fe0e1cd3ab902fd4995e5145fadf59">isRestart</a>&gt;=1) &amp;&amp; (pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a70c2172dcad6f4fd04895a8e89f6f09f">BlockRd</a>==(<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a38843104c4edaf50b8f286cb2ea9c860">CntBuffer</a>*<a class="code" href="../../d3/d65/class_t_f___test_strm.html#adaf759c8b40c5b4684952ff6a908a150">CntBlockInBuffer</a>) ) )</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;            {</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;                Sleep( 100 );</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;                <span class="keywordflow">if</span>( 0==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a376e67486b0a4ca2629e4c002e53fcd4">SdramFifoOutRestart</a> )</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;                    pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a09903ea0588d6b471e51a372bf914f86">testBuf</a>.restart();</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;                <span class="keywordflow">if</span>( 1==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad1fe0e1cd3ab902fd4995e5145fadf59">isRestart</a> )</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;                 <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a305b341288d1092e4b0fd63ebb7cadad">RestartAdc</a>();</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;                <span class="keywordflow">else</span> <span class="keywordflow">if</span>( 2==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad1fe0e1cd3ab902fd4995e5145fadf59">isRestart</a> )</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;                    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ac1bb26af6c69e71364b8224a7720bda9">RestartTrd</a>();</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;                <span class="keywordflow">else</span> <span class="keywordflow">if</span>( 3==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad1fe0e1cd3ab902fd4995e5145fadf59">isRestart</a> )</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;                    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aee25279cc424c9de4afd66a9d09e2cd7">RestartTrdAndSdram</a>();</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;            }</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;        } <span class="keywordflow">else</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;        {</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;            <span class="comment">//Sleep( 0 );</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;            pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a5c25d5e488da8052e97414d9c12db148">freeCycle</a>++;</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;        }</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;    }</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;    Sleep( 0 );</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;    </div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a70eed7dd31f9321004828fe3b4f0332d">currentTime</a> = GetTickCount();</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;    <span class="keywordflow">if</span>( (<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a70eed7dd31f9321004828fe3b4f0332d">currentTime</a> - pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#aca6f7f4d9b8bd22231c4789482e3f72e">time_last</a>)&gt;4000 )</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;    {</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;        <span class="keywordtype">float</span> t1 = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a70eed7dd31f9321004828fe3b4f0332d">currentTime</a> - pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#aca6f7f4d9b8bd22231c4789482e3f72e">time_last</a>;</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;        <span class="keywordtype">float</span> t2 = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a70eed7dd31f9321004828fe3b4f0332d">currentTime</a> - pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a5eb91a75f83c7d3a099715499fc51612">time_start</a>;</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;        <span class="keywordtype">float</span> v = 1000.0*(pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a70c2172dcad6f4fd04895a8e89f6f09f">BlockRd</a>-pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#afe6264021051396dd7b1c045cc4e117d">BlockLast</a>)*<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aa4c0ea5cd29e3dc3a7039ead1fafb29c">SizeBlockOfBytes</a>/t1;</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;        v/=1024*1024;</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;        pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a96507757efb8860707eca169af95d7b3">VelocityCurrent</a>=v;</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;        v = 1000.0*(pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a70c2172dcad6f4fd04895a8e89f6f09f">BlockRd</a>)*<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aa4c0ea5cd29e3dc3a7039ead1fafb29c">SizeBlockOfBytes</a>/t2;</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;        v/=1024*1024;</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;        pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a68e88abfc197af07d06a853174aa07e6">VelocityAvarage</a>=v;</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;        pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#aca6f7f4d9b8bd22231c4789482e3f72e">time_last</a> = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a70eed7dd31f9321004828fe3b4f0332d">currentTime</a>;</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;        pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#afe6264021051396dd7b1c045cc4e117d">BlockLast</a> = pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a70c2172dcad6f4fd04895a8e89f6f09f">BlockRd</a>;</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;        pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a436d2c668b004ad247a8e9b272dd5298">freeCycleZ</a>=pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a5c25d5e488da8052e97414d9c12db148">freeCycle</a>;</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;        pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a5c25d5e488da8052e97414d9c12db148">freeCycle</a>=0;</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;    </div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;    }</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;    <span class="comment">//Sleep(1);</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;    </div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;}</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;</div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a77c49002a3e3f8f5f3790da682aa4b57"> 1456</a></span>&#160;U32 <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a77c49002a3e3f8f5f3790da682aa4b57">TF_TestStrm::ExecuteCheck0</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;{</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;    S32 ret;</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;    <span class="keywordtype">int</span> aa=0;</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;    <span class="keywordflow">for</span>( ; ; )</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;    {</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;        ret=WaitForSingleObject( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#abee4f7f313178f3799835e93690fe210">m_EventCheck0Start</a>, 200 );</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;        <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a0fa83963d05392ab239391e1d66b23a0">Terminate</a> )</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;        {</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;        }</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;        <span class="keywordflow">if</span>( WAIT_OBJECT_0==ret )</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;        {</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;            <span class="keywordflow">for</span>( <span class="keywordtype">int</span> ii=0; ii&lt;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#adaf759c8b40c5b4684952ff6a908a150">CntBlockInBuffer</a>; ii++ )</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;            {</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;                U32 *ptrBlock=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a4a4fed764c687b66ef01058726be354a">m_ptrCurrentBlock</a>+ii*<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a11b6d63543d5d59c3d2d38a5a8f10110">SizeBlockOfWords</a>;</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;                <span class="keywordflow">if</span>( 6==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">isTest</a> ) </div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;                {</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;                    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a09903ea0588d6b471e51a372bf914f86">testBuf</a>.buf_check_psd128_high( ptrBlock, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a11b6d63543d5d59c3d2d38a5a8f10110">SizeBlockOfWords</a> );</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;                }</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;                <span class="keywordflow">if</span>( 7==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">isTest</a> ) </div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;                {</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;                    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a09903ea0588d6b471e51a372bf914f86">testBuf</a>.buf_check_psd256( ptrBlock, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a11b6d63543d5d59c3d2d38a5a8f10110">SizeBlockOfWords</a>, 2 );</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;                    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a09903ea0588d6b471e51a372bf914f86">testBuf</a>.buf_check_psd256( ptrBlock, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a11b6d63543d5d59c3d2d38a5a8f10110">SizeBlockOfWords</a>, 3 );</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;                }</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;                <span class="keywordflow">if</span>( 8==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">isTest</a> ) </div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;                {</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;                    <span class="comment">//rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;                    <span class="comment">//rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;                    <span class="comment">//rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;                    <span class="comment">//rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;                }</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;            }</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;            SetEvent( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ade58fa1ccd1a4d6eeeb7f55b271bb24a">m_EventCheck0Result</a> );</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;        }</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;    }</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;}</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;</div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#ab70dea9e446be4c8bdfe3afa9414fcad"> 1500</a></span>&#160;U32 <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab70dea9e446be4c8bdfe3afa9414fcad">TF_TestStrm::ExecuteCheck1</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;{</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;    S32 ret;</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;    <span class="keywordtype">int</span> aa=0;</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;    <span class="keywordflow">for</span>( ; ; )</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;    {</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;        ret=WaitForSingleObject( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aac92e7162a5487ad2f67257dc1f0918b">m_EventCheck1Start</a>, 200 );</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;        <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a0fa83963d05392ab239391e1d66b23a0">Terminate</a> )</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;        {</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;        }</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;        <span class="keywordflow">if</span>( WAIT_OBJECT_0==ret )</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;        {</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;            <span class="keywordflow">for</span>( <span class="keywordtype">int</span> ii=0; ii&lt;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#adaf759c8b40c5b4684952ff6a908a150">CntBlockInBuffer</a>; ii++ )</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;            {</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;                U32 *ptrBlock=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a4a4fed764c687b66ef01058726be354a">m_ptrCurrentBlock</a>+ii*<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a11b6d63543d5d59c3d2d38a5a8f10110">SizeBlockOfWords</a>;</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;                <span class="keywordflow">if</span>( 6==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">isTest</a> ) </div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;                {</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;                    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a09903ea0588d6b471e51a372bf914f86">testBuf</a>.buf_check_psd128_high( ptrBlock, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a11b6d63543d5d59c3d2d38a5a8f10110">SizeBlockOfWords</a> );</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;                }</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;                <span class="keywordflow">if</span>( 7==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">isTest</a> ) </div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;                {</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;                    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a09903ea0588d6b471e51a372bf914f86">testBuf</a>.buf_check_psd256( ptrBlock, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a11b6d63543d5d59c3d2d38a5a8f10110">SizeBlockOfWords</a>, 1 );</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;                    <span class="comment">//rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;                }</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;                <span class="keywordflow">if</span>( 8==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">isTest</a> ) </div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;                {</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;                    <span class="comment">//rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 0 );</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;                    <span class="comment">//rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 1 );</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;                    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a09903ea0588d6b471e51a372bf914f86">testBuf</a>.buf_check_cnt256( ptrBlock, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a11b6d63543d5d59c3d2d38a5a8f10110">SizeBlockOfWords</a>, 2 );</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;                    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a09903ea0588d6b471e51a372bf914f86">testBuf</a>.buf_check_cnt256( ptrBlock, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a11b6d63543d5d59c3d2d38a5a8f10110">SizeBlockOfWords</a>, 3 );</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;                }</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;            }</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;            SetEvent( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aa03c7ca367e0fc08de6201dae0a67c34">m_EventCheck1Result</a> );</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;        }</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;    }</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;}</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;</div><div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a82f13cf7ef21c36b8665cddf750d3276"> 1543</a></span>&#160;U32 <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a82f13cf7ef21c36b8665cddf750d3276">TF_TestStrm::ExecuteCheck2</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;{</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;    S32 ret;</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;    <span class="keywordtype">int</span> aa=0;</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;    <span class="keywordflow">for</span>( ; ; )</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;    {</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;        ret=WaitForSingleObject( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a4efc76ed7be7a3514f6e05c518c02348">m_EventCheck2Start</a>, 200 );</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;        <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a0fa83963d05392ab239391e1d66b23a0">Terminate</a> )</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;        {</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;        }</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;        <span class="keywordflow">if</span>( WAIT_OBJECT_0==ret )</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;        {</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;            <span class="keywordflow">for</span>( <span class="keywordtype">int</span> ii=0; ii&lt;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#adaf759c8b40c5b4684952ff6a908a150">CntBlockInBuffer</a>; ii++ )</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;            {</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;                U32 *ptrBlock=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a4a4fed764c687b66ef01058726be354a">m_ptrCurrentBlock</a>+ii*<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a11b6d63543d5d59c3d2d38a5a8f10110">SizeBlockOfWords</a>;</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;                <span class="keywordflow">if</span>( 6==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">isTest</a> ) </div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;                {</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;                    <span class="comment">//rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;                }</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;                <span class="keywordflow">if</span>( 7==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">isTest</a> ) </div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;                {</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;                    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a09903ea0588d6b471e51a372bf914f86">testBuf</a>.buf_check_psd256( ptrBlock, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a11b6d63543d5d59c3d2d38a5a8f10110">SizeBlockOfWords</a>, 2 );</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;                    <span class="comment">//rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 3 );</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;                }</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;                <span class="keywordflow">if</span>( 8==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">isTest</a> ) </div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;                {</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;                    <span class="comment">//rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;                    <span class="comment">//rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;                }</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;            }</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;            SetEvent( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a446c65ad8fd578d9e422b46312887bdd">m_EventCheck2Result</a> );</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;        }</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;    }</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;}</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;</div><div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#acc6bd6160c18b8cf2a2b88db27880d73"> 1585</a></span>&#160;U32 <a class="code" href="../../d3/d65/class_t_f___test_strm.html#acc6bd6160c18b8cf2a2b88db27880d73">TF_TestStrm::ExecuteCheck3</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;{</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;    S32 ret;</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;    <span class="keywordtype">int</span> aa=0;</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;    <span class="keywordflow">for</span>( ; ; )</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;    {</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;        ret=WaitForSingleObject( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aff8d579de755fc606c60c05fcda01723">m_EventCheck3Start</a>, 200 );</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;        <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a0fa83963d05392ab239391e1d66b23a0">Terminate</a> )</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;        {</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;        }</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;        <span class="keywordflow">if</span>( WAIT_OBJECT_0==ret )</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;        {</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;            <span class="keywordflow">for</span>( <span class="keywordtype">int</span> ii=0; ii&lt;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#adaf759c8b40c5b4684952ff6a908a150">CntBlockInBuffer</a>; ii++ )</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;            {</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;                U32 *ptrBlock=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a4a4fed764c687b66ef01058726be354a">m_ptrCurrentBlock</a>+ii*<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a11b6d63543d5d59c3d2d38a5a8f10110">SizeBlockOfWords</a>;</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;                <span class="keywordflow">if</span>( 6==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">isTest</a> ) </div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;                {</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;                    <span class="comment">//rd0.testBuf.buf_check_psd128_high( ptrBlock, SizeBlockOfWords );</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;                }</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;                <span class="keywordflow">if</span>( 7==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">isTest</a> ) </div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;                {</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;                    <span class="comment">//rd0.testBuf.buf_check_psd256( ptrBlock, SizeBlockOfWords, 2 );</span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;                    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a09903ea0588d6b471e51a372bf914f86">testBuf</a>.buf_check_psd256( ptrBlock, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a11b6d63543d5d59c3d2d38a5a8f10110">SizeBlockOfWords</a>, 3 );</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;                }</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;                <span class="keywordflow">if</span>( 8==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">isTest</a> ) </div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;                {</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;                    <span class="comment">//rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 2 );</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;                    <span class="comment">//rd0.testBuf.buf_check_cnt256( ptrBlock, SizeBlockOfWords, 3 );</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;                }</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;            }</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;            SetEvent( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a3dc1a4aeb91e32b1353398a83d4772a5">m_EventCheck3Result</a> );</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;        }</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;    }</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;}</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;</div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a8f504fb3f2d4b56318f3f00c36e2ba69"> 1627</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a8f504fb3f2d4b56318f3f00c36e2ba69">TF_TestStrm::PrepareAdm</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;{</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;    U32 trd=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab73148e294c0a3da580d5bff6f18ed39">trdNo</a>;</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;    U32 ii;</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;    U32 id, id_mod, ver;</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;    BRDC_printf( _BRDC(<span class="stringliteral">&quot;\nПодготовка тетрады n&quot;) );


    id = pBrd-&gt;RegPeekInd( trd, 0x100 );
    id_mod = pBrd-&gt;RegPeekInd( trd, 0x101 );
    ver = pBrd-&gt;RegPeekInd( trd, 0x102 );

    //pBrd-&gt;RegPokeInd( trd, 0, 0x2038 );

    BRDC_printf( _BRDC(&quot;\nТетрада %d  ID: 0x%.2X MOD: %d  VER: %d.%d \n\n&quot;),
        trd, id, id_mod, (ver&gt;&gt;8) &amp; 0xFF, ver&amp;0xFF );

    BRDC_printf( _BRDC(&quot; Сброс тетрады TRD %2d &quot;), trd );
    pBrd-&gt;RegPokeInd( trd, 0, 1 );
    for( int ii=1; ii&lt;32; ii++ )
    {
        pBrd-&gt;RegPokeInd( trd, ii, 0 );
    }
    pBrd-&gt;RegPokeInd( trd, 0, 0 );
    BRDC_printf( _BRDC(&quot; - Ok\n&quot;) );


    {
        U32 reg2F0;
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x4383 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x000 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );
        reg2F0 = pBrd-&gt;RegPeekInd( 4, 0x2F0 );
        pBrd-&gt;RegPokeInd( 4, 0x2F0, 0x300 );

    }

    //if( fnameDDS )
    //  PrepareDDS();


    if( isMainTest )
        PrepareMain();


    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( isTestCtrl )
        PrepareTestCtrl();
    

    //if( isFMC )
    //  PrepereFMC();

    if( isAdcPrepare )
        PrepareAdc( m_sAdcIni );

    if( isAdmReg )
        PrepareAdmReg( fnameAdmReg, 1 );

    if( 1==isSdram )
        PrepareDDR3();

    if(2==isSdram )
        PrepareSDRAM();

    if(4 == isSdram)
        PrepareDDR4();

    if( isFdsp )
        PrepareFDSP();

    IsviStatus=0;
    IsviCnt=0;
    isIsvi=0;
    if( fnameIsvi )
    {
        IsviStatus=1;
        isIsvi=1;
    }
    /*
    pBrd-&gt;RegPokeInd( trd, 25, 3 );
    pBrd-&gt;RegPokeInd( trd, 16, 3 );
    pBrd-&gt;RegPokeInd( trd, 0x13, 0);
    pBrd-&gt;RegPokeInd( trd, 28, 0 );
    */
    //pBrd-&gt;RegPokeInd( trd, 0x1B, 0x100 );

//      pBrd-&gt;RegPokeInd( trdSdram, 0, 1 );

    //PrepareSwitch();

}




//! Подготовка MAIN
void TF_TestStrm::PrepareMain( void )
{

    BRDC_printf( _BRDC(&quot;В тетраде MAIN установлен режим формирования псевдослучайной последовательности\n&quot;) );
    pBrd-&gt;RegPokeInd( 0, 12, 1 );  // Регистр TEST_MODE[0]=1 - режим формирования псевдослучайной последовательности
    pBrd-&gt;RegPokeInd( 0, 0, 2 );   // Сброс FIFO - перевод в начальное состояние
 Sleep( 1 );
    pBrd-&gt;RegPokeInd( 0, 0, 0 );
    Sleep( 1 );
}

void TF_TestStrm::IsviStep( U32* ptr )
{
    int ii;
    if( (1==IsviStatus) || (4==IsviStatus ) )
    {
        for( ii=0; ii&lt;SizeBlockOfWords; ii++ ) bufIsvi[ii]=ptr[ii];
        IsviStatus++;
    }
}

void TF_TestStrm::WriteFlagSinc(int flg, int isNewParam)
{
    int fs = -1;
    int val[2];

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    val[0] = flg;
    val[1] = isNewParam;
    write( fs, val, 8 );
    close( fs );
}

int  TF_TestStrm::ReadFlagSinc(void)
{
    int fs = -1;
    int flg;

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    read( fs, &amp;flg, 4 );
    close( fs );

    return flg;
}

void TF_TestStrm::WriteDataFile( U32 *pBuf, U32 sizew )
{
    char fname[256];
    sprintf( fname, &quot;%s.bin&quot;, fnameIsvi );
    int     fl = sopen(fname, O_WRONLY|O_BINARY|O_CREAT|O_TRUNC, SH_DENYNO, S_IWRITE|S_IREAD);
    U32     ii;

    if( fl==-1 )
    {
        return;
    }

    
    write( fl, pBuf, sizew*4 );

    write( fl, IsviHeaderStr, IsviHeaderLen );

    close( fl );
}


U32 TF_TestStrm::ExecuteIsvi( void )
{
    for( ; ; )
    {
        if( Terminate )
        {
            break;
        }


        int ii;
        int rr;
        switch( IsviStatus )
        {
            case 2: // Подготовка суффикса
                {
                    IsviHeaderStr[0]=0;
                    /*
                    switch( IsviHeaderMode )
                    {
                        case 1:  SetFileHeaderDdc( SizeBlockOfWords, IsviHeaderStr ); break;
                        case 2:  SetFileHeaderAdc( SizeBlockOfWords, IsviHeaderStr ); break;
                    }
                    */
                    IsviHeaderLen = strlen( IsviHeaderStr );
                    WriteFlagSinc(0,0);
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0xffffffff);

                    IsviCnt++;
                    IsviStatus=3;
                }
                break;

            case 3:
                {
                  rr=ReadFlagSinc();
                  if( 0==rr )
                      IsviStatus=4;

                }
                break;

            case 4:
                // Ожидание получения данных
                Sleep( 100 );
                break;

            case 5:
                {
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0 );
                    IsviStatus=3;
                    IsviCnt++;
                }
                break;

        }

        Sleep( 100 );
    }
    IsviStatus=100;
    return 0;
}

/*
//! Подготовка DDS
void TF_TestStrm::PrepareDDS( void )
{

    if( pDds )
        delete pDds;

    pDds = new TF_TestDDS( fnameDDS );
}
*/

#define TRD_CTRL 1

#define REG_MUX_CTRL  0x0F
#define REG_GEN_CNT1  0x1A
#define REG_GEN_CNT2  0x1B
#define REG_GEN_CTRL  0x1E
#define REG_GEN_SIZE  0x1F
#define TRD_DIO_IN    6
#define TRD_CTRL      1
//#define TRD_DIO_IN
//! Подготовка TEST_CTRL

void TF_TestStrm::PrepareTestCtrl( void )
{
    U32 trd=1;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады TEST_CTRL\n&quot;) );

    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( !isFifoRdy )
        BlockMode |=0x1000;

    U32 block_mode=BlockMode;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 1 );

          //U32 mode0=pBrd-&gt;RegPeekInd( TRD_DIO_IN, 0 );
         // pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 2 );

          Sleep( 1 );

          //pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_MUX_CTRL, 1 );

          U32  val=SizeBlockOfBytes/4096;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_SIZE, val );

          if( block_mode &amp; 0x80 )
          {
            BRDC_printf( _BRDC(&quot;Используется сокращённая тестовая последовательность\r\n&quot;) );
          } else
          {
            BRDC_printf( _BRDC(&quot;Используется полная тестовая последовательность\r\n&quot;) );
          }


          if( Cnt1 || Cnt2 )
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, Cnt1 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, Cnt2 );
            float sp=1907.348632812 * (Cnt1-1)/(Cnt1+Cnt2-2);
            BRDC_printf( _BRDC(&quot;Установлено ограничение скорости формирования потока:  %6.1f МБайт/с \r\nREG_CNT1=%d  REGH_CNT2=%d   \r\n&quot;), sp, Cnt1, Cnt2 );
            if( block_mode&amp;0x1000 )
            {
             BRDC_printf( _BRDC(&quot;Установлен режим без ожидания готовности FIFO\r\n\r\n&quot;) );
            } else
            {
             BRDC_printf( _BRDC(&quot;Установлено ожидание готовности FIFO \r\n\r\n&quot;)        );
            }
          }  else
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, 0 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, 0 );
            BRDC_printf( _BRDC(&quot;Установлено формирование потока на максимальной скорости: 1907 МБайт/с \r\nУстановлено ожидание готовности FIFO \r\n\r\n&quot;)        );
          }


}

//! Запуск TestCtrl
void TF_TestStrm::StartTestCtrl( void )
{

          U32 ctrl=0x20;
          ctrl|=BlockMode;
          if( Cnt1 || Cnt2 )
           ctrl|=0x40;

          if( !isFifoRdy )
              ctrl |=0x1000;
        //  ctrl&amp;= ~0x1000;
         //BRDC_printf( &quot;TEST_CTRL: REG_GEN_CTRL = 0x%.4X \r\n&quot;, ctrl );
                
         pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, ctrl );  // Запуск DIO_IN

         //U32 mode0=pBrd-&gt;RegPeekInd( 6, 0 );  
         //mode0 |=0x30;
         //pBrd-&gt;RegPokeInd( 6, 0, mode0 );     // Запуск DIO_IN


}

//! Подготовка SDRAM
void TF_TestStrm::PrepareSDRAM( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={3, 4, 5, 17, 18, 36, 40, 42, 30, 13};
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    U32     DDR2_trdNo = 5;

    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 

    //----------- Reading SPD data ---------------------------------------------
    //{
    //  U32 Bytes_Num;
    //  U32 val;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, 0);
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //  Bytes_Num=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  Bytes_Num&amp;=0xFF;
    //  for(ii=0;ii&lt;Bytes_Num;ii++)
    //  {
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii);
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //      val=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //      BRDC_printf(&quot;Byte %03d: - 0x%02X\n&quot;, ii, val &amp; 0xFF);
    //  }
    //}


    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    }
    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 mode1=0;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
                    columns=spd_data[1] &amp; 0xFF; // Num of columns
                    columns=(columns-8) &amp; 7;
                    rows=spd_data[0] &amp; 0xFF; // Num of Rows
                    rows=(rows-8) &amp; 7;
                    {
                            U32 bank_width;
        
                            if ((spd_data[3] &amp; 0xFF)==4)
                                    bank_width = 2;
                            else
                                    bank_width = 3;
        
                            bank_width &amp;= 0xFF; // Num of Banks
                            banks=(bank_width==2) ? 0 : 1;
                    }
        
                    ranks=spd_data[2] &amp; 0x3; // Num of Ranks
                    ranks=(ranks==0) ? 0 : 1;

                    mode1=(rows&lt;&lt;2) | (columns&lt;&lt;5) | (ranks&lt;&lt;8) | (banks&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         BRDC_printf(_BRDC(&quot;COLUMNS :\t\t%d;\nROWS    :\t\t%d;\nBANKS   :\t\t%d;\nRANKS   :\t\t%d;\n&quot;),
            spd_data[1] &amp; 0xFF, spd_data[0] &amp; 0xFF, spd_data[3] &amp; 0xFF, (spd_data[2] &amp; 0x3)+1);
        
         BRDC_printf(_BRDC(&quot;MODE1 :\t\t0x%X\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    {
        U32 CAS_latency;
        float Twr;
        U32 Twr_value;
        U32 latency_reg;

        if (spd_data[4] &amp; 0x8)
            CAS_latency = 3;
        else if (spd_data[4] &amp; 0x10)
            CAS_latency = 4;
        else if (spd_data[4] &amp; 0x20)
            CAS_latency = 5;
        else if (spd_data[4] &amp; 0x40)
            CAS_latency = 6;
        else
             BRDC_printf( _BRDC(&quot;ERROR!: Неверное значение СAS\r\n&quot;));

        Twr = ((spd_data[5] &amp; 0xFF) &gt;&gt; 2) + ((spd_data[5] &amp; 0x3) * 0.25);
//      Twr_value = (U32)ceil(Twr * 0.250);
//      latency_reg = (Twr_value&lt;&lt;4) | CAS_latency;
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_LATENCY_REG, latency_reg);    // CONF_REG
         BRDC_printf(_BRDC(&quot;Twr=%f ns\n&quot;), Twr);
    }

    

    //----------------------------------------------------------------------------
    {
        U32 CAS_latency;
        float Trfc;
        U32 Subfield_A;
        U32 Subfield_B;
        U32 Trfc_value;

        Subfield_A=spd_data[6] &amp; 1;
        Subfield_B=(spd_data[6] &gt;&gt; 1) &amp; 7;

        Trfc=256*Subfield_A;
        switch (Subfield_B)
        {
        case 0 :
            Trfc+=0.0;
            break;
        case 1 :
            Trfc+=0.25;
            break;
        case 2 :
            Trfc+=0.33;
            break;
        case 3 :
            Trfc+=0.5;
            break;
        case 4 :
            Trfc+=0.66;
            break;
        case 5 :
            Trfc+=0.75;
            break;

        default:
            ;
        }
        Trfc+=spd_data[7] &amp; 0xFF;

//      Trfc_value = (U32)ceil(Trfc * 0.250);
         BRDC_printf(_BRDC(&quot;Trfc=%f ns\n&quot;), Trfc);
    }

    //----------------------------------------------------------------------------
    {
        U32 Tras=spd_data[8] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Tras=%d ns\n&quot;), Tras);
    }
    //----------------------------------------------------------------------------
    {
        U32 prim_width=spd_data[9] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Primary SDRAM width x%d \n&quot;), prim_width);
    }
    ///----------------------------------------------------------------------------

    //return;
    
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
        

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x0);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x1);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0x100C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0x140C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0x300C);

    //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0x0300);


        /*
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x3);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x0);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x10, 0x3); // CHAN 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x13, 0x81);    // FSRC 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x14, 0x0); // FDVR 
        */

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
    



    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
    {
        U32 status;
        U32 loop=0;
        do
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;
            
            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 300 ); loop++;
        }while( !(status &amp; 0x800));
    }
     BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
    {
        U32 DDR2_mode0;
        DDR2_mode0=pBrd-&gt;RegPeekInd( DDR2_trdNo, TRDIND_MODE0);
        DDR2_mode0|=0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO
        DDR2_mode0&amp;=~0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO


        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 2 );  // Сброс FIFO
        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 0 );  // Сброс FIFO

    //return;

        DDR2_mode0|=0x0030;
        //DDR2_mode0|=0x0010;
        BRDC_printf( _BRDC(&quot;DDR_mode0: %.4X \n&quot;), DDR2_mode0 );

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  

        //pBrd-&gt;RegPokeInd( DDR2_trdNo, 0, 0x2038 );  // Запуск DIO_IN
        //pBrd-&gt;RegPokeInd(ADC_trdNo, TRDIND_MODE1, 0x80);  // Переключение тетрады ADC на тестовую последовательность 
    }


}

//! Подготовка DDR3
void TF_TestStrm::PrepareDDR3( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={ 4, 5, 7, 8, 10, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 26, 27, 28, 29 };
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    //U32       DDR2_trdNo = 5;
    U32     DDR2_trdNo = this-&gt;trdNo;

    //BRDC_printf( _BRDC( &quot;\nТетрада памяти: %d   &quot;), DDR2_trdNo );

    // Проверка идентификатора тетрады 
    {
        U32 trdId = pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x100 );
        if( (0x9B == trdId) || (0x8F==trdId) )
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Ok\n\n&quot;), trdId );
        } else
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Error\n\n&quot;), trdId );
            throw( _BRDC( &quot;Тетрада TRD_DDR3x не обнаружена&quot;));
        }
    }


    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 



    
    ////for( ii=0; ii&lt;16; ii++ )
    //int xx=0;
    //for( ii=4; ;  )
    //{
    //  U32 adr=3;
    //  U32 data;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii );
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2 );

    //  data=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  //printf( &quot;%5d 0x%.2X  \n&quot;, ii, data );
    //  printf( &quot;%5d 0x%.2X  \r&quot;, xx, data ); xx++;
    //  Sleep( 100 );
    //}
    //

    U32 status;
    //for( ; ; )
    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2);
        /*
        for( ; ; )
        {
            status = pBrd-&gt;RegPeekDir( DDR2_trdNo, 0 );
            if( status &amp; 1 )
                break;
            Sleep( 2 );

        }
        */
        
        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
        printf( &quot;%d SPD[%d] = 0x%.2X  %d \n&quot;, ii, spd_addr[ii], spd_data[ii], spd_data[ii] );
    }

    // Проверка наличия SPD или имитатора SPD
    {
        if( (0xFF==spd_data[0]) || (0xFF==spd_data[1]) || (0xFF==spd_data[2]) )
        {
            throw( _BRDC( &quot;Память не установлена") );
        }

    }

        U32 mode1=0;

    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
        U32 size;
        U32 primary_bus;
        U32 sdram_widht;

        switch( (spd_data[0]&gt;&gt;4) &amp; 0x7 )
        {
            case 0: banks = 3; break;
            case 1: banks = 4; break;
            case 2: banks = 5; break;
            case 3: banks = 6; break;
            default: banks=0; break;
        }
        
        switch(spd_data[0] &amp; 0xF )
        {
            case 0: size=256; break;
            case 1: size=512; break;
            case 2: size=1024; break;
            case 3: size=2048; break;
            case 4: size=4096; break;
            case 5: size=8192; break;
            case 6: size=16384; break;
            default: size=0;

        }

        switch( (spd_data[1]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: rows=12; break;
            case 1: rows=13; break;
            case 2: rows=14; break;
            case 3: rows=15; break;
            case 4: rows=16; break;
            default: rows=0; break;
        }
    
        switch( (spd_data[1] &amp; 0x7 ) )
        {
            case 0: columns=9; break;
            case 1: columns=10; break;
            case 2: columns=11; break;
            case 3: columns=12; break;
            default: columns=0; break;
        }
    
    
        switch( (spd_data[2]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: ranks=1; break;
            case 1: ranks=2; break;
            case 2: ranks=3; break;
            case 3: ranks=4; break;
            default: ranks=0; break;
        }
        
        switch( (spd_data[2]) &amp; 0x7 )
        {
            case 0: sdram_widht=4; break;
            case 1: sdram_widht=8; break;
            case 2: sdram_widht=16; break;
            case 3: sdram_widht=32; break;
            default: ranks=0; break;
        }
        switch( (spd_data[3]) &amp; 0x7 )
        {
            case 0: primary_bus=8; break;
            case 1: primary_bus=16; break;
            case 2: primary_bus=32; break;
            case 3: primary_bus=64; break;
            default: primary_bus=0; break;
        }

                    mode1=((rows-8)&lt;&lt;2)&amp;0x1C;
                    mode1|= ((columns-8)&lt;&lt;5) &amp; 0xE0;
                    mode1|= ((ranks-1)&lt;&lt;8) ;
                    mode1|= (1&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         U32 total_size=size/8*primary_bus/sdram_widht*ranks;
         BRDC_printf(_BRDC(&quot;\nCOLUMNS \t\t%d\nROWS    \t\t%d\nBANKS   \t\t%d\nRANKS   \t\t%d\nSDRAM SIZE   \t\t%d \nSDRAM WITH \t\t%d\nPRIMARY BUS \t\t%d\nTOTAL SIZE \t\t%d [MB]\n&quot;),
                columns, rows, banks, ranks, size, sdram_widht, primary_bus, total_size );


        
         BRDC_printf(_BRDC(&quot;\nMODE1 :\t\t0x%X\n\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    



        {
            U32 mode3=0;
            if( SdramSource )
                mode3|=1;
            if( SdramFullSpeed )
                mode3|=0x20;

            if( SdramFifoOutRestart )
                mode3|=0x100;

            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    // управление источником и режимом полной скорости
        }

        
        pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0C, SdramTestSequence  );   // 0x100 - включение тестового режима





    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
     for( int kk=0; ; kk++ )
    {
        U32 status;
        U32 loop=0;
        int flag_init=0;
        for( int jj=0; jj&lt;8; jj++ )
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;

            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 200 ); loop++;

            // Проверка чтения регистра STATUS
            {
                if( 0xFFFF == status )
                {
                    BRDC_printf( _BRDC(&quot;\n\n&quot;)); 
                    throw( _BRDC( &quot;STATUS=0xFFFF - Ошибка чтения регистра STATUS&quot;));
                }
            }

            if( status &amp; 0x800) 
            {
                flag_init=1;
                break;
            }
        }
        
        if( 1==flag_init )
        {
         BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
         break;
        } else
        {
            //throw( _BRDC(&quot;Не удалось инициализировать DDR память&quot;) );
            BRDC_printf( _BRDC(&quot;Restart: %kk                  \r&quot;), kk );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; ~0x20000 );  // CONF_REG
            Sleep( 400 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; 0x20000 );   // CONF_REG
        }
    }
    {




        if( 1==SdramFifoMode )
        { // Режим FIFO 
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

            //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x14 ); // Режим FIFO
            BRDC_printf( _BRDC(&quot;\r\nРежим FIFO\r\n&quot;)  );
        } else
        { // Режим с автоматическим чтением

            // Начало активной зоны
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, SdramAzBase &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, SdramAzBase &gt;&gt; 16 );

            U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
            U32 AzEnd;

            if( -1==SdramAzSize ) 
            {
                AzEnd= SdramAzBase + size - 1;
            } else
            {
                AzEnd= SdramAzBase + SdramAzSize*(1024/4) - 1;
            }

            SdramAzSizeOfKb = (AzEnd+1-SdramAzBase)/(256);
            BRDC_printf( _BRDC(&quot;\r\nРежим с автоматическим чтением\r\n&quot;)  );
            BRDC_printf( _BRDC(&quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot;), SdramAzBase  );
            BRDC_printf( _BRDC(&quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot;), AzEnd  );
            BRDC_printf( _BRDC(&quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot;), SdramAzSizeOfKb/1024, SdramAzSize );
            
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, AzEnd &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, AzEnd &gt;&gt; 16 );

        }
    

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 2 );  // Сброс FIFO

        if( SdramFifoOutRestart )
        {
            U32 mode3=0;
            mode3=pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x0B );    
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 | 0x200 );    // сброс входного FIFO
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    
        }

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 0 );  

    }


}


//! 
#define TRDIND_ID 0x100
#define TRDIND_INSTNUM 0x107
#define TRD_DDR4_ID 0xE7

int TF_TestStrm::PrepareDDR4( void )
{
    BRDCHAR log_out[1024];
    //int ret;

    U32 ii;
    U32 trdId;
    U32 trdInst;

    U32     spd_addr[] = { 2, 3, 4, 5, 12, 13 };
    U32     spd_data[sizeof( spd_addr ) / sizeof( U32 )];
    U32     confreg;

    ////Поиск тетрады TRD_DDR4
    //for (ii = 1; ii&lt;8; ii++)
    //{
    //  trdId = pBrd-&gt;RegPeekInd( ii, TRDIND_ID );
    //  if (trdId == TRD_DDR4_ID)
    //  {
    //      trdInst = pBrd-&gt;RegPeekInd( ii, TRDIND_INSTNUM );
    //      if (trdInst == m_SdramInst)
    //      {
    //          trdDDR4 = ii;
    //          break;
    //      }
    //  }
    //}

    //if (trdDDR4 == 0)
    //{
    //  BRDC_printf( _BRDC( &quot;ERROR : Тетрада DDR4 не нейдена \n&quot; ) );
    //  return -1;
    //}
    //else
    //  BRDC_printf( _BRDC( &quot;Номер тетрада DDR4 : %d\n&quot; ), trdDDR4 );

    U32 trdDDR4 = this-&gt;trdNo;

    // Сброс тетрады 
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 1 );
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 0 );

    //Чтение данных ПЗУ SPD

    for (ii = 0; ii&lt;sizeof( spd_addr ) / sizeof( U32 ); ii++)
    {
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_ADDR, spd_addr[ii] );
        //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_SPD_CTRL, 1);
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_CTRL, 2 );

        spd_data[ii] = pBrd-&gt;RegPeekInd( trdDDR4, TRDIND_SPD_DATA );
    }

    // Byte 2
    // Проверка типа памяти (DDR4 SDRAM - 0xC) 
    spd_data[0] &amp;= 0xFF;
    if (spd_data[0] != 0xC)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Неверный тип памяти (0x%X). Ожидается 0xC\r\n&quot; ), spd_data[0] );
        throw(log_out);
    }

    // Byte 3
    // Проверка типа модуля
    spd_data[1] &amp;= 0x7;
    if (spd_data[1] != 0x3)
    {
        switch (spd_data[1])
        {
        case 0x0:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UNDEFINED\&quot;\r\n&quot; ) );
            break;
        case 0x1:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;RDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x2:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x3: //тип модуля (SO-DIMM - 0x3)
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;SODIMM\&quot;\r\n&quot; ) );
            break;
        case 0x4:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;LRDIMM\&quot;\r\n&quot; ) );
            break;
        default: break;
        }
    }

    // Byte 4
    // Total SDRAM capacity, in megabits
    U32 sdram_capacity;
    switch (spd_data[2] &amp; 0xF)
    {
    case 0:
        sdram_capacity = 256;
        break;
    case 1:
        sdram_capacity = 512;
        break;
    case 2:
        sdram_capacity = 1024;
        break;
    case 3:
        sdram_capacity = 2048;
        break;
    case 4:
        sdram_capacity = 4096;
        break;
    case 5:
        sdram_capacity = 8198;
        break;
    case 6:
        sdram_capacity = 16384;
        break;
    case 7:
        sdram_capacity = 32768;
        break;
    case 8:
        sdram_capacity = 12288; // 12Gb
        break;
    case 9:
        sdram_capacity = 24576; // 24Gb
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти, Мбит):&quot; ), sdram_capacity );

    U32 bank_addr_bits = (spd_data[2] &gt;&gt; 4) &amp; 0x3;
    bank_addr_bits += 2;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса банка):&quot; ), bank_addr_bits );

    U32 bank_group_bits = (spd_data[2] &gt;&gt; 6) &amp; 0x3;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число груп банков):&quot; ), bank_group_bits );


    // Byte 5
    U32 col_addr_bits = spd_data[3] &amp; 0x7;
    col_addr_bits += 9;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса колонки):&quot; ), col_addr_bits );

    U32 row_addr_bits = (spd_data[3] &gt;&gt; 3) &amp; 0x7;
    row_addr_bits += 12;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса строки):&quot; ), row_addr_bits );


    // Byte 12
    // Организация модуля
    U32 sdram_width;
    switch (spd_data[4] &amp; 0x7)
    {
    case 0:
        sdram_width = 4;
        break;
    case 1:
        sdram_width = 8;
        break;
    case 2:
        sdram_width = 16;
        break;
    case 3:
        sdram_width = 32;
        break;
    default:;
    }
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины памяти):&quot; ), sdram_width );

    // Number of Package Panks per DIMM
    U32 ranks = (spd_data[4] &gt;&gt; 3) &amp; 0x7;
    ranks += 1;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число ранков):&quot; ), ranks );

    // Byte 13
    // Module Memory Bus Width
    U32 primary_bus_width;
    switch (spd_data[5] &amp; 0x7)
    {
    case 0:
        primary_bus_width = 8;
        break;
    case 1:
        primary_bus_width = 16;
        break;
    case 2:
        primary_bus_width = 32;
        break;
    case 3:
        primary_bus_width = 64;
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины модуля):&quot; ), primary_bus_width );

    U32 module_capacity = (sdram_capacity / 8)*(primary_bus_width / sdram_width)*ranks;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти модуля МБайт)&quot; ), module_capacity );

    //g_SdramSize = module_capacity * 262144;

    U32 mode1 = 0;
    mode1 |= ((row_addr_bits - 8) &amp; 0x7) &lt;&lt; 2;
    mode1 |= ((col_addr_bits - 8) &amp; 0x7) &lt;&lt; 5;
    mode1 |= (ranks == 1) ? 0 : 0x100;
    mode1 |= 0x2200;

    // Разрешение инициализации памяти
    //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_MODE1, 0);
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE1, mode1 );

    // Ожидание окончания инициализации памяти DDR4
    BRDC_printf( _BRDC( &quot;\n\t%-46s\n&quot; ), _BRDC( &quot;Инициализации модуля DDR4...&quot; ) );
    int attempt;
    int attempt_max = 100;
    U32 status;

    for (attempt = 0; attempt&lt;attempt_max; attempt++)
    {
        status = pBrd-&gt;RegPeekDir( trdDDR4, TRDREG_STATUS );

        if (status &amp; 0x800)
            break;
        else
            Sleep( 100 );
    }

    if (attempt == attempt_max)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Первышен интервал ожидания инициализации модуля DDR4\r\n&quot; ) );
        throw(log_out);
    }

    if (SdramFifoMode == 1)
    {
        // Установка режима FIFO
        U32 mode2 = 0x10; // FIFO_MODE
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );
        BRDC_printf( _BRDC( &quot;\t%-46s\n&quot; ), _BRDC( &quot;Режим FIFO&quot; ) );
    }
    else
    {
        // Режим активной зоны
        U32 mode2 = 0;
        //Установка блокировки сброса входного FIFO
        //mode2 |= (SdramFifoInRstBlock == 1) ? 0x100 : 0;
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );

        U32 azbase_reg_l = SdramAzBase &amp; 0xFFFF;
        U32 azbase_reg_h = (SdramAzBase &gt;&gt; 16) &amp; 0xFFFF;

        U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
        U32 AzEnd;

        if (-1 == SdramAzSize)
        {
            AzEnd = SdramAzBase + size - 1;
        }
        else
        {
            AzEnd = SdramAzBase + SdramAzSize*(1024 / 4) - 1;
        }

        SdramAzSizeOfKb = (AzEnd + 1 - SdramAzBase) / (256);
        BRDC_printf( _BRDC( &quot;\r\nРежим с автоматическим чтением\r\n&quot; ) );
        BRDC_printf( _BRDC( &quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot; ), SdramAzBase );
        BRDC_printf( _BRDC( &quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot; ), AzEnd );
        BRDC_printf( _BRDC( &quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
\n&quot;</span>) );</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;    <span class="keywordtype">id</span> = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( trd, 0x100 );</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;    id_mod = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( trd, 0x101 );</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;    ver = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( trd, 0x102 );</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;    <span class="comment">//pBrd-&gt;RegPokeInd( trd, 0, 0x2038 );</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;    BRDC_printf( _BRDC(<span class="stringliteral">&quot;\nТетрада %d  ID: 0x%.2X MOD: %d  VER: %d.%d \n\n&quot;</span>),</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;        trd, <span class="keywordtype">id</span>, id_mod, (ver&gt;&gt;8) &amp; 0xFF, ver&amp;0xFF );</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;    BRDC_printf( _BRDC(<span class="stringliteral">&quot; Сброс тетрады TRD %2d &quot;</span>), trd );</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, 0, 1 );</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;    <span class="keywordflow">for</span>( <span class="keywordtype">int</span> ii=1; ii&lt;32; ii++ )</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;    {</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, ii, 0 );</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;    }</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, 0, 0 );</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;    BRDC_printf( _BRDC(<span class="stringliteral">&quot; - Ok\n&quot;</span>) );</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;    {</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;        U32 reg2F0;</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 4, 0x2F0, 0x300 );</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;        reg2F0 = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( 4, 0x2F0 );</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 4, 0x2F0, 0x4383 );</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;        reg2F0 = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( 4, 0x2F0 );</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 4, 0x2F0, 0x000 );</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;        reg2F0 = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( 4, 0x2F0 );</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 4, 0x2F0, 0x300 );</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;        reg2F0 = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( 4, 0x2F0 );</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 4, 0x2F0, 0x300 );</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;    }</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;    <span class="comment">//if( fnameDDS )</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;    <span class="comment">//  PrepareDDS();</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#af316055eeca6ed3be7e708e0683e112f">isMainTest</a> )</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a0f8d1ceeed6a95d3d933c49a7e293ffb">PrepareMain</a>();</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ac6642807663699049d4dbde69bbf357b">BlockMode</a> = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aba8a3cbf4231c7116d16a7f08b67b908">DataType</a> &lt;&lt;8;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ac6642807663699049d4dbde69bbf357b">BlockMode</a> |= <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae50bde6fe2c457445a87b352a064569f">DataFix</a> &lt;&lt;7;</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab8495046c7cf04c303d28a8c835ebcac">isTestCtrl</a> )</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae7783f04311390654e026cca410fed8c">PrepareTestCtrl</a>();</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;    </div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;    <span class="comment">//if( isFMC )</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;    <span class="comment">//  PrepereFMC();</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a2a57ee36f3ea3f62b58bb4f7f213b7b3">isAdcPrepare</a> )</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ac5c9af500e7a31d8e6ae489fc0a677c9">PrepareAdc</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad151af925844856bb4e5aeafdce376ce">m_sAdcIni</a> );</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a33aad69cfe8ec4ddab1ee14346d8e6bd">isAdmReg</a> )</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a374dd2b3c708f952f491ba4bd989ce48">PrepareAdmReg</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aec0ff582bfbe7e72ec3caadb569e8537">fnameAdmReg</a>, 1 );</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;    <span class="keywordflow">if</span>( 1==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a33ce17eca34f469dcbfb22d50a9e0b52">isSdram</a> )</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a057d27a7a0c6102fc85f10eae2e1ae2c">PrepareDDR3</a>();</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;    <span class="keywordflow">if</span>(2==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a33ce17eca34f469dcbfb22d50a9e0b52">isSdram</a> )</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ac92a0f2d7f9eda731a928d1cd040a0ab">PrepareSDRAM</a>();</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;    <span class="keywordflow">if</span>(4 == <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a33ce17eca34f469dcbfb22d50a9e0b52">isSdram</a>)</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a54ed9c3c3f39378b860c003e234e6b45">PrepareDDR4</a>();</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5716f078ba8e4fe7309bc215886a8ea6">isFdsp</a> )</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a2affcd3822a6659ce5a1322d62e50697">PrepareFDSP</a>();</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1d0ffebbe7c6bd8989b135e78867d7ed">IsviStatus</a>=0;</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a404402ab670dc8f6b56bb95e7d27b488">IsviCnt</a>=0;</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a76dd4ab28dab5f3dc57d3250c49faf9f">isIsvi</a>=0;</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a8e641af6abcac45d55a801c473c5b266">fnameIsvi</a> )</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;    {</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1d0ffebbe7c6bd8989b135e78867d7ed">IsviStatus</a>=1;</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a76dd4ab28dab5f3dc57d3250c49faf9f">isIsvi</a>=1;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;    }</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="comment">    pBrd-&gt;RegPokeInd( trd, 25, 3 );</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="comment">    pBrd-&gt;RegPokeInd( trd, 16, 3 );</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="comment">    pBrd-&gt;RegPokeInd( trd, 0x13, 0);</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="comment">    pBrd-&gt;RegPokeInd( trd, 28, 0 );</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;    <span class="comment">//pBrd-&gt;RegPokeInd( trd, 0x1B, 0x100 );</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="comment">//      pBrd-&gt;RegPokeInd( trdSdram, 0, 1 );</span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;    <span class="comment">//PrepareSwitch();</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;}</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="comment">//! Подготовка MAIN</span></div><div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a0f8d1ceeed6a95d3d933c49a7e293ffb"> 1731</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a0f8d1ceeed6a95d3d933c49a7e293ffb">TF_TestStrm::PrepareMain</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;{</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;    BRDC_printf( _BRDC(<span class="stringliteral">&quot;В тетраде MAIN установлен режим формирования псевдослучайной последовательности\n&quot;</span>) );</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 0, 12, 1 );  <span class="comment">// Регистр TEST_MODE[0]=1 - режим формирования псевдослучайной последовательности</span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 0, 0, 2 );   <span class="comment">// Сброс FIFO - перевод в начальное состояние  Sleep( 1 );
    pBrd-&gt;RegPokeInd( 0, 0, 0 );
    Sleep( 1 );
}

void TF_TestStrm::IsviStep( U32* ptr )
{
    int ii;
    if( (1==IsviStatus) || (4==IsviStatus ) )
    {
        for( ii=0; ii&lt;SizeBlockOfWords; ii++ ) bufIsvi[ii]=ptr[ii];
        IsviStatus++;
    }
}

void TF_TestStrm::WriteFlagSinc(int flg, int isNewParam)
{
    int fs = -1;
    int val[2];

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    val[0] = flg;
    val[1] = isNewParam;
    write( fs, val, 8 );
    close( fs );
}

int  TF_TestStrm::ReadFlagSinc(void)
{
    int fs = -1;
    int flg;

    char fname[256];
    sprintf( fname, &quot;%s.flg&quot;, fnameIsvi );

    while( fs==-1 )
    {
        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );
        Sleep( 10 );
    }
    read( fs, &amp;flg, 4 );
    close( fs );

    return flg;
}

void TF_TestStrm::WriteDataFile( U32 *pBuf, U32 sizew )
{
    char fname[256];
    sprintf( fname, &quot;%s.bin&quot;, fnameIsvi );
    int     fl = sopen(fname, O_WRONLY|O_BINARY|O_CREAT|O_TRUNC, SH_DENYNO, S_IWRITE|S_IREAD);
    U32     ii;

    if( fl==-1 )
    {
        return;
    }

    
    write( fl, pBuf, sizew*4 );

    write( fl, IsviHeaderStr, IsviHeaderLen );

    close( fl );
}


U32 TF_TestStrm::ExecuteIsvi( void )
{
    for( ; ; )
    {
        if( Terminate )
        {
            break;
        }


        int ii;
        int rr;
        switch( IsviStatus )
        {
            case 2: // Подготовка суффикса
                {
                    IsviHeaderStr[0]=0;
                    /*
                    switch( IsviHeaderMode )
                    {
                        case 1:  SetFileHeaderDdc( SizeBlockOfWords, IsviHeaderStr ); break;
                        case 2:  SetFileHeaderAdc( SizeBlockOfWords, IsviHeaderStr ); break;
                    }
                    */
                    IsviHeaderLen = strlen( IsviHeaderStr );
                    WriteFlagSinc(0,0);
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0xffffffff);

                    IsviCnt++;
                    IsviStatus=3;
                }
                break;

            case 3:
                {
                  rr=ReadFlagSinc();
                  if( 0==rr )
                      IsviStatus=4;

                }
                break;

            case 4:
                // Ожидание получения данных
                Sleep( 100 );
                break;

            case 5:
                {
                    WriteDataFile( bufIsvi, SizeBlockOfWords );
                    WriteFlagSinc(0xffffffff,0 );
                    IsviStatus=3;
                    IsviCnt++;
                }
                break;

        }

        Sleep( 100 );
    }
    IsviStatus=100;
    return 0;
}

/*
//! Подготовка DDS
void TF_TestStrm::PrepareDDS( void )
{

    if( pDds )
        delete pDds;

    pDds = new TF_TestDDS( fnameDDS );
}
*/

#define TRD_CTRL 1

#define REG_MUX_CTRL  0x0F
#define REG_GEN_CNT1  0x1A
#define REG_GEN_CNT2  0x1B
#define REG_GEN_CTRL  0x1E
#define REG_GEN_SIZE  0x1F
#define TRD_DIO_IN    6
#define TRD_CTRL      1
//#define TRD_DIO_IN
//! Подготовка TEST_CTRL

void TF_TestStrm::PrepareTestCtrl( void )
{
    U32 trd=1;
    BRDC_printf( _BRDC(&quot;\nПодготовка тетрады TEST_CTRL\n&quot;) );

    BlockMode = DataType &lt;&lt;8;
    BlockMode |= DataFix &lt;&lt;7;

    if( !isFifoRdy )
        BlockMode |=0x1000;

    U32 block_mode=BlockMode;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 1 );

          //U32 mode0=pBrd-&gt;RegPeekInd( TRD_DIO_IN, 0 );
         // pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 2 );

          Sleep( 1 );

          //pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, 0 );

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_MUX_CTRL, 1 );

          U32  val=SizeBlockOfBytes/4096;

          pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_SIZE, val );

          if( block_mode &amp; 0x80 )
          {
            BRDC_printf( _BRDC(&quot;Используется сокращённая тестовая последовательность\r\n&quot;) );
          } else
          {
            BRDC_printf( _BRDC(&quot;Используется полная тестовая последовательность\r\n&quot;) );
          }


          if( Cnt1 || Cnt2 )
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, Cnt1 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, Cnt2 );
            float sp=1907.348632812 * (Cnt1-1)/(Cnt1+Cnt2-2);
            BRDC_printf( _BRDC(&quot;Установлено ограничение скорости формирования потока:  %6.1f МБайт/с \r\nREG_CNT1=%d  REGH_CNT2=%d   \r\n&quot;), sp, Cnt1, Cnt2 );
            if( block_mode&amp;0x1000 )
            {
             BRDC_printf( _BRDC(&quot;Установлен режим без ожидания готовности FIFO\r\n\r\n&quot;) );
            } else
            {
             BRDC_printf( _BRDC(&quot;Установлено ожидание готовности FIFO \r\n\r\n&quot;)        );
            }
          }  else
          {
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT1, 0 );
            pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CNT2, 0 );
            BRDC_printf( _BRDC(&quot;Установлено формирование потока на максимальной скорости: 1907 МБайт/с \r\nУстановлено ожидание готовности FIFO \r\n\r\n&quot;)        );
          }


}

//! Запуск TestCtrl
void TF_TestStrm::StartTestCtrl( void )
{

          U32 ctrl=0x20;
          ctrl|=BlockMode;
          if( Cnt1 || Cnt2 )
           ctrl|=0x40;

          if( !isFifoRdy )
              ctrl |=0x1000;
        //  ctrl&amp;= ~0x1000;
         //BRDC_printf( &quot;TEST_CTRL: REG_GEN_CTRL = 0x%.4X \r\n&quot;, ctrl );
                
         pBrd-&gt;RegPokeInd( TRD_CTRL, REG_GEN_CTRL, ctrl );  // Запуск DIO_IN

         //U32 mode0=pBrd-&gt;RegPeekInd( 6, 0 );  
         //mode0 |=0x30;
         //pBrd-&gt;RegPokeInd( 6, 0, mode0 );     // Запуск DIO_IN


}

//! Подготовка SDRAM
void TF_TestStrm::PrepareSDRAM( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={3, 4, 5, 17, 18, 36, 40, 42, 30, 13};
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    U32     DDR2_trdNo = 5;

    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 

    //----------- Reading SPD data ---------------------------------------------
    //{
    //  U32 Bytes_Num;
    //  U32 val;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, 0);
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //  Bytes_Num=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  Bytes_Num&amp;=0xFF;
    //  for(ii=0;ii&lt;Bytes_Num;ii++)
    //  {
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii);
    //      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

    //      val=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //      BRDC_printf(&quot;Byte %03d: - 0x%02X\n&quot;, ii, val &amp; 0xFF);
    //  }
    //}


    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);

        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    }
    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 mode1=0;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
                    columns=spd_data[1] &amp; 0xFF; // Num of columns
                    columns=(columns-8) &amp; 7;
                    rows=spd_data[0] &amp; 0xFF; // Num of Rows
                    rows=(rows-8) &amp; 7;
                    {
                            U32 bank_width;
        
                            if ((spd_data[3] &amp; 0xFF)==4)
                                    bank_width = 2;
                            else
                                    bank_width = 3;
        
                            bank_width &amp;= 0xFF; // Num of Banks
                            banks=(bank_width==2) ? 0 : 1;
                    }
        
                    ranks=spd_data[2] &amp; 0x3; // Num of Ranks
                    ranks=(ranks==0) ? 0 : 1;

                    mode1=(rows&lt;&lt;2) | (columns&lt;&lt;5) | (ranks&lt;&lt;8) | (banks&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         BRDC_printf(_BRDC(&quot;COLUMNS :\t\t%d;\nROWS    :\t\t%d;\nBANKS   :\t\t%d;\nRANKS   :\t\t%d;\n&quot;),
            spd_data[1] &amp; 0xFF, spd_data[0] &amp; 0xFF, spd_data[3] &amp; 0xFF, (spd_data[2] &amp; 0x3)+1);
        
         BRDC_printf(_BRDC(&quot;MODE1 :\t\t0x%X\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    {
        U32 CAS_latency;
        float Twr;
        U32 Twr_value;
        U32 latency_reg;

        if (spd_data[4] &amp; 0x8)
            CAS_latency = 3;
        else if (spd_data[4] &amp; 0x10)
            CAS_latency = 4;
        else if (spd_data[4] &amp; 0x20)
            CAS_latency = 5;
        else if (spd_data[4] &amp; 0x40)
            CAS_latency = 6;
        else
             BRDC_printf( _BRDC(&quot;ERROR!: Неверное значение СAS\r\n&quot;));

        Twr = ((spd_data[5] &amp; 0xFF) &gt;&gt; 2) + ((spd_data[5] &amp; 0x3) * 0.25);
//      Twr_value = (U32)ceil(Twr * 0.250);
//      latency_reg = (Twr_value&lt;&lt;4) | CAS_latency;
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_LATENCY_REG, latency_reg);    // CONF_REG
         BRDC_printf(_BRDC(&quot;Twr=%f ns\n&quot;), Twr);
    }

    

    //----------------------------------------------------------------------------
    {
        U32 CAS_latency;
        float Trfc;
        U32 Subfield_A;
        U32 Subfield_B;
        U32 Trfc_value;

        Subfield_A=spd_data[6] &amp; 1;
        Subfield_B=(spd_data[6] &gt;&gt; 1) &amp; 7;

        Trfc=256*Subfield_A;
        switch (Subfield_B)
        {
        case 0 :
            Trfc+=0.0;
            break;
        case 1 :
            Trfc+=0.25;
            break;
        case 2 :
            Trfc+=0.33;
            break;
        case 3 :
            Trfc+=0.5;
            break;
        case 4 :
            Trfc+=0.66;
            break;
        case 5 :
            Trfc+=0.75;
            break;

        default:
            ;
        }
        Trfc+=spd_data[7] &amp; 0xFF;

//      Trfc_value = (U32)ceil(Trfc * 0.250);
         BRDC_printf(_BRDC(&quot;Trfc=%f ns\n&quot;), Trfc);
    }

    //----------------------------------------------------------------------------
    {
        U32 Tras=spd_data[8] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Tras=%d ns\n&quot;), Tras);
    }
    //----------------------------------------------------------------------------
    {
        U32 prim_width=spd_data[9] &amp; 0xFF;
         BRDC_printf(_BRDC(&quot;Primary SDRAM width x%d \n&quot;), prim_width);
    }
    ///----------------------------------------------------------------------------

    //return;
    
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
        

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x0);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x1);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0x100C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0x140C);
        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0x0200);

        //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0x300C);

    //pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0x0300);


        /*
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x3);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x0);  // MODE0 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x10, 0x3); // CHAN 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x13, 0x81);    // FSRC 
        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x14, 0x0); // FDVR 
        */

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
        pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
    



    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
    {
        U32 status;
        U32 loop=0;
        do
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;
            
            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 300 ); loop++;
        }while( !(status &amp; 0x800));
    }
     BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
    {
        U32 DDR2_mode0;
        DDR2_mode0=pBrd-&gt;RegPeekInd( DDR2_trdNo, TRDIND_MODE0);
        DDR2_mode0|=0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO
        DDR2_mode0&amp;=~0x2;
        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  // Сброс FIFO


        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 2 );  // Сброс FIFO
        pBrd-&gt;RegPokeInd( 6, TRDIND_MODE0, 0 );  // Сброс FIFO

    //return;

        DDR2_mode0|=0x0030;
        //DDR2_mode0|=0x0010;
        BRDC_printf( _BRDC(&quot;DDR_mode0: %.4X \n&quot;), DDR2_mode0 );

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, DDR2_mode0 );  

        //pBrd-&gt;RegPokeInd( DDR2_trdNo, 0, 0x2038 );  // Запуск DIO_IN
        //pBrd-&gt;RegPokeInd(ADC_trdNo, TRDIND_MODE1, 0x80);  // Переключение тетрады ADC на тестовую последовательность 
    }


}

//! Подготовка DDR3
void TF_TestStrm::PrepareDDR3( void )
{

    //-----------------------------------------------------------------------------

    U32 ii;

    //MAIN_trdNo=0;

    U32     spd_addr[]={ 4, 5, 7, 8, 10, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 26, 27, 28, 29 };
    U32     spd_data[sizeof(spd_addr)/sizeof(U32)];
    U32     confreg;

    //U32       DDR2_trdNo = 5;
    U32     DDR2_trdNo = this-&gt;trdNo;

    //BRDC_printf( _BRDC( &quot;\nТетрада памяти: %d   &quot;), DDR2_trdNo );

    // Проверка идентификатора тетрады 
    {
        U32 trdId = pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x100 );
        if( (0x9B == trdId) || (0x8F==trdId) )
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Ok\n\n&quot;), trdId );
        } else
        {
            BRDC_printf( _BRDC( &quot;\nTRD_ID = 0x%.2X - Error\n\n&quot;), trdId );
            throw( _BRDC( &quot;Тетрада TRD_DDR3x не обнаружена&quot;));
        }
    }


    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); // MODE0 
    pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); // MODE0 



    
    ////for( ii=0; ii&lt;16; ii++ )
    //int xx=0;
    //for( ii=4; ;  )
    //{
    //  U32 adr=3;
    //  U32 data;

    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii );
    //  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2 );

    //  data=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
    //  //printf( &quot;%5d 0x%.2X  \n&quot;, ii, data );
    //  printf( &quot;%5d 0x%.2X  \r&quot;, xx, data ); xx++;
    //  Sleep( 100 );
    //}
    //

    U32 status;
    //for( ; ; )
    for(ii=0;ii&lt;sizeof(spd_addr)/sizeof(U32);ii++)
    {
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, spd_addr[ii]);
        pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2);
        /*
        for( ; ; )
        {
            status = pBrd-&gt;RegPeekDir( DDR2_trdNo, 0 );
            if( status &amp; 1 )
                break;
            Sleep( 2 );

        }
        */
        
        spd_data[ii]=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );
        printf( &quot;%d SPD[%d] = 0x%.2X  %d \n&quot;, ii, spd_addr[ii], spd_data[ii], spd_data[ii] );
    }

    // Проверка наличия SPD или имитатора SPD
    {
        if( (0xFF==spd_data[0]) || (0xFF==spd_data[1]) || (0xFF==spd_data[2]) )
        {
            throw( _BRDC( &quot;Память не установлена") );
        }

    }

        U32 mode1=0;

    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
        U32 size;
        U32 primary_bus;
        U32 sdram_widht;

        switch( (spd_data[0]&gt;&gt;4) &amp; 0x7 )
        {
            case 0: banks = 3; break;
            case 1: banks = 4; break;
            case 2: banks = 5; break;
            case 3: banks = 6; break;
            default: banks=0; break;
        }
        
        switch(spd_data[0] &amp; 0xF )
        {
            case 0: size=256; break;
            case 1: size=512; break;
            case 2: size=1024; break;
            case 3: size=2048; break;
            case 4: size=4096; break;
            case 5: size=8192; break;
            case 6: size=16384; break;
            default: size=0;

        }

        switch( (spd_data[1]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: rows=12; break;
            case 1: rows=13; break;
            case 2: rows=14; break;
            case 3: rows=15; break;
            case 4: rows=16; break;
            default: rows=0; break;
        }
    
        switch( (spd_data[1] &amp; 0x7 ) )
        {
            case 0: columns=9; break;
            case 1: columns=10; break;
            case 2: columns=11; break;
            case 3: columns=12; break;
            default: columns=0; break;
        }
    
    
        switch( (spd_data[2]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: ranks=1; break;
            case 1: ranks=2; break;
            case 2: ranks=3; break;
            case 3: ranks=4; break;
            default: ranks=0; break;
        }
        
        switch( (spd_data[2]) &amp; 0x7 )
        {
            case 0: sdram_widht=4; break;
            case 1: sdram_widht=8; break;
            case 2: sdram_widht=16; break;
            case 3: sdram_widht=32; break;
            default: ranks=0; break;
        }
        switch( (spd_data[3]) &amp; 0x7 )
        {
            case 0: primary_bus=8; break;
            case 1: primary_bus=16; break;
            case 2: primary_bus=32; break;
            case 3: primary_bus=64; break;
            default: primary_bus=0; break;
        }

                    mode1=((rows-8)&lt;&lt;2)&amp;0x1C;
                    mode1|= ((columns-8)&lt;&lt;5) &amp; 0xE0;
                    mode1|= ((ranks-1)&lt;&lt;8) ;
                    mode1|= (1&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         U32 total_size=size/8*primary_bus/sdram_widht*ranks;
         BRDC_printf(_BRDC(&quot;\nCOLUMNS \t\t%d\nROWS    \t\t%d\nBANKS   \t\t%d\nRANKS   \t\t%d\nSDRAM SIZE   \t\t%d \nSDRAM WITH \t\t%d\nPRIMARY BUS \t\t%d\nTOTAL SIZE \t\t%d [MB]\n&quot;),
                columns, rows, banks, ranks, size, sdram_widht, primary_bus, total_size );


        
         BRDC_printf(_BRDC(&quot;\nMODE1 :\t\t0x%X\n\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    



        {
            U32 mode3=0;
            if( SdramSource )
                mode3|=1;
            if( SdramFullSpeed )
                mode3|=0x20;

            if( SdramFifoOutRestart )
                mode3|=0x100;

            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    // управление источником и режимом полной скорости
        }

        
        pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0C, SdramTestSequence  );   // 0x100 - включение тестового режима





    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
     for( int kk=0; ; kk++ )
    {
        U32 status;
        U32 loop=0;
        int flag_init=0;
        for( int jj=0; jj&lt;8; jj++ )
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;

            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 200 ); loop++;

            // Проверка чтения регистра STATUS
            {
                if( 0xFFFF == status )
                {
                    BRDC_printf( _BRDC(&quot;\n\n&quot;)); 
                    throw( _BRDC( &quot;STATUS=0xFFFF - Ошибка чтения регистра STATUS&quot;));
                }
            }

            if( status &amp; 0x800) 
            {
                flag_init=1;
                break;
            }
        }
        
        if( 1==flag_init )
        {
         BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
         break;
        } else
        {
            //throw( _BRDC(&quot;Не удалось инициализировать DDR память&quot;) );
            BRDC_printf( _BRDC(&quot;Restart: %kk                  \r&quot;), kk );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; ~0x20000 );  // CONF_REG
            Sleep( 400 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; 0x20000 );   // CONF_REG
        }
    }
    {




        if( 1==SdramFifoMode )
        { // Режим FIFO 
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

            //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x14 ); // Режим FIFO
            BRDC_printf( _BRDC(&quot;\r\nРежим FIFO\r\n&quot;)  );
        } else
        { // Режим с автоматическим чтением

            // Начало активной зоны
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, SdramAzBase &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, SdramAzBase &gt;&gt; 16 );

            U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
            U32 AzEnd;

            if( -1==SdramAzSize ) 
            {
                AzEnd= SdramAzBase + size - 1;
            } else
            {
                AzEnd= SdramAzBase + SdramAzSize*(1024/4) - 1;
            }

            SdramAzSizeOfKb = (AzEnd+1-SdramAzBase)/(256);
            BRDC_printf( _BRDC(&quot;\r\nРежим с автоматическим чтением\r\n&quot;)  );
            BRDC_printf( _BRDC(&quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot;), SdramAzBase  );
            BRDC_printf( _BRDC(&quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot;), AzEnd  );
            BRDC_printf( _BRDC(&quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot;), SdramAzSizeOfKb/1024, SdramAzSize );
            
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, AzEnd &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, AzEnd &gt;&gt; 16 );

        }
    

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 2 );  // Сброс FIFO

        if( SdramFifoOutRestart )
        {
            U32 mode3=0;
            mode3=pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x0B );    
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 | 0x200 );    // сброс входного FIFO
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    
        }

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 0 );  

    }


}


//! 
#define TRDIND_ID 0x100
#define TRDIND_INSTNUM 0x107
#define TRD_DDR4_ID 0xE7

int TF_TestStrm::PrepareDDR4( void )
{
    BRDCHAR log_out[1024];
    //int ret;

    U32 ii;
    U32 trdId;
    U32 trdInst;

    U32     spd_addr[] = { 2, 3, 4, 5, 12, 13 };
    U32     spd_data[sizeof( spd_addr ) / sizeof( U32 )];
    U32     confreg;

    ////Поиск тетрады TRD_DDR4
    //for (ii = 1; ii&lt;8; ii++)
    //{
    //  trdId = pBrd-&gt;RegPeekInd( ii, TRDIND_ID );
    //  if (trdId == TRD_DDR4_ID)
    //  {
    //      trdInst = pBrd-&gt;RegPeekInd( ii, TRDIND_INSTNUM );
    //      if (trdInst == m_SdramInst)
    //      {
    //          trdDDR4 = ii;
    //          break;
    //      }
    //  }
    //}

    //if (trdDDR4 == 0)
    //{
    //  BRDC_printf( _BRDC( &quot;ERROR : Тетрада DDR4 не нейдена \n&quot; ) );
    //  return -1;
    //}
    //else
    //  BRDC_printf( _BRDC( &quot;Номер тетрада DDR4 : %d\n&quot; ), trdDDR4 );

    U32 trdDDR4 = this-&gt;trdNo;

    // Сброс тетрады 
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 1 );
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 0 );

    //Чтение данных ПЗУ SPD

    for (ii = 0; ii&lt;sizeof( spd_addr ) / sizeof( U32 ); ii++)
    {
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_ADDR, spd_addr[ii] );
        //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_SPD_CTRL, 1);
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_CTRL, 2 );

        spd_data[ii] = pBrd-&gt;RegPeekInd( trdDDR4, TRDIND_SPD_DATA );
    }

    // Byte 2
    // Проверка типа памяти (DDR4 SDRAM - 0xC) 
    spd_data[0] &amp;= 0xFF;
    if (spd_data[0] != 0xC)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Неверный тип памяти (0x%X). Ожидается 0xC\r\n&quot; ), spd_data[0] );
        throw(log_out);
    }

    // Byte 3
    // Проверка типа модуля
    spd_data[1] &amp;= 0x7;
    if (spd_data[1] != 0x3)
    {
        switch (spd_data[1])
        {
        case 0x0:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UNDEFINED\&quot;\r\n&quot; ) );
            break;
        case 0x1:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;RDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x2:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x3: //тип модуля (SO-DIMM - 0x3)
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;SODIMM\&quot;\r\n&quot; ) );
            break;
        case 0x4:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;LRDIMM\&quot;\r\n&quot; ) );
            break;
        default: break;
        }
    }

    // Byte 4
    // Total SDRAM capacity, in megabits
    U32 sdram_capacity;
    switch (spd_data[2] &amp; 0xF)
    {
    case 0:
        sdram_capacity = 256;
        break;
    case 1:
        sdram_capacity = 512;
        break;
    case 2:
        sdram_capacity = 1024;
        break;
    case 3:
        sdram_capacity = 2048;
        break;
    case 4:
        sdram_capacity = 4096;
        break;
    case 5:
        sdram_capacity = 8198;
        break;
    case 6:
        sdram_capacity = 16384;
        break;
    case 7:
        sdram_capacity = 32768;
        break;
    case 8:
        sdram_capacity = 12288; // 12Gb
        break;
    case 9:
        sdram_capacity = 24576; // 24Gb
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти, Мбит):&quot; ), sdram_capacity );

    U32 bank_addr_bits = (spd_data[2] &gt;&gt; 4) &amp; 0x3;
    bank_addr_bits += 2;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса банка):&quot; ), bank_addr_bits );

    U32 bank_group_bits = (spd_data[2] &gt;&gt; 6) &amp; 0x3;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число груп банков):&quot; ), bank_group_bits );


    // Byte 5
    U32 col_addr_bits = spd_data[3] &amp; 0x7;
    col_addr_bits += 9;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса колонки):&quot; ), col_addr_bits );

    U32 row_addr_bits = (spd_data[3] &gt;&gt; 3) &amp; 0x7;
    row_addr_bits += 12;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса строки):&quot; ), row_addr_bits );


    // Byte 12
    // Организация модуля
    U32 sdram_width;
    switch (spd_data[4] &amp; 0x7)
    {
    case 0:
        sdram_width = 4;
        break;
    case 1:
        sdram_width = 8;
        break;
    case 2:
        sdram_width = 16;
        break;
    case 3:
        sdram_width = 32;
        break;
    default:;
    }
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины памяти):&quot; ), sdram_width );

    // Number of Package Panks per DIMM
    U32 ranks = (spd_data[4] &gt;&gt; 3) &amp; 0x7;
    ranks += 1;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число ранков):&quot; ), ranks );

    // Byte 13
    // Module Memory Bus Width
    U32 primary_bus_width;
    switch (spd_data[5] &amp; 0x7)
    {
    case 0:
        primary_bus_width = 8;
        break;
    case 1:
        primary_bus_width = 16;
        break;
    case 2:
        primary_bus_width = 32;
        break;
    case 3:
        primary_bus_width = 64;
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины модуля):&quot; ), primary_bus_width );

    U32 module_capacity = (sdram_capacity / 8)*(primary_bus_width / sdram_width)*ranks;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти модуля МБайт)&quot; ), module_capacity );

    //g_SdramSize = module_capacity * 262144;

    U32 mode1 = 0;
    mode1 |= ((row_addr_bits - 8) &amp; 0x7) &lt;&lt; 2;
    mode1 |= ((col_addr_bits - 8) &amp; 0x7) &lt;&lt; 5;
    mode1 |= (ranks == 1) ? 0 : 0x100;
    mode1 |= 0x2200;

    // Разрешение инициализации памяти
    //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_MODE1, 0);
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE1, mode1 );

    // Ожидание окончания инициализации памяти DDR4
    BRDC_printf( _BRDC( &quot;\n\t%-46s\n&quot; ), _BRDC( &quot;Инициализации модуля DDR4...&quot; ) );
    int attempt;
    int attempt_max = 100;
    U32 status;

    for (attempt = 0; attempt&lt;attempt_max; attempt++)
    {
        status = pBrd-&gt;RegPeekDir( trdDDR4, TRDREG_STATUS );

        if (status &amp; 0x800)
            break;
        else
            Sleep( 100 );
    }

    if (attempt == attempt_max)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Первышен интервал ожидания инициализации модуля DDR4\r\n&quot; ) );
        throw(log_out);
    }

    if (SdramFifoMode == 1)
    {
        // Установка режима FIFO
        U32 mode2 = 0x10; // FIFO_MODE
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );
        BRDC_printf( _BRDC( &quot;\t%-46s\n&quot; ), _BRDC( &quot;Режим FIFO&quot; ) );
    }
    else
    {
        // Режим активной зоны
        U32 mode2 = 0;
        //Установка блокировки сброса входного FIFO
        //mode2 |= (SdramFifoInRstBlock == 1) ? 0x100 : 0;
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );

        U32 azbase_reg_l = SdramAzBase &amp; 0xFFFF;
        U32 azbase_reg_h = (SdramAzBase &gt;&gt; 16) &amp; 0xFFFF;

        U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
        U32 AzEnd;

        if (-1 == SdramAzSize)
        {
            AzEnd = SdramAzBase + size - 1;
        }
        else
        {
            AzEnd = SdramAzBase + SdramAzSize*(1024 / 4) - 1;
        }

        SdramAzSizeOfKb = (AzEnd + 1 - SdramAzBase) / (256);
        BRDC_printf( _BRDC( &quot;\r\nРежим с автоматическим чтением\r\n&quot; ) );
        BRDC_printf( _BRDC( &quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot; ), SdramAzBase );
        BRDC_printf( _BRDC( &quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot; ), AzEnd );
        BRDC_printf( _BRDC( &quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;    Sleep( 1 );</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 0, 0, 0 );</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;    Sleep( 1 );</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;}</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;</div><div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a0de18ea1c76f2668fe92654c817fbca3"> 1742</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a0de18ea1c76f2668fe92654c817fbca3">TF_TestStrm::IsviStep</a>( U32* ptr )</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;{</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;    <span class="keywordtype">int</span> ii;</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;    <span class="keywordflow">if</span>( (1==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1d0ffebbe7c6bd8989b135e78867d7ed">IsviStatus</a>) || (4==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1d0ffebbe7c6bd8989b135e78867d7ed">IsviStatus</a> ) )</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;    {</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;        <span class="keywordflow">for</span>( ii=0; ii&lt;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a11b6d63543d5d59c3d2d38a5a8f10110">SizeBlockOfWords</a>; ii++ ) <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a06dd5e7ec26f67d28c78abee957b097e">bufIsvi</a>[ii]=ptr[ii];</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1d0ffebbe7c6bd8989b135e78867d7ed">IsviStatus</a>++;</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;    }</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;}</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;</div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a18a00054af1525351148334ca6bb1ee4"> 1752</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a18a00054af1525351148334ca6bb1ee4">TF_TestStrm::WriteFlagSinc</a>(<span class="keywordtype">int</span> flg, <span class="keywordtype">int</span> isNewParam)</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;{</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;    <span class="keywordtype">int</span> fs = -1;</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;    <span class="keywordtype">int</span> val[2];</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;    <span class="keywordtype">char</span> fname[256];</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;    sprintf( fname, <span class="stringliteral">&quot;%s.flg&quot;</span>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a8e641af6abcac45d55a801c473c5b266">fnameIsvi</a> );</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;    <span class="keywordflow">while</span>( fs==-1 )</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;    {</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;        Sleep( 10 );</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;    }</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;    val[0] = flg;</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;    val[1] = isNewParam;</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;    write( fs, val, 8 );</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;    close( fs );</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;}</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;</div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#ab6cab83224ba9ecc6d897e9d565e85e7"> 1771</a></span>&#160;<span class="keywordtype">int</span>  <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab6cab83224ba9ecc6d897e9d565e85e7">TF_TestStrm::ReadFlagSinc</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;{</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;    <span class="keywordtype">int</span> fs = -1;</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;    <span class="keywordtype">int</span> flg;</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;    <span class="keywordtype">char</span> fname[256];</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;    sprintf( fname, <span class="stringliteral">&quot;%s.flg&quot;</span>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a8e641af6abcac45d55a801c473c5b266">fnameIsvi</a> );</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;    <span class="keywordflow">while</span>( fs==-1 )</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;    {</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;        fs = sopen( fname, O_RDWR|O_BINARY|O_CREAT, SH_DENYNO, S_IREAD|S_IWRITE );</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;        Sleep( 10 );</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;    }</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;    read( fs, &amp;flg, 4 );</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;    close( fs );</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;    <span class="keywordflow">return</span> flg;</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;}</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;</div><div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a96efe10c261216fed45de7eeb70307c2"> 1790</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a96efe10c261216fed45de7eeb70307c2">TF_TestStrm::WriteDataFile</a>( U32 *pBuf, U32 sizew )</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;{</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;    <span class="keywordtype">char</span> fname[256];</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;    sprintf( fname, <span class="stringliteral">&quot;%s.bin&quot;</span>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a8e641af6abcac45d55a801c473c5b266">fnameIsvi</a> );</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;    <span class="keywordtype">int</span>     fl = sopen(fname, O_WRONLY|O_BINARY|O_CREAT|O_TRUNC, SH_DENYNO, S_IWRITE|S_IREAD);</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;    U32     ii;</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;    <span class="keywordflow">if</span>( fl==-1 )</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;    {</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;    }</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;    </div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;    write( fl, pBuf, sizew*4 );</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;    write( fl, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5874bb333d05bfdcb36125344a0ac8a3">IsviHeaderStr</a>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#adcb7e573eb45592be798e5f23c385b81">IsviHeaderLen</a> );</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;    close( fl );</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;}</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;</div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#aeb2ef354bc7836e3e67d855f65498797"> 1811</a></span>&#160;U32 <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aeb2ef354bc7836e3e67d855f65498797">TF_TestStrm::ExecuteIsvi</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;{</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;    <span class="keywordflow">for</span>( ; ; )</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;    {</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;        <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a0fa83963d05392ab239391e1d66b23a0">Terminate</a> )</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;        {</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;        }</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;        <span class="keywordtype">int</span> ii;</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;        <span class="keywordtype">int</span> rr;</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;        <span class="keywordflow">switch</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1d0ffebbe7c6bd8989b135e78867d7ed">IsviStatus</a> )</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;        {</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;            <span class="keywordflow">case</span> 2: <span class="comment">// Подготовка суффикса</span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;                {</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;                    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5874bb333d05bfdcb36125344a0ac8a3">IsviHeaderStr</a>[0]=0;</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;                    <span class="comment">/*</span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="comment">                    switch( IsviHeaderMode )</span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="comment">                    {</span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="comment">                        case 1:  SetFileHeaderDdc( SizeBlockOfWords, IsviHeaderStr ); break;</span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="comment">                        case 2:  SetFileHeaderAdc( SizeBlockOfWords, IsviHeaderStr ); break;</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="comment">                    }</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="comment">                    */</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;                    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#adcb7e573eb45592be798e5f23c385b81">IsviHeaderLen</a> = strlen( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5874bb333d05bfdcb36125344a0ac8a3">IsviHeaderStr</a> );</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;                    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a18a00054af1525351148334ca6bb1ee4">WriteFlagSinc</a>(0,0);</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;                    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a96efe10c261216fed45de7eeb70307c2">WriteDataFile</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a06dd5e7ec26f67d28c78abee957b097e">bufIsvi</a>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a11b6d63543d5d59c3d2d38a5a8f10110">SizeBlockOfWords</a> );</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;                    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a18a00054af1525351148334ca6bb1ee4">WriteFlagSinc</a>(0xffffffff,0xffffffff);</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;                    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a404402ab670dc8f6b56bb95e7d27b488">IsviCnt</a>++;</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;                    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1d0ffebbe7c6bd8989b135e78867d7ed">IsviStatus</a>=3;</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;                }</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;            <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;                {</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;                  rr=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab6cab83224ba9ecc6d897e9d565e85e7">ReadFlagSinc</a>();</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;                  <span class="keywordflow">if</span>( 0==rr )</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;                      <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1d0ffebbe7c6bd8989b135e78867d7ed">IsviStatus</a>=4;</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;                }</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;            <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;                <span class="comment">// Ожидание получения данных</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;                Sleep( 100 );</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;            <span class="keywordflow">case</span> 5:</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;                {</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;                    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a96efe10c261216fed45de7eeb70307c2">WriteDataFile</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a06dd5e7ec26f67d28c78abee957b097e">bufIsvi</a>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a11b6d63543d5d59c3d2d38a5a8f10110">SizeBlockOfWords</a> );</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;                    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a18a00054af1525351148334ca6bb1ee4">WriteFlagSinc</a>(0xffffffff,0 );</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;                    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1d0ffebbe7c6bd8989b135e78867d7ed">IsviStatus</a>=3;</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;                    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a404402ab670dc8f6b56bb95e7d27b488">IsviCnt</a>++;</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;                }</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;        }</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;        Sleep( 100 );</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;    }</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1d0ffebbe7c6bd8989b135e78867d7ed">IsviStatus</a>=100;</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;}</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="comment">/*</span><span class="comment"></span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="comment">//! Подготовка DDS</span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="comment"></span>void TF_TestStrm::PrepareDDS( void )</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;{</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;    if( pDds )</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;        delete pDds;</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;    pDds = new TF_TestDDS( fnameDDS );</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;}</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;*/</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="preprocessor">#define TRD_CTRL 1</span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;</div><div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a463c61ed81def660eda4456c0be0c7fe"> 1890</a></span>&#160;<span class="preprocessor">#define REG_MUX_CTRL  0x0F</span></div><div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#ad25db0cd1710a25a2db0dd4f56e6db65"> 1891</a></span>&#160;<span class="preprocessor">#define REG_GEN_CNT1  0x1A</span></div><div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a7e0d874b5cb98f8bbd33c1f0fc402461"> 1892</a></span>&#160;<span class="preprocessor">#define REG_GEN_CNT2  0x1B</span></div><div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a51a24903ecb9686526e307896c115eea"> 1893</a></span>&#160;<span class="preprocessor">#define REG_GEN_CTRL  0x1E</span></div><div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a5a26ffadde5f8486339b28b50dcfac21"> 1894</a></span>&#160;<span class="preprocessor">#define REG_GEN_SIZE  0x1F</span></div><div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a0e6542cddf652190a0e4fd19208d2110"> 1895</a></span>&#160;<span class="preprocessor">#define TRD_DIO_IN    6</span></div><div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#ad9720783e5ac75f0893bf4b2f4325f39"> 1896</a></span>&#160;<span class="preprocessor">#define TRD_CTRL      1</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="comment">//#define TRD_DIO_IN</span><span class="comment"></span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="comment">//! Подготовка TEST_CTRL</span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#ae7783f04311390654e026cca410fed8c"> 1900</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae7783f04311390654e026cca410fed8c">TF_TestStrm::PrepareTestCtrl</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;{</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;    U32 trd=1;</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;    BRDC_printf( _BRDC(<span class="stringliteral">&quot;\nПодготовка тетрады TEST_CTRL\n&quot;</span>) );</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ac6642807663699049d4dbde69bbf357b">BlockMode</a> = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aba8a3cbf4231c7116d16a7f08b67b908">DataType</a> &lt;&lt;8;</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ac6642807663699049d4dbde69bbf357b">BlockMode</a> |= <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae50bde6fe2c457445a87b352a064569f">DataFix</a> &lt;&lt;7;</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;    <span class="keywordflow">if</span>( !<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad26f270d36ea06ae5b54f9925281b094">isFifoRdy</a> )</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ac6642807663699049d4dbde69bbf357b">BlockMode</a> |=0x1000;</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;    U32 block_mode=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ac6642807663699049d4dbde69bbf357b">BlockMode</a>;</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;          <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#ad9720783e5ac75f0893bf4b2f4325f39">TRD_CTRL</a>, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a51a24903ecb9686526e307896c115eea">REG_GEN_CTRL</a>, 1 );</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;          <span class="comment">//U32 mode0=pBrd-&gt;RegPeekInd( TRD_DIO_IN, 0 );</span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;         <span class="comment">// pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 2 );</span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;          Sleep( 1 );</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;          <span class="comment">//pBrd-&gt;RegPokeInd( TRD_DIO_IN, 0, 0 );</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;          <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#ad9720783e5ac75f0893bf4b2f4325f39">TRD_CTRL</a>, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a51a24903ecb9686526e307896c115eea">REG_GEN_CTRL</a>, 0 );</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;          <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#ad9720783e5ac75f0893bf4b2f4325f39">TRD_CTRL</a>, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a463c61ed81def660eda4456c0be0c7fe">REG_MUX_CTRL</a>, 1 );</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;          U32  val=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aa4c0ea5cd29e3dc3a7039ead1fafb29c">SizeBlockOfBytes</a>/4096;</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;          <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#ad9720783e5ac75f0893bf4b2f4325f39">TRD_CTRL</a>, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a5a26ffadde5f8486339b28b50dcfac21">REG_GEN_SIZE</a>, val );</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;          <span class="keywordflow">if</span>( block_mode &amp; 0x80 )</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;          {</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;            BRDC_printf( _BRDC(<span class="stringliteral">&quot;Используется сокращённая тестовая последовательность\r\n&quot;</span>) );</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;          } <span class="keywordflow">else</span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;          {</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;            BRDC_printf( _BRDC(<span class="stringliteral">&quot;Используется полная тестовая последовательность\r\n&quot;</span>) );</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;          }</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;          <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a10898a7937a84d3cb8922d2d892bf79c">Cnt1</a> || <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1f882466a298fd7e5f7cf72a8a31d291">Cnt2</a> )</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;          {</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#ad9720783e5ac75f0893bf4b2f4325f39">TRD_CTRL</a>, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#ad25db0cd1710a25a2db0dd4f56e6db65">REG_GEN_CNT1</a>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a10898a7937a84d3cb8922d2d892bf79c">Cnt1</a> );</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#ad9720783e5ac75f0893bf4b2f4325f39">TRD_CTRL</a>, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a7e0d874b5cb98f8bbd33c1f0fc402461">REG_GEN_CNT2</a>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1f882466a298fd7e5f7cf72a8a31d291">Cnt2</a> );</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;            <span class="keywordtype">float</span> sp=1907.348632812 * (<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a10898a7937a84d3cb8922d2d892bf79c">Cnt1</a>-1)/(<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a10898a7937a84d3cb8922d2d892bf79c">Cnt1</a>+<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1f882466a298fd7e5f7cf72a8a31d291">Cnt2</a>-2);</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;            BRDC_printf( _BRDC(<span class="stringliteral">&quot;Установлено ограничение скорости формирования потока:  %6.1f МБайт/с \r\nREG_CNT1=%d  REGH_CNT2=%d   \r\n&quot;</span>), sp, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a10898a7937a84d3cb8922d2d892bf79c">Cnt1</a>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1f882466a298fd7e5f7cf72a8a31d291">Cnt2</a> );</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;            <span class="keywordflow">if</span>( block_mode&amp;0x1000 )</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;            {</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;             BRDC_printf( _BRDC(<span class="stringliteral">&quot;Установлен режим без ожидания готовности FIFO\r\n\r\n&quot;</span>) );</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;            } <span class="keywordflow">else</span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;            {</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;             BRDC_printf( _BRDC(<span class="stringliteral">&quot;Установлено ожидание готовности FIFO \r\n\r\n&quot;</span>)        );</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;            }</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;          }  <span class="keywordflow">else</span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;          {</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#ad9720783e5ac75f0893bf4b2f4325f39">TRD_CTRL</a>, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#ad25db0cd1710a25a2db0dd4f56e6db65">REG_GEN_CNT1</a>, 0 );</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#ad9720783e5ac75f0893bf4b2f4325f39">TRD_CTRL</a>, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a7e0d874b5cb98f8bbd33c1f0fc402461">REG_GEN_CNT2</a>, 0 );</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;            BRDC_printf( _BRDC(<span class="stringliteral">&quot;Установлено формирование потока на максимальной скорости: 1907 МБайт/с \r\nУстановлено ожидание готовности FIFO \r\n\r\n&quot;</span>)        );</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;          }</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;}</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="comment">//! Запуск TestCtrl</span></div><div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a57826f0badaaa64bb526156776e1855c"> 1963</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a57826f0badaaa64bb526156776e1855c">TF_TestStrm::StartTestCtrl</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;{</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;          U32 ctrl=0x20;</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;          ctrl|=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ac6642807663699049d4dbde69bbf357b">BlockMode</a>;</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;          <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a10898a7937a84d3cb8922d2d892bf79c">Cnt1</a> || <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1f882466a298fd7e5f7cf72a8a31d291">Cnt2</a> )</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;           ctrl|=0x40;</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;          <span class="keywordflow">if</span>( !<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad26f270d36ea06ae5b54f9925281b094">isFifoRdy</a> )</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;              ctrl |=0x1000;</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;        <span class="comment">//  ctrl&amp;= ~0x1000;</span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;         <span class="comment">//BRDC_printf( &quot;TEST_CTRL: REG_GEN_CTRL = 0x%.4X \r\n&quot;, ctrl );</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;                </div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;         <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#ad9720783e5ac75f0893bf4b2f4325f39">TRD_CTRL</a>, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a51a24903ecb9686526e307896c115eea">REG_GEN_CTRL</a>, ctrl );  <span class="comment">// Запуск DIO_IN</span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;         <span class="comment">//U32 mode0=pBrd-&gt;RegPeekInd( 6, 0 );  </span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;         <span class="comment">//mode0 |=0x30;</span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;         <span class="comment">//pBrd-&gt;RegPokeInd( 6, 0, mode0 );     // Запуск DIO_IN</span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;}</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="comment">//! Подготовка SDRAM</span></div><div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#ac92a0f2d7f9eda731a928d1cd040a0ab"> 1986</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ac92a0f2d7f9eda731a928d1cd040a0ab">TF_TestStrm::PrepareSDRAM</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;{</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;    <span class="comment">//-----------------------------------------------------------------------------</span></div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;    U32 ii;</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;    <span class="comment">//MAIN_trdNo=0;</span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;    U32     spd_addr[]={3, 4, 5, 17, 18, 36, 40, 42, 30, 13};</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;    U32     spd_data[<span class="keyword">sizeof</span>(spd_addr)/<span class="keyword">sizeof</span>(U32)];</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;    U32     confreg;</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;    U32     DDR2_trdNo = 5;</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); <span class="comment">// MODE0 </span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); <span class="comment">// MODE0 </span></div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;    <span class="comment">//----------- Reading SPD data ---------------------------------------------</span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;    <span class="comment">//{</span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;    <span class="comment">//  U32 Bytes_Num;</span></div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;    <span class="comment">//  U32 val;</span></div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;    <span class="comment">//  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, 0);</span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;    <span class="comment">//  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;    <span class="comment">//  Bytes_Num=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );</span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;    <span class="comment">//  Bytes_Num&amp;=0xFF;</span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;    <span class="comment">//  for(ii=0;ii&lt;Bytes_Num;ii++)</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;    <span class="comment">//  {</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;    <span class="comment">//      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii);</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;    <span class="comment">//      pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 1);</span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;    <span class="comment">//      val=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );</span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;    <span class="comment">//      BRDC_printf(&quot;Byte %03d: - 0x%02X\n&quot;, ii, val &amp; 0xFF);</span></div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;    <span class="comment">//  }</span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;    <span class="comment">//}</span></div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;    <span class="keywordflow">for</span>(ii=0;ii&lt;<span class="keyword">sizeof</span>(spd_addr)/<span class="keyword">sizeof</span>(U32);ii++)</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;    {</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd(DDR2_trdNo, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a459abab634a7e20250d333090a028f58">TRDIND_SPD_ADDR</a>, spd_addr[ii]);</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd(DDR2_trdNo, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a14e201d87eea1ffa03f2a44a87b49ffe">TRDIND_SPD_CTRL</a>, 1);</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;        spd_data[ii]=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd(DDR2_trdNo, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a5f2f53de260e2d1ea2c2c6296fc8f17f">TRDIND_SPD_DATA</a> );</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;    }</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;    <span class="comment">//----------------------------------------------------------------------------</span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;    {</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;        U32 status;</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;        U32 mode1=0;</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;        U32 columns;</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;        U32 rows;</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;        U32 banks;</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;        U32 ranks;</div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;                    columns=spd_data[1] &amp; 0xFF; <span class="comment">// Num of columns</span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;                    columns=(columns-8) &amp; 7;</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;                    rows=spd_data[0] &amp; 0xFF; <span class="comment">// Num of Rows</span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;                    rows=(rows-8) &amp; 7;</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;                    {</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;                            U32 bank_width;</div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;        </div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;                            <span class="keywordflow">if</span> ((spd_data[3] &amp; 0xFF)==4)</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;                                    bank_width = 2;</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;                            <span class="keywordflow">else</span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;                                    bank_width = 3;</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;        </div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;                            bank_width &amp;= 0xFF; <span class="comment">// Num of Banks</span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;                            banks=(bank_width==2) ? 0 : 1;</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;                    }</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;        </div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;                    ranks=spd_data[2] &amp; 0x3; <span class="comment">// Num of Ranks</span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;                    ranks=(ranks==0) ? 0 : 1;</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;                    mode1=(rows&lt;&lt;2) | (columns&lt;&lt;5) | (ranks&lt;&lt;8) | (banks&lt;&lt;9);</div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;                     mode1|=0x2000;</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;                    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd(DDR2_trdNo, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#aac74922e3ad777767fbb0e2353b71cc5">TRDIND_MODE1</a>, mode1);  <span class="comment">// CONF_REG</span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;        <span class="comment">//</span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;        <span class="comment">//            do</span></div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;        <span class="comment">//            {</span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;        <span class="comment">//                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;        <span class="comment">//            }while(!(status &amp; 0xC000));</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;         BRDC_printf(_BRDC(<span class="stringliteral">&quot;COLUMNS :\t\t%d;\nROWS    :\t\t%d;\nBANKS   :\t\t%d;\nRANKS   :\t\t%d;\n&quot;</span>),</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;            spd_data[1] &amp; 0xFF, spd_data[0] &amp; 0xFF, spd_data[3] &amp; 0xFF, (spd_data[2] &amp; 0x3)+1);</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;        </div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;         BRDC_printf(_BRDC(<span class="stringliteral">&quot;MODE1 :\t\t0x%X\n&quot;</span>), mode1);</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;    }</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;    <span class="comment">//----------------------------------------------------------------------------</span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;    {</div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;        U32 CAS_latency;</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;        <span class="keywordtype">float</span> Twr;</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;        U32 Twr_value;</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;        U32 latency_reg;</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;        <span class="keywordflow">if</span> (spd_data[4] &amp; 0x8)</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;            CAS_latency = 3;</div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (spd_data[4] &amp; 0x10)</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;            CAS_latency = 4;</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (spd_data[4] &amp; 0x20)</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;            CAS_latency = 5;</div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (spd_data[4] &amp; 0x40)</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;            CAS_latency = 6;</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;             BRDC_printf( _BRDC(<span class="stringliteral">&quot;ERROR!: Неверное значение СAS\r\n&quot;</span>));</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;        Twr = ((spd_data[5] &amp; 0xFF) &gt;&gt; 2) + ((spd_data[5] &amp; 0x3) * 0.25);</div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="comment">//      Twr_value = (U32)ceil(Twr * 0.250);</span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="comment">//      latency_reg = (Twr_value&lt;&lt;4) | CAS_latency;</span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;        <span class="comment">//pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_LATENCY_REG, latency_reg);    // CONF_REG</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;         BRDC_printf(_BRDC(<span class="stringliteral">&quot;Twr=%f ns\n&quot;</span>), Twr);</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;    }</div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;    </div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;    <span class="comment">//----------------------------------------------------------------------------</span></div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;    {</div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;        U32 CAS_latency;</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;        <span class="keywordtype">float</span> Trfc;</div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;        U32 Subfield_A;</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;        U32 Subfield_B;</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;        U32 Trfc_value;</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;        Subfield_A=spd_data[6] &amp; 1;</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;        Subfield_B=(spd_data[6] &gt;&gt; 1) &amp; 7;</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;        Trfc=256*Subfield_A;</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;        <span class="keywordflow">switch</span> (Subfield_B)</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;        {</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;        <span class="keywordflow">case</span> 0 :</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;            Trfc+=0.0;</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;        <span class="keywordflow">case</span> 1 :</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;            Trfc+=0.25;</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;        <span class="keywordflow">case</span> 2 :</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;            Trfc+=0.33;</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;        <span class="keywordflow">case</span> 3 :</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;            Trfc+=0.5;</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;        <span class="keywordflow">case</span> 4 :</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;            Trfc+=0.66;</div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;        <span class="keywordflow">case</span> 5 :</div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;            Trfc+=0.75;</div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;</div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;        <span class="keywordflow">default</span>:</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;            ;</div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;        }</div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;        Trfc+=spd_data[7] &amp; 0xFF;</div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;</div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="comment">//      Trfc_value = (U32)ceil(Trfc * 0.250);</span></div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;         BRDC_printf(_BRDC(<span class="stringliteral">&quot;Trfc=%f ns\n&quot;</span>), Trfc);</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;    }</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;    <span class="comment">//----------------------------------------------------------------------------</span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;    {</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;        U32 Tras=spd_data[8] &amp; 0xFF;</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;         BRDC_printf(_BRDC(<span class="stringliteral">&quot;Tras=%d ns\n&quot;</span>), Tras);</div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;    }</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;    <span class="comment">//----------------------------------------------------------------------------</span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;    {</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;        U32 prim_width=spd_data[9] &amp; 0xFF;</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;         BRDC_printf(_BRDC(<span class="stringliteral">&quot;Primary SDRAM width x%d \n&quot;</span>), prim_width);</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;    }<span class="comment"></span></div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="comment">    ///----------------------------------------------------------------------------</span></div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;    <span class="comment">//return;</span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;    </div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;        <span class="comment">//pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);</span></div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;        </div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;        <span class="comment">//pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x0);</span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;        <span class="comment">//pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x1);</span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;        <span class="comment">//pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0x100C);</span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;        <span class="comment">//pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0x0200);</span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;</div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;        <span class="comment">//pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0x140C);</span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;        <span class="comment">//pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0x0200);</span></div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;</div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;        <span class="comment">//pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0x300C);</span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;</div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;    <span class="comment">//pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0x0300);</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;        <span class="comment">/*</span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="comment">        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x3);  // MODE0 </span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="comment">        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x0, 0x0);  // MODE0 </span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="comment">        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x10, 0x3); // CHAN </span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="comment">        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x13, 0x81);    // FSRC </span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="comment">        pBrd-&gt;RegPokeInd(ADC_trdNo, 0x14, 0x0); // FDVR </span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="comment">        */</span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;</div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );</div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;</div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );</div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd(DDR2_trdNo, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a9641f694df09799ccb184195d683f1ca">TRDIND_MODE2</a>, 0x10);</div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;    </div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;</div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;    <span class="comment">//-----------------------------------------------------------------------------</span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;     BRDC_printf( _BRDC(<span class="stringliteral">&quot;Waiting for Memory Initialization  ... \r\n&quot;</span>) );</div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;     Sleep( 200 );</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;    {</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;        U32 status;</div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;        U32 loop=0;</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;        <span class="keywordflow">do</span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;        {</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;            status=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekDir(DDR2_trdNo, 0);</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;            <span class="comment">//break;</span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;            </div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;            BRDC_printf( _BRDC(<span class="stringliteral">&quot;%10d STATUS: %.4X \r&quot;</span>), loop, status ); Sleep( 300 ); loop++;</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;        }<span class="keywordflow">while</span>( !(status &amp; 0x800));</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;    }</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;     BRDC_printf( _BRDC(<span class="stringliteral">&quot;\r\nMemory Initialization DONE\r\n&quot;</span>) );</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;    {</div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;        U32 DDR2_mode0;</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;        DDR2_mode0=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( DDR2_trdNo, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a6c761bacf28018280735a8b9d935c07b">TRDIND_MODE0</a>);</div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;        DDR2_mode0|=0x2;</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( DDR2_trdNo, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a6c761bacf28018280735a8b9d935c07b">TRDIND_MODE0</a>, DDR2_mode0 );  <span class="comment">// Сброс FIFO</span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;        DDR2_mode0&amp;=~0x2;</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( DDR2_trdNo, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a6c761bacf28018280735a8b9d935c07b">TRDIND_MODE0</a>, DDR2_mode0 );  <span class="comment">// Сброс FIFO</span></div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 6, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a6c761bacf28018280735a8b9d935c07b">TRDIND_MODE0</a>, 2 );  <span class="comment">// Сброс FIFO</span></div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 6, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a6c761bacf28018280735a8b9d935c07b">TRDIND_MODE0</a>, 0 );  <span class="comment">// Сброс FIFO</span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;    <span class="comment">//return;</span></div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;        DDR2_mode0|=0x0030;</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;        <span class="comment">//DDR2_mode0|=0x0010;</span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;        BRDC_printf( _BRDC(<span class="stringliteral">&quot;DDR_mode0: %.4X \n&quot;</span>), DDR2_mode0 );</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( DDR2_trdNo, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a6c761bacf28018280735a8b9d935c07b">TRDIND_MODE0</a>, DDR2_mode0 );  </div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;        <span class="comment">//pBrd-&gt;RegPokeInd( DDR2_trdNo, 0, 0x2038 );  // Запуск DIO_IN</span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;        <span class="comment">//pBrd-&gt;RegPokeInd(ADC_trdNo, TRDIND_MODE1, 0x80);  // Переключение тетрады ADC на тестовую последовательность </span></div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;    }</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;}</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="comment">//! Подготовка DDR3</span></div><div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a057d27a7a0c6102fc85f10eae2e1ae2c"> 2240</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a057d27a7a0c6102fc85f10eae2e1ae2c">TF_TestStrm::PrepareDDR3</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;{</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;</div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;    <span class="comment">//-----------------------------------------------------------------------------</span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;    U32 ii;</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;    <span class="comment">//MAIN_trdNo=0;</span></div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;    U32     spd_addr[]={ 4, 5, 7, 8, 10, 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 26, 27, 28, 29 };</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;    U32     spd_data[<span class="keyword">sizeof</span>(spd_addr)/<span class="keyword">sizeof</span>(U32)];</div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;    U32     confreg;</div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;    <span class="comment">//U32       DDR2_trdNo = 5;</span></div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;    U32     DDR2_trdNo = this-&gt;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab73148e294c0a3da580d5bff6f18ed39">trdNo</a>;</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;    <span class="comment">//BRDC_printf( _BRDC( &quot;\nТетрада памяти: %d   &quot;), DDR2_trdNo );</span></div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;</div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;    <span class="comment">// Проверка идентификатора тетрады </span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;    {</div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;        U32 trdId = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( DDR2_trdNo, 0x100 );</div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;        <span class="keywordflow">if</span>( (0x9B == trdId) || (0x8F==trdId) )</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;        {</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;            BRDC_printf( _BRDC( <span class="stringliteral">&quot;\nTRD_ID = 0x%.2X - Ok\n\n&quot;</span>), trdId );</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;        } <span class="keywordflow">else</span></div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;        {</div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;            BRDC_printf( _BRDC( <span class="stringliteral">&quot;\nTRD_ID = 0x%.2X - Error\n\n&quot;</span>), trdId );</div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;            <span class="keywordflow">throw</span>( _BRDC( <span class="stringliteral">&quot;Тетрада TRD_DDR3x не обнаружена&quot;</span>));</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;        }</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;    }</div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x3); <span class="comment">// MODE0 </span></div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd(DDR2_trdNo, 0x0, 0x0); <span class="comment">// MODE0 </span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;</div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;    <span class="comment"></span></div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="comment">    ////for( ii=0; ii&lt;16; ii++ )</span></div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="comment"></span>    <span class="comment">//int xx=0;</span></div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;    <span class="comment">//for( ii=4; ;  )</span></div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;    <span class="comment">//{</span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;    <span class="comment">//  U32 adr=3;</span></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;    <span class="comment">//  U32 data;</span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;    <span class="comment">//  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_ADDR, ii );</span></div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;    <span class="comment">//  pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_SPD_CTRL, 2 );</span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;    <span class="comment">//  data=pBrd-&gt;RegPeekInd(DDR2_trdNo, TRDIND_SPD_DATA );</span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;    <span class="comment">//  //printf( &quot;%5d 0x%.2X  \n&quot;, ii, data );</span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;    <span class="comment">//  printf( &quot;%5d 0x%.2X  \r&quot;, xx, data ); xx++;</span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;    <span class="comment">//  Sleep( 100 );</span></div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;    <span class="comment">//}</span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;    U32 status;</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;    <span class="comment">//for( ; ; )</span></div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;    <span class="keywordflow">for</span>(ii=0;ii&lt;<span class="keyword">sizeof</span>(spd_addr)/<span class="keyword">sizeof</span>(U32);ii++)</div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;    {</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd(DDR2_trdNo, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a459abab634a7e20250d333090a028f58">TRDIND_SPD_ADDR</a>, spd_addr[ii]);</div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd(DDR2_trdNo, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a14e201d87eea1ffa03f2a44a87b49ffe">TRDIND_SPD_CTRL</a>, 2);</div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;        <span class="comment">/*</span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="comment">        for( ; ; )</span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="comment">        {</span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="comment">            status = pBrd-&gt;RegPeekDir( DDR2_trdNo, 0 );</span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="comment">            if( status &amp; 1 )</span></div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="comment">                break;</span></div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="comment">            Sleep( 2 );</span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="comment">        }</span></div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="comment">        */</span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;        </div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;        spd_data[ii]=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd(DDR2_trdNo, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a5f2f53de260e2d1ea2c2c6296fc8f17f">TRDIND_SPD_DATA</a> );</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;        printf( <span class="stringliteral">&quot;%d SPD[%d] = 0x%.2X  %d \n&quot;</span>, ii, spd_addr[ii], spd_data[ii], spd_data[ii] );</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;    }</div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;</div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;    <span class="comment">// Проверка наличия SPD или имитатора SPD</span></div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;    {</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;        <span class="keywordflow">if</span>( (0xFF==spd_data[0]) || (0xFF==spd_data[1]) || (0xFF==spd_data[2]) )</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;        {</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;            <span class="keywordflow">throw</span>( _BRDC( <span class="stringliteral">&quot;Память не установлена ) );
        }

    }

        U32 mode1=0;

    //----------------------------------------------------------------------------
    {
        U32 status;
        U32 columns;
        U32 rows;
        U32 banks;
        U32 ranks;
        U32 size;
        U32 primary_bus;
        U32 sdram_widht;

        switch( (spd_data[0]&gt;&gt;4) &amp; 0x7 )
        {
            case 0: banks = 3; break;
            case 1: banks = 4; break;
            case 2: banks = 5; break;
            case 3: banks = 6; break;
            default: banks=0; break;
        }
        
        switch(spd_data[0] &amp; 0xF )
        {
            case 0: size=256; break;
            case 1: size=512; break;
            case 2: size=1024; break;
            case 3: size=2048; break;
            case 4: size=4096; break;
            case 5: size=8192; break;
            case 6: size=16384; break;
            default: size=0;

        }

        switch( (spd_data[1]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: rows=12; break;
            case 1: rows=13; break;
            case 2: rows=14; break;
            case 3: rows=15; break;
            case 4: rows=16; break;
            default: rows=0; break;
        }
    
        switch( (spd_data[1] &amp; 0x7 ) )
        {
            case 0: columns=9; break;
            case 1: columns=10; break;
            case 2: columns=11; break;
            case 3: columns=12; break;
            default: columns=0; break;
        }
    
    
        switch( (spd_data[2]&gt;&gt;3) &amp; 0x7 )
        {
            case 0: ranks=1; break;
            case 1: ranks=2; break;
            case 2: ranks=3; break;
            case 3: ranks=4; break;
            default: ranks=0; break;
        }
        
        switch( (spd_data[2]) &amp; 0x7 )
        {
            case 0: sdram_widht=4; break;
            case 1: sdram_widht=8; break;
            case 2: sdram_widht=16; break;
            case 3: sdram_widht=32; break;
            default: ranks=0; break;
        }
        switch( (spd_data[3]) &amp; 0x7 )
        {
            case 0: primary_bus=8; break;
            case 1: primary_bus=16; break;
            case 2: primary_bus=32; break;
            case 3: primary_bus=64; break;
            default: primary_bus=0; break;
        }

                    mode1=((rows-8)&lt;&lt;2)&amp;0x1C;
                    mode1|= ((columns-8)&lt;&lt;5) &amp; 0xE0;
                    mode1|= ((ranks-1)&lt;&lt;8) ;
                    mode1|= (1&lt;&lt;9);
                     mode1|=0x2000;

                    pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1);  // CONF_REG
        //
        //            do
        //            {
        //                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
        //            }while(!(status &amp; 0xC000));

         U32 total_size=size/8*primary_bus/sdram_widht*ranks;
         BRDC_printf(_BRDC(&quot;\nCOLUMNS \t\t%d\nROWS    \t\t%d\nBANKS   \t\t%d\nRANKS   \t\t%d\nSDRAM SIZE   \t\t%d \nSDRAM WITH \t\t%d\nPRIMARY BUS \t\t%d\nTOTAL SIZE \t\t%d [MB]\n&quot;),
                columns, rows, banks, ranks, size, sdram_widht, primary_bus, total_size );


        
         BRDC_printf(_BRDC(&quot;\nMODE1 :\t\t0x%X\n\n&quot;), mode1);

    }
    //----------------------------------------------------------------------------

    



        {
            U32 mode3=0;
            if( SdramSource )
                mode3|=1;
            if( SdramFullSpeed )
                mode3|=0x20;

            if( SdramFifoOutRestart )
                mode3|=0x100;

            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    // управление источником и режимом полной скорости
        }

        
        pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0C, SdramTestSequence  );   // 0x100 - включение тестового режима





    //-----------------------------------------------------------------------------
     BRDC_printf( _BRDC(&quot;Waiting for Memory Initialization  ... \r\n&quot;) );
     Sleep( 200 );
     for( int kk=0; ; kk++ )
    {
        U32 status;
        U32 loop=0;
        int flag_init=0;
        for( int jj=0; jj&lt;8; jj++ )
        {
            status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);
            //break;

            BRDC_printf( _BRDC(&quot;%10d STATUS: %.4X \r&quot;), loop, status ); Sleep( 200 ); loop++;

            // Проверка чтения регистра STATUS
            {
                if( 0xFFFF == status )
                {
                    BRDC_printf( _BRDC(&quot;\n\n&quot;)); 
                    throw( _BRDC( &quot;STATUS=0xFFFF - Ошибка чтения регистра STATUS&quot;));
                }
            }

            if( status &amp; 0x800) 
            {
                flag_init=1;
                break;
            }
        }
        
        if( 1==flag_init )
        {
         BRDC_printf( _BRDC(&quot;\r\nMemory Initialization DONE\r\n&quot;) );
         break;
        } else
        {
            //throw( _BRDC(&quot;Не удалось инициализировать DDR память&quot;) );
            BRDC_printf( _BRDC(&quot;Restart: %kk                  \r&quot;), kk );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; ~0x20000 );  // CONF_REG
            Sleep( 400 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE1, mode1 &amp; 0x20000 );   // CONF_REG
        }
    }
    {




        if( 1==SdramFifoMode )
        { // Режим FIFO 
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );

            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );

            //pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);
            pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x14 ); // Режим FIFO
            BRDC_printf( _BRDC(&quot;\r\nРежим FIFO\r\n&quot;)  );
        } else
        { // Режим с автоматическим чтением

            // Начало активной зоны
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, SdramAzBase &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, SdramAzBase &gt;&gt; 16 );

            U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
            U32 AzEnd;

            if( -1==SdramAzSize ) 
            {
                AzEnd= SdramAzBase + size - 1;
            } else
            {
                AzEnd= SdramAzBase + SdramAzSize*(1024/4) - 1;
            }

            SdramAzSizeOfKb = (AzEnd+1-SdramAzBase)/(256);
            BRDC_printf( _BRDC(&quot;\r\nРежим с автоматическим чтением\r\n&quot;)  );
            BRDC_printf( _BRDC(&quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot;), SdramAzBase  );
            BRDC_printf( _BRDC(&quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot;), AzEnd  );
            BRDC_printf( _BRDC(&quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot;), SdramAzSizeOfKb/1024, SdramAzSize );
            
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, AzEnd &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, AzEnd &gt;&gt; 16 );

        }
    

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 2 );  // Сброс FIFO

        if( SdramFifoOutRestart )
        {
            U32 mode3=0;
            mode3=pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x0B );    
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 | 0x200 );    // сброс входного FIFO
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    
        }

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 0 );  

    }


}


//! 
#define TRDIND_ID 0x100
#define TRDIND_INSTNUM 0x107
#define TRD_DDR4_ID 0xE7

int TF_TestStrm::PrepareDDR4( void )
{
    BRDCHAR log_out[1024];
    //int ret;

    U32 ii;
    U32 trdId;
    U32 trdInst;

    U32     spd_addr[] = { 2, 3, 4, 5, 12, 13 };
    U32     spd_data[sizeof( spd_addr ) / sizeof( U32 )];
    U32     confreg;

    ////Поиск тетрады TRD_DDR4
    //for (ii = 1; ii&lt;8; ii++)
    //{
    //  trdId = pBrd-&gt;RegPeekInd( ii, TRDIND_ID );
    //  if (trdId == TRD_DDR4_ID)
    //  {
    //      trdInst = pBrd-&gt;RegPeekInd( ii, TRDIND_INSTNUM );
    //      if (trdInst == m_SdramInst)
    //      {
    //          trdDDR4 = ii;
    //          break;
    //      }
    //  }
    //}

    //if (trdDDR4 == 0)
    //{
    //  BRDC_printf( _BRDC( &quot;ERROR : Тетрада DDR4 не нейдена \n&quot; ) );
    //  return -1;
    //}
    //else
    //  BRDC_printf( _BRDC( &quot;Номер тетрада DDR4 : %d\n&quot; ), trdDDR4 );

    U32 trdDDR4 = this-&gt;trdNo;

    // Сброс тетрады 
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 1 );
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 0 );

    //Чтение данных ПЗУ SPD

    for (ii = 0; ii&lt;sizeof( spd_addr ) / sizeof( U32 ); ii++)
    {
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_ADDR, spd_addr[ii] );
        //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_SPD_CTRL, 1);
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_CTRL, 2 );

        spd_data[ii] = pBrd-&gt;RegPeekInd( trdDDR4, TRDIND_SPD_DATA );
    }

    // Byte 2
    // Проверка типа памяти (DDR4 SDRAM - 0xC) 
    spd_data[0] &amp;= 0xFF;
    if (spd_data[0] != 0xC)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Неверный тип памяти (0x%X). Ожидается 0xC\r\n&quot; ), spd_data[0] );
        throw(log_out);
    }

    // Byte 3
    // Проверка типа модуля
    spd_data[1] &amp;= 0x7;
    if (spd_data[1] != 0x3)
    {
        switch (spd_data[1])
        {
        case 0x0:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UNDEFINED\&quot;\r\n&quot; ) );
            break;
        case 0x1:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;RDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x2:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x3: //тип модуля (SO-DIMM - 0x3)
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;SODIMM\&quot;\r\n&quot; ) );
            break;
        case 0x4:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;LRDIMM\&quot;\r\n&quot; ) );
            break;
        default: break;
        }
    }

    // Byte 4
    // Total SDRAM capacity, in megabits
    U32 sdram_capacity;
    switch (spd_data[2] &amp; 0xF)
    {
    case 0:
        sdram_capacity = 256;
        break;
    case 1:
        sdram_capacity = 512;
        break;
    case 2:
        sdram_capacity = 1024;
        break;
    case 3:
        sdram_capacity = 2048;
        break;
    case 4:
        sdram_capacity = 4096;
        break;
    case 5:
        sdram_capacity = 8198;
        break;
    case 6:
        sdram_capacity = 16384;
        break;
    case 7:
        sdram_capacity = 32768;
        break;
    case 8:
        sdram_capacity = 12288; // 12Gb
        break;
    case 9:
        sdram_capacity = 24576; // 24Gb
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти, Мбит):&quot; ), sdram_capacity );

    U32 bank_addr_bits = (spd_data[2] &gt;&gt; 4) &amp; 0x3;
    bank_addr_bits += 2;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса банка):&quot; ), bank_addr_bits );

    U32 bank_group_bits = (spd_data[2] &gt;&gt; 6) &amp; 0x3;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число груп банков):&quot; ), bank_group_bits );


    // Byte 5
    U32 col_addr_bits = spd_data[3] &amp; 0x7;
    col_addr_bits += 9;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса колонки):&quot; ), col_addr_bits );

    U32 row_addr_bits = (spd_data[3] &gt;&gt; 3) &amp; 0x7;
    row_addr_bits += 12;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса строки):&quot; ), row_addr_bits );


    // Byte 12
    // Организация модуля
    U32 sdram_width;
    switch (spd_data[4] &amp; 0x7)
    {
    case 0:
        sdram_width = 4;
        break;
    case 1:
        sdram_width = 8;
        break;
    case 2:
        sdram_width = 16;
        break;
    case 3:
        sdram_width = 32;
        break;
    default:;
    }
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины памяти):&quot; ), sdram_width );

    // Number of Package Panks per DIMM
    U32 ranks = (spd_data[4] &gt;&gt; 3) &amp; 0x7;
    ranks += 1;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число ранков):&quot; ), ranks );

    // Byte 13
    // Module Memory Bus Width
    U32 primary_bus_width;
    switch (spd_data[5] &amp; 0x7)
    {
    case 0:
        primary_bus_width = 8;
        break;
    case 1:
        primary_bus_width = 16;
        break;
    case 2:
        primary_bus_width = 32;
        break;
    case 3:
        primary_bus_width = 64;
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины модуля):&quot; ), primary_bus_width );

    U32 module_capacity = (sdram_capacity / 8)*(primary_bus_width / sdram_width)*ranks;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти модуля МБайт)&quot; ), module_capacity );

    //g_SdramSize = module_capacity * 262144;

    U32 mode1 = 0;
    mode1 |= ((row_addr_bits - 8) &amp; 0x7) &lt;&lt; 2;
    mode1 |= ((col_addr_bits - 8) &amp; 0x7) &lt;&lt; 5;
    mode1 |= (ranks == 1) ? 0 : 0x100;
    mode1 |= 0x2200;

    // Разрешение инициализации памяти
    //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_MODE1, 0);
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE1, mode1 );

    // Ожидание окончания инициализации памяти DDR4
    BRDC_printf( _BRDC( &quot;\n\t%-46s\n&quot; ), _BRDC( &quot;Инициализации модуля DDR4...&quot; ) );
    int attempt;
    int attempt_max = 100;
    U32 status;

    for (attempt = 0; attempt&lt;attempt_max; attempt++)
    {
        status = pBrd-&gt;RegPeekDir( trdDDR4, TRDREG_STATUS );

        if (status &amp; 0x800)
            break;
        else
            Sleep( 100 );
    }

    if (attempt == attempt_max)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Первышен интервал ожидания инициализации модуля DDR4\r\n&quot; ) );
        throw(log_out);
    }

    if (SdramFifoMode == 1)
    {
        // Установка режима FIFO
        U32 mode2 = 0x10; // FIFO_MODE
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );
        BRDC_printf( _BRDC( &quot;\t%-46s\n&quot; ), _BRDC( &quot;Режим FIFO&quot; ) );
    }
    else
    {
        // Режим активной зоны
        U32 mode2 = 0;
        //Установка блокировки сброса входного FIFO
        //mode2 |= (SdramFifoInRstBlock == 1) ? 0x100 : 0;
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );

        U32 azbase_reg_l = SdramAzBase &amp; 0xFFFF;
        U32 azbase_reg_h = (SdramAzBase &gt;&gt; 16) &amp; 0xFFFF;

        U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
        U32 AzEnd;

        if (-1 == SdramAzSize)
        {
            AzEnd = SdramAzBase + size - 1;
        }
        else
        {
            AzEnd = SdramAzBase + SdramAzSize*(1024 / 4) - 1;
        }

        SdramAzSizeOfKb = (AzEnd + 1 - SdramAzBase) / (256);
        BRDC_printf( _BRDC( &quot;\r\nРежим с автоматическим чтением\r\n&quot; ) );
        BRDC_printf( _BRDC( &quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot; ), SdramAzBase );
        BRDC_printf( _BRDC( &quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot; ), AzEnd );
        BRDC_printf( _BRDC( &quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
&quot;</span>) );</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;        }</div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;</div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;    }</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;</div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;        U32 mode1=0;</div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;    <span class="comment">//----------------------------------------------------------------------------</span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;    {</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;        U32 status;</div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;        U32 columns;</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;        U32 rows;</div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;        U32 banks;</div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;        U32 ranks;</div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;        U32 size;</div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;        U32 primary_bus;</div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;        U32 sdram_widht;</div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;</div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;        <span class="keywordflow">switch</span>( (spd_data[0]&gt;&gt;4) &amp; 0x7 )</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;        {</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;            <span class="keywordflow">case</span> 0: banks = 3; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;            <span class="keywordflow">case</span> 1: banks = 4; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;            <span class="keywordflow">case</span> 2: banks = 5; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;            <span class="keywordflow">case</span> 3: banks = 6; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;            <span class="keywordflow">default</span>: banks=0; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;        }</div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;        </div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;        <span class="keywordflow">switch</span>(spd_data[0] &amp; 0xF )</div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;        {</div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;            <span class="keywordflow">case</span> 0: size=256; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;            <span class="keywordflow">case</span> 1: size=512; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;            <span class="keywordflow">case</span> 2: size=1024; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;            <span class="keywordflow">case</span> 3: size=2048; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;            <span class="keywordflow">case</span> 4: size=4096; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;            <span class="keywordflow">case</span> 5: size=8192; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;            <span class="keywordflow">case</span> 6: size=16384; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;            <span class="keywordflow">default</span>: size=0;</div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;</div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;        }</div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;</div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;        <span class="keywordflow">switch</span>( (spd_data[1]&gt;&gt;3) &amp; 0x7 )</div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;        {</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;            <span class="keywordflow">case</span> 0: rows=12; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;            <span class="keywordflow">case</span> 1: rows=13; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;            <span class="keywordflow">case</span> 2: rows=14; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;            <span class="keywordflow">case</span> 3: rows=15; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;            <span class="keywordflow">case</span> 4: rows=16; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;            <span class="keywordflow">default</span>: rows=0; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;        }</div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;    </div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;        <span class="keywordflow">switch</span>( (spd_data[1] &amp; 0x7 ) )</div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;        {</div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;            <span class="keywordflow">case</span> 0: columns=9; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;            <span class="keywordflow">case</span> 1: columns=10; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;            <span class="keywordflow">case</span> 2: columns=11; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;            <span class="keywordflow">case</span> 3: columns=12; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;            <span class="keywordflow">default</span>: columns=0; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;        }</div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;    </div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;    </div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;        <span class="keywordflow">switch</span>( (spd_data[2]&gt;&gt;3) &amp; 0x7 )</div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;        {</div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;            <span class="keywordflow">case</span> 0: ranks=1; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;            <span class="keywordflow">case</span> 1: ranks=2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;            <span class="keywordflow">case</span> 2: ranks=3; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;            <span class="keywordflow">case</span> 3: ranks=4; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;            <span class="keywordflow">default</span>: ranks=0; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;        }</div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;        </div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;        <span class="keywordflow">switch</span>( (spd_data[2]) &amp; 0x7 )</div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;        {</div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;            <span class="keywordflow">case</span> 0: sdram_widht=4; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;            <span class="keywordflow">case</span> 1: sdram_widht=8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;            <span class="keywordflow">case</span> 2: sdram_widht=16; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;            <span class="keywordflow">case</span> 3: sdram_widht=32; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;            <span class="keywordflow">default</span>: ranks=0; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;        }</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;        <span class="keywordflow">switch</span>( (spd_data[3]) &amp; 0x7 )</div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;        {</div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;            <span class="keywordflow">case</span> 0: primary_bus=8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;            <span class="keywordflow">case</span> 1: primary_bus=16; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;            <span class="keywordflow">case</span> 2: primary_bus=32; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;            <span class="keywordflow">case</span> 3: primary_bus=64; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;            <span class="keywordflow">default</span>: primary_bus=0; <span class="keywordflow">break</span>;</div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;        }</div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;</div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;                    mode1=((rows-8)&lt;&lt;2)&amp;0x1C;</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;                    mode1|= ((columns-8)&lt;&lt;5) &amp; 0xE0;</div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;                    mode1|= ((ranks-1)&lt;&lt;8) ;</div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;                    mode1|= (1&lt;&lt;9);</div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;                     mode1|=0x2000;</div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;                    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd(DDR2_trdNo, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#aac74922e3ad777767fbb0e2353b71cc5">TRDIND_MODE1</a>, mode1);  <span class="comment">// CONF_REG</span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;        <span class="comment">//</span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;        <span class="comment">//            do</span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;        <span class="comment">//            {</span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;        <span class="comment">//                    status=pBrd-&gt;RegPeekDir(DDR2_trdNo, 0);</span></div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;        <span class="comment">//            }while(!(status &amp; 0xC000));</span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;         U32 total_size=size/8*primary_bus/sdram_widht*ranks;</div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;         BRDC_printf(_BRDC(<span class="stringliteral">&quot;\nCOLUMNS \t\t%d\nROWS    \t\t%d\nBANKS   \t\t%d\nRANKS   \t\t%d\nSDRAM SIZE   \t\t%d \nSDRAM WITH \t\t%d\nPRIMARY BUS \t\t%d\nTOTAL SIZE \t\t%d [MB]\n&quot;</span>),</div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;                columns, rows, banks, ranks, size, sdram_widht, primary_bus, total_size );</div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;</div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;</div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;        </div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;         BRDC_printf(_BRDC(<span class="stringliteral">&quot;\nMODE1 :\t\t0x%X\n\n&quot;</span>), mode1);</div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;</div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;    }</div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;    <span class="comment">//----------------------------------------------------------------------------</span></div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;</div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;    </div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;</div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;</div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;</div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;        {</div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;            U32 mode3=0;</div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;            <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a17d55ad83d1cc2af4d666f00660576ae">SdramSource</a> )</div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;                mode3|=1;</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;            <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a023f663b25242bb2a61bf03b9fc26cd3">SdramFullSpeed</a> )</div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;                mode3|=0x20;</div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;</div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;            <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a376e67486b0a4ca2629e4c002e53fcd4">SdramFifoOutRestart</a> )</div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;                mode3|=0x100;</div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;</div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    <span class="comment">// управление источником и режимом полной скорости</span></div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;        }</div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;</div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;        </div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( DDR2_trdNo, 0x0C, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aa5455afda9a2316fc31c72f9f1af12ed">SdramTestSequence</a>  );   <span class="comment">// 0x100 - включение тестового режима</span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;</div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;</div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;</div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;</div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;</div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;    <span class="comment">//-----------------------------------------------------------------------------</span></div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;     BRDC_printf( _BRDC(<span class="stringliteral">&quot;Waiting for Memory Initialization  ... \r\n&quot;</span>) );</div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;     Sleep( 200 );</div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;     <span class="keywordflow">for</span>( <span class="keywordtype">int</span> kk=0; ; kk++ )</div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;    {</div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;        U32 status;</div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;        U32 loop=0;</div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;        <span class="keywordtype">int</span> flag_init=0;</div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;        <span class="keywordflow">for</span>( <span class="keywordtype">int</span> jj=0; jj&lt;8; jj++ )</div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;        {</div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;            status=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekDir(DDR2_trdNo, 0);</div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;            <span class="comment">//break;</span></div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;</div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;            BRDC_printf( _BRDC(<span class="stringliteral">&quot;%10d STATUS: %.4X \r&quot;</span>), loop, status ); Sleep( 200 ); loop++;</div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;</div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;            <span class="comment">// Проверка чтения регистра STATUS</span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;            {</div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;                <span class="keywordflow">if</span>( 0xFFFF == status )</div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;                {</div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;                    BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n\n&quot;</span>)); </div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;                    <span class="keywordflow">throw</span>( _BRDC( <span class="stringliteral">&quot;STATUS=0xFFFF - Ошибка чтения регистра STATUS&quot;</span>));</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;                }</div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;            }</div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;</div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;            <span class="keywordflow">if</span>( status &amp; 0x800) </div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;            {</div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;                flag_init=1;</div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;            }</div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;        }</div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;        </div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;        <span class="keywordflow">if</span>( 1==flag_init )</div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;        {</div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;         BRDC_printf( _BRDC(<span class="stringliteral">&quot;\r\nMemory Initialization DONE\r\n&quot;</span>) );</div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;         <span class="keywordflow">break</span>;</div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;        } <span class="keywordflow">else</span></div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;        {</div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;            <span class="comment">//throw( _BRDC(&quot;Не удалось инициализировать DDR память&quot;) );</span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;            BRDC_printf( _BRDC(<span class="stringliteral">&quot;Restart: %kk                  \r&quot;</span>), kk );</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd(DDR2_trdNo, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#aac74922e3ad777767fbb0e2353b71cc5">TRDIND_MODE1</a>, mode1 &amp; ~0x20000 );  <span class="comment">// CONF_REG</span></div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;            Sleep( 400 );</div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd(DDR2_trdNo, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#aac74922e3ad777767fbb0e2353b71cc5">TRDIND_MODE1</a>, mode1 &amp; 0x20000 );   <span class="comment">// CONF_REG</span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;        }</div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;    }</div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;    {</div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;</div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;</div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;        <span class="keywordflow">if</span>( 1==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a2de1785b034c3be549576b378e29779b">SdramFifoMode</a> )</div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;        { <span class="comment">// Режим FIFO </span></div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd(DDR2_trdNo, 0x10, 0 );</div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd(DDR2_trdNo, 0x11, 0 );</div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;</div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd(DDR2_trdNo, 0x0E, 0 );</div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd(DDR2_trdNo, 0x0F, 0 );</div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;</div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd(DDR2_trdNo, 0x14, 0 );</div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd(DDR2_trdNo, 0x15, 0 );</div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;</div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;            <span class="comment">//pBrd-&gt;RegPokeInd(DDR2_trdNo, TRDIND_MODE2, 0x10);</span></div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd(DDR2_trdNo, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a9641f694df09799ccb184195d683f1ca">TRDIND_MODE2</a>, 0x14 ); <span class="comment">// Режим FIFO</span></div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;            BRDC_printf( _BRDC(<span class="stringliteral">&quot;\r\nРежим FIFO\r\n&quot;</span>)  );</div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;        } <span class="keywordflow">else</span></div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;        { <span class="comment">// Режим с автоматическим чтением 
            // Начало активной зоны
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x10, SdramAzBase &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x11, SdramAzBase &gt;&gt; 16 );

            U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
            U32 AzEnd;

            if( -1==SdramAzSize ) 
            {
                AzEnd= SdramAzBase + size - 1;
            } else
            {
                AzEnd= SdramAzBase + SdramAzSize*(1024/4) - 1;
            }

            SdramAzSizeOfKb = (AzEnd+1-SdramAzBase)/(256);
            BRDC_printf( _BRDC(&quot;\r\nРежим с автоматическим чтением\r\n&quot;)  );
            BRDC_printf( _BRDC(&quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot;), SdramAzBase  );
            BRDC_printf( _BRDC(&quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot;), AzEnd  );
            BRDC_printf( _BRDC(&quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot;), SdramAzSizeOfKb/1024, SdramAzSize );
            
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, AzEnd &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, AzEnd &gt;&gt; 16 );

        }
    

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 2 );  // Сброс FIFO

        if( SdramFifoOutRestart )
        {
            U32 mode3=0;
            mode3=pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x0B );    
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 | 0x200 );    // сброс входного FIFO
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    
        }

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 0 );  

    }


}


//! 
#define TRDIND_ID 0x100
#define TRDIND_INSTNUM 0x107
#define TRD_DDR4_ID 0xE7

int TF_TestStrm::PrepareDDR4( void )
{
    BRDCHAR log_out[1024];
    //int ret;

    U32 ii;
    U32 trdId;
    U32 trdInst;

    U32     spd_addr[] = { 2, 3, 4, 5, 12, 13 };
    U32     spd_data[sizeof( spd_addr ) / sizeof( U32 )];
    U32     confreg;

    ////Поиск тетрады TRD_DDR4
    //for (ii = 1; ii&lt;8; ii++)
    //{
    //  trdId = pBrd-&gt;RegPeekInd( ii, TRDIND_ID );
    //  if (trdId == TRD_DDR4_ID)
    //  {
    //      trdInst = pBrd-&gt;RegPeekInd( ii, TRDIND_INSTNUM );
    //      if (trdInst == m_SdramInst)
    //      {
    //          trdDDR4 = ii;
    //          break;
    //      }
    //  }
    //}

    //if (trdDDR4 == 0)
    //{
    //  BRDC_printf( _BRDC( &quot;ERROR : Тетрада DDR4 не нейдена \n&quot; ) );
    //  return -1;
    //}
    //else
    //  BRDC_printf( _BRDC( &quot;Номер тетрада DDR4 : %d\n&quot; ), trdDDR4 );

    U32 trdDDR4 = this-&gt;trdNo;

    // Сброс тетрады 
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 1 );
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 0 );

    //Чтение данных ПЗУ SPD

    for (ii = 0; ii&lt;sizeof( spd_addr ) / sizeof( U32 ); ii++)
    {
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_ADDR, spd_addr[ii] );
        //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_SPD_CTRL, 1);
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_CTRL, 2 );

        spd_data[ii] = pBrd-&gt;RegPeekInd( trdDDR4, TRDIND_SPD_DATA );
    }

    // Byte 2
    // Проверка типа памяти (DDR4 SDRAM - 0xC) 
    spd_data[0] &amp;= 0xFF;
    if (spd_data[0] != 0xC)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Неверный тип памяти (0x%X). Ожидается 0xC\r\n&quot; ), spd_data[0] );
        throw(log_out);
    }

    // Byte 3
    // Проверка типа модуля
    spd_data[1] &amp;= 0x7;
    if (spd_data[1] != 0x3)
    {
        switch (spd_data[1])
        {
        case 0x0:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UNDEFINED\&quot;\r\n&quot; ) );
            break;
        case 0x1:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;RDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x2:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x3: //тип модуля (SO-DIMM - 0x3)
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;SODIMM\&quot;\r\n&quot; ) );
            break;
        case 0x4:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;LRDIMM\&quot;\r\n&quot; ) );
            break;
        default: break;
        }
    }

    // Byte 4
    // Total SDRAM capacity, in megabits
    U32 sdram_capacity;
    switch (spd_data[2] &amp; 0xF)
    {
    case 0:
        sdram_capacity = 256;
        break;
    case 1:
        sdram_capacity = 512;
        break;
    case 2:
        sdram_capacity = 1024;
        break;
    case 3:
        sdram_capacity = 2048;
        break;
    case 4:
        sdram_capacity = 4096;
        break;
    case 5:
        sdram_capacity = 8198;
        break;
    case 6:
        sdram_capacity = 16384;
        break;
    case 7:
        sdram_capacity = 32768;
        break;
    case 8:
        sdram_capacity = 12288; // 12Gb
        break;
    case 9:
        sdram_capacity = 24576; // 24Gb
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти, Мбит):&quot; ), sdram_capacity );

    U32 bank_addr_bits = (spd_data[2] &gt;&gt; 4) &amp; 0x3;
    bank_addr_bits += 2;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса банка):&quot; ), bank_addr_bits );

    U32 bank_group_bits = (spd_data[2] &gt;&gt; 6) &amp; 0x3;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число груп банков):&quot; ), bank_group_bits );


    // Byte 5
    U32 col_addr_bits = spd_data[3] &amp; 0x7;
    col_addr_bits += 9;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса колонки):&quot; ), col_addr_bits );

    U32 row_addr_bits = (spd_data[3] &gt;&gt; 3) &amp; 0x7;
    row_addr_bits += 12;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса строки):&quot; ), row_addr_bits );


    // Byte 12
    // Организация модуля
    U32 sdram_width;
    switch (spd_data[4] &amp; 0x7)
    {
    case 0:
        sdram_width = 4;
        break;
    case 1:
        sdram_width = 8;
        break;
    case 2:
        sdram_width = 16;
        break;
    case 3:
        sdram_width = 32;
        break;
    default:;
    }
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины памяти):&quot; ), sdram_width );

    // Number of Package Panks per DIMM
    U32 ranks = (spd_data[4] &gt;&gt; 3) &amp; 0x7;
    ranks += 1;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число ранков):&quot; ), ranks );

    // Byte 13
    // Module Memory Bus Width
    U32 primary_bus_width;
    switch (spd_data[5] &amp; 0x7)
    {
    case 0:
        primary_bus_width = 8;
        break;
    case 1:
        primary_bus_width = 16;
        break;
    case 2:
        primary_bus_width = 32;
        break;
    case 3:
        primary_bus_width = 64;
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины модуля):&quot; ), primary_bus_width );

    U32 module_capacity = (sdram_capacity / 8)*(primary_bus_width / sdram_width)*ranks;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти модуля МБайт)&quot; ), module_capacity );

    //g_SdramSize = module_capacity * 262144;

    U32 mode1 = 0;
    mode1 |= ((row_addr_bits - 8) &amp; 0x7) &lt;&lt; 2;
    mode1 |= ((col_addr_bits - 8) &amp; 0x7) &lt;&lt; 5;
    mode1 |= (ranks == 1) ? 0 : 0x100;
    mode1 |= 0x2200;

    // Разрешение инициализации памяти
    //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_MODE1, 0);
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE1, mode1 );

    // Ожидание окончания инициализации памяти DDR4
    BRDC_printf( _BRDC( &quot;\n\t%-46s\n&quot; ), _BRDC( &quot;Инициализации модуля DDR4...&quot; ) );
    int attempt;
    int attempt_max = 100;
    U32 status;

    for (attempt = 0; attempt&lt;attempt_max; attempt++)
    {
        status = pBrd-&gt;RegPeekDir( trdDDR4, TRDREG_STATUS );

        if (status &amp; 0x800)
            break;
        else
            Sleep( 100 );
    }

    if (attempt == attempt_max)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Первышен интервал ожидания инициализации модуля DDR4\r\n&quot; ) );
        throw(log_out);
    }

    if (SdramFifoMode == 1)
    {
        // Установка режима FIFO
        U32 mode2 = 0x10; // FIFO_MODE
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );
        BRDC_printf( _BRDC( &quot;\t%-46s\n&quot; ), _BRDC( &quot;Режим FIFO&quot; ) );
    }
    else
    {
        // Режим активной зоны
        U32 mode2 = 0;
        //Установка блокировки сброса входного FIFO
        //mode2 |= (SdramFifoInRstBlock == 1) ? 0x100 : 0;
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );

        U32 azbase_reg_l = SdramAzBase &amp; 0xFFFF;
        U32 azbase_reg_h = (SdramAzBase &gt;&gt; 16) &amp; 0xFFFF;

        U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
        U32 AzEnd;

        if (-1 == SdramAzSize)
        {
            AzEnd = SdramAzBase + size - 1;
        }
        else
        {
            AzEnd = SdramAzBase + SdramAzSize*(1024 / 4) - 1;
        }

        SdramAzSizeOfKb = (AzEnd + 1 - SdramAzBase) / (256);
        BRDC_printf( _BRDC( &quot;\r\nРежим с автоматическим чтением\r\n&quot; ) );
        BRDC_printf( _BRDC( &quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot; ), SdramAzBase );
        BRDC_printf( _BRDC( &quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot; ), AzEnd );
        BRDC_printf( _BRDC( &quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
</span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;</div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;            <span class="comment">// Начало активной зоны</span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd(DDR2_trdNo, 0x10, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5363398227aff3cf4a0b77f82ebc1281">SdramAzBase</a> &amp; 0xFFFF );</div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd(DDR2_trdNo, 0x11, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5363398227aff3cf4a0b77f82ebc1281">SdramAzBase</a> &gt;&gt; 16 );</div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;</div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;            U32 size = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#adaf759c8b40c5b4684952ff6a908a150">CntBlockInBuffer</a> * <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a11b6d63543d5d59c3d2d38a5a8f10110">SizeBlockOfWords</a> * <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a38843104c4edaf50b8f286cb2ea9c860">CntBuffer</a>; <span class="comment">// общий размер буфера в 32-х разрядных словах</span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;            U32 AzEnd;</div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;</div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;            <span class="keywordflow">if</span>( -1==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a324b3f079d758b041ed8a77870b77731">SdramAzSize</a> ) </div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;            {</div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;                AzEnd= <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5363398227aff3cf4a0b77f82ebc1281">SdramAzBase</a> + size - 1;</div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;            } <span class="keywordflow">else</span></div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;            {</div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;                AzEnd= <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5363398227aff3cf4a0b77f82ebc1281">SdramAzBase</a> + <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a324b3f079d758b041ed8a77870b77731">SdramAzSize</a>*(1024/4) - 1;</div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;            }</div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;</div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#adb931430561ceee30e21b09f9bbd83bf">SdramAzSizeOfKb</a> = (AzEnd+1-<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5363398227aff3cf4a0b77f82ebc1281">SdramAzBase</a>)/(256);</div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;            BRDC_printf( _BRDC(<span class="stringliteral">&quot;\r\nРежим с автоматическим чтением r\n&quot;)  );
            BRDC_printf( _BRDC(&quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot;), SdramAzBase  );
            BRDC_printf( _BRDC(&quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot;), AzEnd  );
            BRDC_printf( _BRDC(&quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot;), SdramAzSizeOfKb/1024, SdramAzSize );
            
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, AzEnd &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, AzEnd &gt;&gt; 16 );

        }
    

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 2 );  // Сброс FIFO

        if( SdramFifoOutRestart )
        {
            U32 mode3=0;
            mode3=pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x0B );    
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 | 0x200 );    // сброс входного FIFO
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    
        }

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 0 );  

    }


}


//! 
#define TRDIND_ID 0x100
#define TRDIND_INSTNUM 0x107
#define TRD_DDR4_ID 0xE7

int TF_TestStrm::PrepareDDR4( void )
{
    BRDCHAR log_out[1024];
    //int ret;

    U32 ii;
    U32 trdId;
    U32 trdInst;

    U32     spd_addr[] = { 2, 3, 4, 5, 12, 13 };
    U32     spd_data[sizeof( spd_addr ) / sizeof( U32 )];
    U32     confreg;

    ////Поиск тетрады TRD_DDR4
    //for (ii = 1; ii&lt;8; ii++)
    //{
    //  trdId = pBrd-&gt;RegPeekInd( ii, TRDIND_ID );
    //  if (trdId == TRD_DDR4_ID)
    //  {
    //      trdInst = pBrd-&gt;RegPeekInd( ii, TRDIND_INSTNUM );
    //      if (trdInst == m_SdramInst)
    //      {
    //          trdDDR4 = ii;
    //          break;
    //      }
    //  }
    //}

    //if (trdDDR4 == 0)
    //{
    //  BRDC_printf( _BRDC( &quot;ERROR : Тетрада DDR4 не нейдена \n&quot; ) );
    //  return -1;
    //}
    //else
    //  BRDC_printf( _BRDC( &quot;Номер тетрада DDR4 : %d\n&quot; ), trdDDR4 );

    U32 trdDDR4 = this-&gt;trdNo;

    // Сброс тетрады 
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 1 );
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 0 );

    //Чтение данных ПЗУ SPD

    for (ii = 0; ii&lt;sizeof( spd_addr ) / sizeof( U32 ); ii++)
    {
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_ADDR, spd_addr[ii] );
        //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_SPD_CTRL, 1);
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_CTRL, 2 );

        spd_data[ii] = pBrd-&gt;RegPeekInd( trdDDR4, TRDIND_SPD_DATA );
    }

    // Byte 2
    // Проверка типа памяти (DDR4 SDRAM - 0xC) 
    spd_data[0] &amp;= 0xFF;
    if (spd_data[0] != 0xC)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Неверный тип памяти (0x%X). Ожидается 0xC\r\n&quot; ), spd_data[0] );
        throw(log_out);
    }

    // Byte 3
    // Проверка типа модуля
    spd_data[1] &amp;= 0x7;
    if (spd_data[1] != 0x3)
    {
        switch (spd_data[1])
        {
        case 0x0:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UNDEFINED\&quot;\r\n&quot; ) );
            break;
        case 0x1:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;RDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x2:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x3: //тип модуля (SO-DIMM - 0x3)
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;SODIMM\&quot;\r\n&quot; ) );
            break;
        case 0x4:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;LRDIMM\&quot;\r\n&quot; ) );
            break;
        default: break;
        }
    }

    // Byte 4
    // Total SDRAM capacity, in megabits
    U32 sdram_capacity;
    switch (spd_data[2] &amp; 0xF)
    {
    case 0:
        sdram_capacity = 256;
        break;
    case 1:
        sdram_capacity = 512;
        break;
    case 2:
        sdram_capacity = 1024;
        break;
    case 3:
        sdram_capacity = 2048;
        break;
    case 4:
        sdram_capacity = 4096;
        break;
    case 5:
        sdram_capacity = 8198;
        break;
    case 6:
        sdram_capacity = 16384;
        break;
    case 7:
        sdram_capacity = 32768;
        break;
    case 8:
        sdram_capacity = 12288; // 12Gb
        break;
    case 9:
        sdram_capacity = 24576; // 24Gb
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти, Мбит):&quot; ), sdram_capacity );

    U32 bank_addr_bits = (spd_data[2] &gt;&gt; 4) &amp; 0x3;
    bank_addr_bits += 2;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса банка):&quot; ), bank_addr_bits );

    U32 bank_group_bits = (spd_data[2] &gt;&gt; 6) &amp; 0x3;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число груп банков):&quot; ), bank_group_bits );


    // Byte 5
    U32 col_addr_bits = spd_data[3] &amp; 0x7;
    col_addr_bits += 9;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса колонки):&quot; ), col_addr_bits );

    U32 row_addr_bits = (spd_data[3] &gt;&gt; 3) &amp; 0x7;
    row_addr_bits += 12;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса строки):&quot; ), row_addr_bits );


    // Byte 12
    // Организация модуля
    U32 sdram_width;
    switch (spd_data[4] &amp; 0x7)
    {
    case 0:
        sdram_width = 4;
        break;
    case 1:
        sdram_width = 8;
        break;
    case 2:
        sdram_width = 16;
        break;
    case 3:
        sdram_width = 32;
        break;
    default:;
    }
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины памяти):&quot; ), sdram_width );

    // Number of Package Panks per DIMM
    U32 ranks = (spd_data[4] &gt;&gt; 3) &amp; 0x7;
    ranks += 1;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число ранков):&quot; ), ranks );

    // Byte 13
    // Module Memory Bus Width
    U32 primary_bus_width;
    switch (spd_data[5] &amp; 0x7)
    {
    case 0:
        primary_bus_width = 8;
        break;
    case 1:
        primary_bus_width = 16;
        break;
    case 2:
        primary_bus_width = 32;
        break;
    case 3:
        primary_bus_width = 64;
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины модуля):&quot; ), primary_bus_width );

    U32 module_capacity = (sdram_capacity / 8)*(primary_bus_width / sdram_width)*ranks;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти модуля МБайт)&quot; ), module_capacity );

    //g_SdramSize = module_capacity * 262144;

    U32 mode1 = 0;
    mode1 |= ((row_addr_bits - 8) &amp; 0x7) &lt;&lt; 2;
    mode1 |= ((col_addr_bits - 8) &amp; 0x7) &lt;&lt; 5;
    mode1 |= (ranks == 1) ? 0 : 0x100;
    mode1 |= 0x2200;

    // Разрешение инициализации памяти
    //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_MODE1, 0);
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE1, mode1 );

    // Ожидание окончания инициализации памяти DDR4
    BRDC_printf( _BRDC( &quot;\n\t%-46s\n&quot; ), _BRDC( &quot;Инициализации модуля DDR4...&quot; ) );
    int attempt;
    int attempt_max = 100;
    U32 status;

    for (attempt = 0; attempt&lt;attempt_max; attempt++)
    {
        status = pBrd-&gt;RegPeekDir( trdDDR4, TRDREG_STATUS );

        if (status &amp; 0x800)
            break;
        else
            Sleep( 100 );
    }

    if (attempt == attempt_max)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Первышен интервал ожидания инициализации модуля DDR4\r\n&quot; ) );
        throw(log_out);
    }

    if (SdramFifoMode == 1)
    {
        // Установка режима FIFO
        U32 mode2 = 0x10; // FIFO_MODE
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );
        BRDC_printf( _BRDC( &quot;\t%-46s\n&quot; ), _BRDC( &quot;Режим FIFO&quot; ) );
    }
    else
    {
        // Режим активной зоны
        U32 mode2 = 0;
        //Установка блокировки сброса входного FIFO
        //mode2 |= (SdramFifoInRstBlock == 1) ? 0x100 : 0;
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );

        U32 azbase_reg_l = SdramAzBase &amp; 0xFFFF;
        U32 azbase_reg_h = (SdramAzBase &gt;&gt; 16) &amp; 0xFFFF;

        U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
        U32 AzEnd;

        if (-1 == SdramAzSize)
        {
            AzEnd = SdramAzBase + size - 1;
        }
        else
        {
            AzEnd = SdramAzBase + SdramAzSize*(1024 / 4) - 1;
        }

        SdramAzSizeOfKb = (AzEnd + 1 - SdramAzBase) / (256);
        BRDC_printf( _BRDC( &quot;\r\nРежим с автоматическим чтением\r\n&quot; ) );
        BRDC_printf( _BRDC( &quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot; ), SdramAzBase );
        BRDC_printf( _BRDC( &quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot; ), AzEnd );
        BRDC_printf( _BRDC( &quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
\r\n&quot;</span>)  );</div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;            BRDC_printf( _BRDC(<span class="stringliteral">&quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot;</span>), <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5363398227aff3cf4a0b77f82ebc1281">SdramAzBase</a>  );</div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;            BRDC_printf( _BRDC(<span class="stringliteral">&quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot;</span>), AzEnd  );</div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;            BRDC_printf( _BRDC(<span class="stringliteral">&quot;\r\nРазмер активной зоны: %d [MB]  %в r\n\n&quot;), SdramAzSizeOfKb/1024, SdramAzSize );
            
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0E, AzEnd &amp; 0xFFFF );
            pBrd-&gt;RegPokeInd(DDR2_trdNo, 0x0F, AzEnd &gt;&gt; 16 );

        }
    

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 2 );  // Сброс FIFO

        if( SdramFifoOutRestart )
        {
            U32 mode3=0;
            mode3=pBrd-&gt;RegPeekInd( DDR2_trdNo, 0x0B );    
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 | 0x200 );    // сброс входного FIFO
            pBrd-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    
        }

        pBrd-&gt;RegPokeInd( DDR2_trdNo, TRDIND_MODE0, 0 );  

    }


}


//! 
#define TRDIND_ID 0x100
#define TRDIND_INSTNUM 0x107
#define TRD_DDR4_ID 0xE7

int TF_TestStrm::PrepareDDR4( void )
{
    BRDCHAR log_out[1024];
    //int ret;

    U32 ii;
    U32 trdId;
    U32 trdInst;

    U32     spd_addr[] = { 2, 3, 4, 5, 12, 13 };
    U32     spd_data[sizeof( spd_addr ) / sizeof( U32 )];
    U32     confreg;

    ////Поиск тетрады TRD_DDR4
    //for (ii = 1; ii&lt;8; ii++)
    //{
    //  trdId = pBrd-&gt;RegPeekInd( ii, TRDIND_ID );
    //  if (trdId == TRD_DDR4_ID)
    //  {
    //      trdInst = pBrd-&gt;RegPeekInd( ii, TRDIND_INSTNUM );
    //      if (trdInst == m_SdramInst)
    //      {
    //          trdDDR4 = ii;
    //          break;
    //      }
    //  }
    //}

    //if (trdDDR4 == 0)
    //{
    //  BRDC_printf( _BRDC( &quot;ERROR : Тетрада DDR4 не нейдена \n&quot; ) );
    //  return -1;
    //}
    //else
    //  BRDC_printf( _BRDC( &quot;Номер тетрада DDR4 : %d\n&quot; ), trdDDR4 );

    U32 trdDDR4 = this-&gt;trdNo;

    // Сброс тетрады 
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 1 );
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE0, 0 );

    //Чтение данных ПЗУ SPD

    for (ii = 0; ii&lt;sizeof( spd_addr ) / sizeof( U32 ); ii++)
    {
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_ADDR, spd_addr[ii] );
        //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_SPD_CTRL, 1);
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_SPD_CTRL, 2 );

        spd_data[ii] = pBrd-&gt;RegPeekInd( trdDDR4, TRDIND_SPD_DATA );
    }

    // Byte 2
    // Проверка типа памяти (DDR4 SDRAM - 0xC) 
    spd_data[0] &amp;= 0xFF;
    if (spd_data[0] != 0xC)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Неверный тип памяти (0x%X). Ожидается 0xC\r\n&quot; ), spd_data[0] );
        throw(log_out);
    }

    // Byte 3
    // Проверка типа модуля
    spd_data[1] &amp;= 0x7;
    if (spd_data[1] != 0x3)
    {
        switch (spd_data[1])
        {
        case 0x0:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UNDEFINED\&quot;\r\n&quot; ) );
            break;
        case 0x1:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;RDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x2:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;UDIMM\&quot;\r\n&quot; ) );
            break;
        case 0x3: //тип модуля (SO-DIMM - 0x3)
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;SODIMM\&quot;\r\n&quot; ) );
            break;
        case 0x4:
            BRDC_sprintf( log_out, _BRDC( &quot;Тип модуля \&quot;LRDIMM\&quot;\r\n&quot; ) );
            break;
        default: break;
        }
    }

    // Byte 4
    // Total SDRAM capacity, in megabits
    U32 sdram_capacity;
    switch (spd_data[2] &amp; 0xF)
    {
    case 0:
        sdram_capacity = 256;
        break;
    case 1:
        sdram_capacity = 512;
        break;
    case 2:
        sdram_capacity = 1024;
        break;
    case 3:
        sdram_capacity = 2048;
        break;
    case 4:
        sdram_capacity = 4096;
        break;
    case 5:
        sdram_capacity = 8198;
        break;
    case 6:
        sdram_capacity = 16384;
        break;
    case 7:
        sdram_capacity = 32768;
        break;
    case 8:
        sdram_capacity = 12288; // 12Gb
        break;
    case 9:
        sdram_capacity = 24576; // 24Gb
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти, Мбит):&quot; ), sdram_capacity );

    U32 bank_addr_bits = (spd_data[2] &gt;&gt; 4) &amp; 0x3;
    bank_addr_bits += 2;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса банка):&quot; ), bank_addr_bits );

    U32 bank_group_bits = (spd_data[2] &gt;&gt; 6) &amp; 0x3;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число груп банков):&quot; ), bank_group_bits );


    // Byte 5
    U32 col_addr_bits = spd_data[3] &amp; 0x7;
    col_addr_bits += 9;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса колонки):&quot; ), col_addr_bits );

    U32 row_addr_bits = (spd_data[3] &gt;&gt; 3) &amp; 0x7;
    row_addr_bits += 12;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число бит адреса строки):&quot; ), row_addr_bits );


    // Byte 12
    // Организация модуля
    U32 sdram_width;
    switch (spd_data[4] &amp; 0x7)
    {
    case 0:
        sdram_width = 4;
        break;
    case 1:
        sdram_width = 8;
        break;
    case 2:
        sdram_width = 16;
        break;
    case 3:
        sdram_width = 32;
        break;
    default:;
    }
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины памяти):&quot; ), sdram_width );

    // Number of Package Panks per DIMM
    U32 ranks = (spd_data[4] &gt;&gt; 3) &amp; 0x7;
    ranks += 1;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Число ранков):&quot; ), ranks );

    // Byte 13
    // Module Memory Bus Width
    U32 primary_bus_width;
    switch (spd_data[5] &amp; 0x7)
    {
    case 0:
        primary_bus_width = 8;
        break;
    case 1:
        primary_bus_width = 16;
        break;
    case 2:
        primary_bus_width = 32;
        break;
    case 3:
        primary_bus_width = 64;
        break;
    default:;
    }

    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Ширина шины модуля):&quot; ), primary_bus_width );

    U32 module_capacity = (sdram_capacity / 8)*(primary_bus_width / sdram_width)*ranks;
    BRDC_printf( _BRDC( &quot;\t%-46s %d\n&quot; ), _BRDC( &quot;DDR4 SDRAM (Объем памяти модуля МБайт)&quot; ), module_capacity );

    //g_SdramSize = module_capacity * 262144;

    U32 mode1 = 0;
    mode1 |= ((row_addr_bits - 8) &amp; 0x7) &lt;&lt; 2;
    mode1 |= ((col_addr_bits - 8) &amp; 0x7) &lt;&lt; 5;
    mode1 |= (ranks == 1) ? 0 : 0x100;
    mode1 |= 0x2200;

    // Разрешение инициализации памяти
    //pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_MODE1, 0);
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE1, mode1 );

    // Ожидание окончания инициализации памяти DDR4
    BRDC_printf( _BRDC( &quot;\n\t%-46s\n&quot; ), _BRDC( &quot;Инициализации модуля DDR4...&quot; ) );
    int attempt;
    int attempt_max = 100;
    U32 status;

    for (attempt = 0; attempt&lt;attempt_max; attempt++)
    {
        status = pBrd-&gt;RegPeekDir( trdDDR4, TRDREG_STATUS );

        if (status &amp; 0x800)
            break;
        else
            Sleep( 100 );
    }

    if (attempt == attempt_max)
    {
        BRDC_sprintf( log_out, _BRDC( &quot;Первышен интервал ожидания инициализации модуля DDR4\r\n&quot; ) );
        throw(log_out);
    }

    if (SdramFifoMode == 1)
    {
        // Установка режима FIFO
        U32 mode2 = 0x10; // FIFO_MODE
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );
        BRDC_printf( _BRDC( &quot;\t%-46s\n&quot; ), _BRDC( &quot;Режим FIFO&quot; ) );
    }
    else
    {
        // Режим активной зоны
        U32 mode2 = 0;
        //Установка блокировки сброса входного FIFO
        //mode2 |= (SdramFifoInRstBlock == 1) ? 0x100 : 0;
        pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE2, mode2 );

        U32 azbase_reg_l = SdramAzBase &amp; 0xFFFF;
        U32 azbase_reg_h = (SdramAzBase &gt;&gt; 16) &amp; 0xFFFF;

        U32 size = CntBlockInBuffer * SizeBlockOfWords * CntBuffer; // общий размер буфера в 32-х разрядных словах
        U32 AzEnd;

        if (-1 == SdramAzSize)
        {
            AzEnd = SdramAzBase + size - 1;
        }
        else
        {
            AzEnd = SdramAzBase + SdramAzSize*(1024 / 4) - 1;
        }

        SdramAzSizeOfKb = (AzEnd + 1 - SdramAzBase) / (256);
        BRDC_printf( _BRDC( &quot;\r\nРежим с автоматическим чтением\r\n&quot; ) );
        BRDC_printf( _BRDC( &quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot; ), SdramAzBase );
        BRDC_printf( _BRDC( &quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot; ), AzEnd );
        BRDC_printf( _BRDC( &quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
\r\n\n&quot;</span>), <a class="code" href="../../d3/d65/class_t_f___test_strm.html#adb931430561ceee30e21b09f9bbd83bf">SdramAzSizeOfKb</a>/1024, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a324b3f079d758b041ed8a77870b77731">SdramAzSize</a> );</div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;            </div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd(DDR2_trdNo, 0x0E, AzEnd &amp; 0xFFFF );</div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd(DDR2_trdNo, 0x0F, AzEnd &gt;&gt; 16 );</div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;</div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;        }</div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;    </div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;</div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( DDR2_trdNo, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a6c761bacf28018280735a8b9d935c07b">TRDIND_MODE0</a>, 2 );  <span class="comment">// Сброс FIFO</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;</div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;        <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a376e67486b0a4ca2629e4c002e53fcd4">SdramFifoOutRestart</a> )</div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;        {</div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;            U32 mode3=0;</div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;            mode3=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( DDR2_trdNo, 0x0B );    </div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 | 0x200 );    <span class="comment">// сброс входного FIFO</span></div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( DDR2_trdNo, 0x0B, mode3 );    </div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;        }</div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;</div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( DDR2_trdNo, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a6c761bacf28018280735a8b9d935c07b">TRDIND_MODE0</a>, 0 );  </div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;</div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;    }</div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;</div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;</div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;}</div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;</div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="comment">//! </span></div><div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a909af73d099d39c54a3717f3b8b1a73c"> 2566</a></span>&#160;<span class="comment"></span><span class="preprocessor">#define TRDIND_ID 0x100</span></div><div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a3a6abe2c247bfe8918818e6acd45f98d"> 2567</a></span>&#160;<span class="preprocessor">#define TRDIND_INSTNUM 0x107</span></div><div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="../../d8/d1f/_t_f___test_strm_8cpp.html#ae2f7227c64608b3b394e2854b9b7287c"> 2568</a></span>&#160;<span class="preprocessor">#define TRD_DDR4_ID 0xE7</span></div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;</div><div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a54ed9c3c3f39378b860c003e234e6b45"> 2570</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a54ed9c3c3f39378b860c003e234e6b45">TF_TestStrm::PrepareDDR4</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;{</div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;    BRDCHAR <a class="code" href="../../d8/d01/class_t_f___work_param.html#a8a2e57074bf50b48760705ddc89fb4d0">log_out</a>[1024];</div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;    <span class="comment">//int ret;</span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;</div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;    U32 ii;</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;    U32 trdId;</div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;    U32 trdInst;</div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;</div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;    U32     spd_addr[] = { 2, 3, 4, 5, 12, 13 };</div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;    U32     spd_data[<span class="keyword">sizeof</span>( spd_addr ) / <span class="keyword">sizeof</span>( U32 )];</div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;    U32     confreg;</div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="comment">    ////Поиск тетрады TRD_DDR4</span></div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="comment"></span>    <span class="comment">//for (ii = 1; ii&lt;8; ii++)</span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;    <span class="comment">//{</span></div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;    <span class="comment">//  trdId = pBrd-&gt;RegPeekInd( ii, TRDIND_ID );</span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;    <span class="comment">//  if (trdId == TRD_DDR4_ID)</span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;    <span class="comment">//  {</span></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;    <span class="comment">//      trdInst = pBrd-&gt;RegPeekInd( ii, TRDIND_INSTNUM );</span></div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;    <span class="comment">//      if (trdInst == m_SdramInst)</span></div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;    <span class="comment">//      {</span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;    <span class="comment">//          trdDDR4 = ii;</span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;    <span class="comment">//          break;</span></div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;    <span class="comment">//      }</span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;    <span class="comment">//  }</span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;    <span class="comment">//}</span></div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;</div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;    <span class="comment">//if (trdDDR4 == 0)</span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;    <span class="comment">//{</span></div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;    <span class="comment">//  BRDC_printf( _BRDC( &quot;ERROR : Тетрада DDR4 не нейдена \n&quot; ) );</span></div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;    <span class="comment">//  return -1;</span></div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;    <span class="comment">//}</span></div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;    <span class="comment">//else</span></div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;    <span class="comment">//  BRDC_printf( _BRDC( &quot;Номер тетрада DDR4 : %d\n&quot; ), trdDDR4 );</span></div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;</div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;    U32 trdDDR4 = this-&gt;<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab73148e294c0a3da580d5bff6f18ed39">trdNo</a>;</div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;</div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;    <span class="comment">// Сброс тетрады </span></div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trdDDR4, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a6c761bacf28018280735a8b9d935c07b">TRDIND_MODE0</a>, 1 );</div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trdDDR4, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a6c761bacf28018280735a8b9d935c07b">TRDIND_MODE0</a>, 0 );</div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;</div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;    <span class="comment">//Чтение данных ПЗУ SPD</span></div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;</div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;    <span class="keywordflow">for</span> (ii = 0; ii&lt;<span class="keyword">sizeof</span>( spd_addr ) / <span class="keyword">sizeof</span>( U32 ); ii++)</div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;    {</div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trdDDR4, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a459abab634a7e20250d333090a028f58">TRDIND_SPD_ADDR</a>, spd_addr[ii] );</div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;        <span class="comment">//pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_SPD_CTRL, 1);</span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trdDDR4, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a14e201d87eea1ffa03f2a44a87b49ffe">TRDIND_SPD_CTRL</a>, 2 );</div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;</div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;        spd_data[ii] = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( trdDDR4, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a5f2f53de260e2d1ea2c2c6296fc8f17f">TRDIND_SPD_DATA</a> );</div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;    }</div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;</div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;    <span class="comment">// Byte 2</span></div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;    <span class="comment">// Проверка типа памяти (DDR4 SDRAM - 0xC) </span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;    spd_data[0] &amp;= 0xFF;</div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;    <span class="keywordflow">if</span> (spd_data[0] != 0xC)</div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;    {</div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;        BRDC_sprintf( <a class="code" href="../../d8/d01/class_t_f___work_param.html#a8a2e57074bf50b48760705ddc89fb4d0">log_out</a>, _BRDC( <span class="stringliteral">&quot;Неверный тип памяти (0x%X). Ожидается 0xC\r\n&quot;</span> ), spd_data[0] );</div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;        <span class="keywordflow">throw</span>(<a class="code" href="../../d8/d01/class_t_f___work_param.html#a8a2e57074bf50b48760705ddc89fb4d0">log_out</a>);</div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;    }</div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;</div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;    <span class="comment">// Byte 3</span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;    <span class="comment">// Проверка типа модуля</span></div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;    spd_data[1] &amp;= 0x7;</div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;    <span class="keywordflow">if</span> (spd_data[1] != 0x3)</div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;    {</div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;        <span class="keywordflow">switch</span> (spd_data[1])</div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;        {</div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;        <span class="keywordflow">case</span> 0x0:</div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;            BRDC_sprintf( <a class="code" href="../../d8/d01/class_t_f___work_param.html#a8a2e57074bf50b48760705ddc89fb4d0">log_out</a>, _BRDC( <span class="stringliteral">&quot;Тип модуля \&quot;UNDEFINED\&quot;\r\n&quot;</span> ) );</div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;        <span class="keywordflow">case</span> 0x1:</div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;            BRDC_sprintf( <a class="code" href="../../d8/d01/class_t_f___work_param.html#a8a2e57074bf50b48760705ddc89fb4d0">log_out</a>, _BRDC( <span class="stringliteral">&quot;Тип модуля \&quot;RDIMM\&quot;\r\n&quot;</span> ) );</div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;        <span class="keywordflow">case</span> 0x2:</div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;            BRDC_sprintf( <a class="code" href="../../d8/d01/class_t_f___work_param.html#a8a2e57074bf50b48760705ddc89fb4d0">log_out</a>, _BRDC( <span class="stringliteral">&quot;Тип модуля \&quot;UDIMM\&quot;\r\n&quot;</span> ) );</div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;        <span class="keywordflow">case</span> 0x3: <span class="comment">//тип модуля (SO-DIMM - 0x3)</span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;            BRDC_sprintf( <a class="code" href="../../d8/d01/class_t_f___work_param.html#a8a2e57074bf50b48760705ddc89fb4d0">log_out</a>, _BRDC( <span class="stringliteral">&quot;Тип модуля \&quot;SODIMM\&quot;\r\n&quot;</span> ) );</div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;        <span class="keywordflow">case</span> 0x4:</div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;            BRDC_sprintf( <a class="code" href="../../d8/d01/class_t_f___work_param.html#a8a2e57074bf50b48760705ddc89fb4d0">log_out</a>, _BRDC( <span class="stringliteral">&quot;Тип модуля \&quot;LRDIMM\&quot;\r\n&quot;</span> ) );</div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;        <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;        }</div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;    }</div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;</div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;    <span class="comment">// Byte 4</span></div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;    <span class="comment">// Total SDRAM capacity, in megabits</span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;    U32 sdram_capacity;</div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;    <span class="keywordflow">switch</span> (spd_data[2] &amp; 0xF)</div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;    {</div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;    <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;        sdram_capacity = 256;</div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;    <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;        sdram_capacity = 512;</div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;    <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;        sdram_capacity = 1024;</div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;    <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;        sdram_capacity = 2048;</div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;    <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;        sdram_capacity = 4096;</div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;    <span class="keywordflow">case</span> 5:</div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;        sdram_capacity = 8198;</div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;    <span class="keywordflow">case</span> 6:</div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;        sdram_capacity = 16384;</div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;    <span class="keywordflow">case</span> 7:</div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;        sdram_capacity = 32768;</div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;    <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;        sdram_capacity = 12288; <span class="comment">// 12Gb</span></div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;    <span class="keywordflow">case</span> 9:</div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;        sdram_capacity = 24576; <span class="comment">// 24Gb</span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;    <span class="keywordflow">default</span>:;</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;    }</div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;</div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;    BRDC_printf( _BRDC( <span class="stringliteral">&quot;\t%-46s %d\n&quot;</span> ), _BRDC( <span class="stringliteral">&quot;DDR4 SDRAM (Объем памяти, Мбит):&quot;</span> ), sdram_capacity );</div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;</div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;    U32 bank_addr_bits = (spd_data[2] &gt;&gt; 4) &amp; 0x3;</div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;    bank_addr_bits += 2;</div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;    BRDC_printf( _BRDC( <span class="stringliteral">&quot;\t%-46s %d\n&quot;</span> ), _BRDC( <span class="stringliteral">&quot;DDR4 SDRAM (Число бит адреса банка):&quot;</span> ), bank_addr_bits );</div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;</div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;    U32 bank_group_bits = (spd_data[2] &gt;&gt; 6) &amp; 0x3;</div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;    BRDC_printf( _BRDC( <span class="stringliteral">&quot;\t%-46s %d\n&quot;</span> ), _BRDC( <span class="stringliteral">&quot;DDR4 SDRAM (Число груп банков):&quot;</span> ), bank_group_bits );</div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;</div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;</div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;    <span class="comment">// Byte 5</span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;    U32 col_addr_bits = spd_data[3] &amp; 0x7;</div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;    col_addr_bits += 9;</div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;    BRDC_printf( _BRDC( <span class="stringliteral">&quot;\t%-46s %d\n&quot;</span> ), _BRDC( <span class="stringliteral">&quot;DDR4 SDRAM (Число бит адреса колонки):&quot;</span> ), col_addr_bits );</div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;</div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;    U32 row_addr_bits = (spd_data[3] &gt;&gt; 3) &amp; 0x7;</div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;    row_addr_bits += 12;</div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;    BRDC_printf( _BRDC( <span class="stringliteral">&quot;\t%-46s %d\n&quot;</span> ), _BRDC( <span class="stringliteral">&quot;DDR4 SDRAM (Число бит адреса строки):&quot;</span> ), row_addr_bits );</div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;</div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;</div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;    <span class="comment">// Byte 12</span></div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;    <span class="comment">// Организация модуля</span></div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;    U32 sdram_width;</div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;    <span class="keywordflow">switch</span> (spd_data[4] &amp; 0x7)</div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;    {</div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;    <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;        sdram_width = 4;</div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;    <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;        sdram_width = 8;</div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;    <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;        sdram_width = 16;</div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;    <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;        sdram_width = 32;</div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;    <span class="keywordflow">default</span>:;</div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;    }</div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;    BRDC_printf( _BRDC( <span class="stringliteral">&quot;\t%-46s %d\n&quot;</span> ), _BRDC( <span class="stringliteral">&quot;DDR4 SDRAM (Ширина шины памяти):&quot;</span> ), sdram_width );</div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;</div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;    <span class="comment">// Number of Package Panks per DIMM</span></div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;    U32 ranks = (spd_data[4] &gt;&gt; 3) &amp; 0x7;</div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;    ranks += 1;</div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;    BRDC_printf( _BRDC( <span class="stringliteral">&quot;\t%-46s %d\n&quot;</span> ), _BRDC( <span class="stringliteral">&quot;DDR4 SDRAM (Число ранков):&quot;</span> ), ranks );</div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;    <span class="comment">// Byte 13</span></div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;    <span class="comment">// Module Memory Bus Width</span></div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;    U32 primary_bus_width;</div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;    <span class="keywordflow">switch</span> (spd_data[5] &amp; 0x7)</div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;    {</div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;    <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;        primary_bus_width = 8;</div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;    <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;        primary_bus_width = 16;</div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;    <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;        primary_bus_width = 32;</div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;    <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;        primary_bus_width = 64;</div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;    <span class="keywordflow">default</span>:;</div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;    }</div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;</div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;    BRDC_printf( _BRDC( <span class="stringliteral">&quot;\t%-46s %d\n&quot;</span> ), _BRDC( <span class="stringliteral">&quot;DDR4 SDRAM (Ширина шины модуля):&quot;</span> ), primary_bus_width );</div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;</div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;    U32 module_capacity = (sdram_capacity / 8)*(primary_bus_width / sdram_width)*ranks;</div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;    BRDC_printf( _BRDC( <span class="stringliteral">&quot;\t%-46s %d\n&quot;</span> ), _BRDC( <span class="stringliteral">&quot;DDR4 SDRAM (Объем памяти модуля МБайт)&quot;</span> ), module_capacity );</div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;</div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;    <span class="comment">//g_SdramSize = module_capacity * 262144;</span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;</div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;    U32 mode1 = 0;</div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;    mode1 |= ((row_addr_bits - 8) &amp; 0x7) &lt;&lt; 2;</div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;    mode1 |= ((col_addr_bits - 8) &amp; 0x7) &lt;&lt; 5;</div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;    mode1 |= (ranks == 1) ? 0 : 0x100;</div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;    mode1 |= 0x2200;</div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;</div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;    <span class="comment">// Разрешение инициализации памяти</span></div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;    <span class="comment">//pBrd-&gt;RegPokeInd(trdDDR4, TRDIND_MODE1, 0);</span></div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trdDDR4, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#aac74922e3ad777767fbb0e2353b71cc5">TRDIND_MODE1</a>, mode1 );</div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;</div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;    <span class="comment">// Ожидание окончания инициализации памяти DDR4</span></div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;    BRDC_printf( _BRDC( <span class="stringliteral">&quot;\n\t%-46s\n&quot;</span> ), _BRDC( <span class="stringliteral">&quot;Инициализации модуля DDR4...&quot;</span> ) );</div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;    <span class="keywordtype">int</span> attempt;</div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;    <span class="keywordtype">int</span> attempt_max = 100;</div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;    U32 status;</div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;</div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;    <span class="keywordflow">for</span> (attempt = 0; attempt&lt;attempt_max; attempt++)</div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;    {</div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;        status = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekDir( trdDDR4, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a1f87e309c085aa9809c0f98a927ab172">TRDREG_STATUS</a> );</div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;</div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;        <span class="keywordflow">if</span> (status &amp; 0x800)</div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;            Sleep( 100 );</div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;    }</div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;</div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;    <span class="keywordflow">if</span> (attempt == attempt_max)</div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;    {</div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;        BRDC_sprintf( <a class="code" href="../../d8/d01/class_t_f___work_param.html#a8a2e57074bf50b48760705ddc89fb4d0">log_out</a>, _BRDC( <span class="stringliteral">&quot;Первышен интервал ожидания инициализации модуля DDR4\r\n&quot;</span> ) );</div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;        <span class="keywordflow">throw</span>(<a class="code" href="../../d8/d01/class_t_f___work_param.html#a8a2e57074bf50b48760705ddc89fb4d0">log_out</a>);</div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;    }</div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;</div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a2de1785b034c3be549576b378e29779b">SdramFifoMode</a> == 1)</div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;    {</div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;        <span class="comment">// Установка режима FIFO</span></div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;        U32 mode2 = 0x10; <span class="comment">// FIFO_MODE</span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trdDDR4, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a9641f694df09799ccb184195d683f1ca">TRDIND_MODE2</a>, mode2 );</div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;        BRDC_printf( _BRDC( <span class="stringliteral">&quot;\t%-46s\n&quot;</span> ), _BRDC( <span class="stringliteral">&quot;Режим FIFO&quot;</span> ) );</div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;    }</div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;    {</div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;        <span class="comment">// Режим активной зоны</span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;        U32 mode2 = 0;</div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;        <span class="comment">//Установка блокировки сброса входного FIFO</span></div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;        <span class="comment">//mode2 |= (SdramFifoInRstBlock == 1) ? 0x100 : 0;</span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trdDDR4, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a9641f694df09799ccb184195d683f1ca">TRDIND_MODE2</a>, mode2 );</div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;</div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;        U32 azbase_reg_l = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5363398227aff3cf4a0b77f82ebc1281">SdramAzBase</a> &amp; 0xFFFF;</div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;        U32 azbase_reg_h = (<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5363398227aff3cf4a0b77f82ebc1281">SdramAzBase</a> &gt;&gt; 16) &amp; 0xFFFF;</div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;</div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;        U32 size = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#adaf759c8b40c5b4684952ff6a908a150">CntBlockInBuffer</a> * <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a11b6d63543d5d59c3d2d38a5a8f10110">SizeBlockOfWords</a> * <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a38843104c4edaf50b8f286cb2ea9c860">CntBuffer</a>; <span class="comment">// общий размер буфера в 32-х разрядных словах</span></div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;        U32 AzEnd;</div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;</div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;        <span class="keywordflow">if</span> (-1 == <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a324b3f079d758b041ed8a77870b77731">SdramAzSize</a>)</div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;        {</div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;            AzEnd = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5363398227aff3cf4a0b77f82ebc1281">SdramAzBase</a> + size - 1;</div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;        }</div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;        {</div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;            AzEnd = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5363398227aff3cf4a0b77f82ebc1281">SdramAzBase</a> + <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a324b3f079d758b041ed8a77870b77731">SdramAzSize</a>*(1024 / 4) - 1;</div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;        }</div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;</div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#adb931430561ceee30e21b09f9bbd83bf">SdramAzSizeOfKb</a> = (AzEnd + 1 - <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5363398227aff3cf4a0b77f82ebc1281">SdramAzBase</a>) / (256);</div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;        BRDC_printf( _BRDC( <span class="stringliteral">&quot;\r\nРежим с автоматическим чтением r\n&quot; ) );
        BRDC_printf( _BRDC( &quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot; ), SdramAzBase );
        BRDC_printf( _BRDC( &quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot; ), AzEnd );
        BRDC_printf( _BRDC( &quot;\r\nРазмер активной зоны: %d [MB]  %в\r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
\r\n&quot;</span> ) );</div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;        BRDC_printf( _BRDC( <span class="stringliteral">&quot;\r\nНачало активной зоны: 0x%.8X\r\n&quot;</span> ), <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5363398227aff3cf4a0b77f82ebc1281">SdramAzBase</a> );</div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;        BRDC_printf( _BRDC( <span class="stringliteral">&quot;\r\nКонец  активной зоны: 0x%.8X\r\n&quot;</span> ), AzEnd );</div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;        BRDC_printf( _BRDC( <span class="stringliteral">&quot;\r\nРазмер активной зоны: %d [MB]  %в r\n\n&quot; ), SdramAzSizeOfKb / 1024, SdramAzSize );

        // Начало активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x10, SdramAzBase &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x11, SdramAzBase &gt;&gt; 16 );

        // Конец активной зоны
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );
        pBrd-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );

    }

    // Установка режима Full Speed
    U32 mode3 = SdramFullSpeed &lt;&lt; 5;
    mode3 |= SdramSource;

    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_MODE3, mode3 );

    // Установка тестового режима
    U32 TestSequence = (SdramTestSequence == 0) ? 0 : 0x100;
    pBrd-&gt;RegPokeInd( trdDDR4, TRDIND_TEST_SEQUENCE, TestSequence );

    // Get CLK_DDR period (in ps)
    U32 clk_ddr_period = pBrd-&gt;RegPeekInd( trdDDR4, 0x10A );
    //g_ddr_freq = 1e12 / clk_ddr_period;


    return 0;
}



//! Запись регистров из файла
void TF_TestStrm::PrepareAdmReg( char* fname, int show )
{
    if( show )
    {
        BRDC_printf( _BRDC(&quot;\nУстановка регистров из файла &quot;) );
        printf( &quot;%s \n\n&quot;, fname );
    }


    FILE *in = fopen( fname, &quot;rt&quot; );
    if( in==NULL )
    {
        throw( &quot;Ошибка доступа к файлу &quot; );
    }

    char str[256];
    U32 trd, reg, val;
    int ret;
    for( ; ; )
    {
        if( fgets( str, 200, in )==NULL )
            break;

        if( str[0]==&#39;;&#39; )
            continue;

        ret=sscanf( str, &quot;%i %i %i&quot;, &amp;trd, &amp;reg, &amp;val );
        if( 3==ret )
        {
            if( show )
            {
                BRDC_printf( _BRDC(&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;), trd, reg, val );
            }
            pBrd-&gt;RegPokeInd( trd, reg, val );
        }

    }
    if( show )
    {   
        BRDC_printf( _BRDC(&quot;\n\n&quot;) );
    }
}





//! Подготовка субмодуля FMC
void TF_TestStrm::PrepereFMC( void )
{


    //PrepareFM401S();


}


//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )
{
    return spd_write( dev, adr_dev, adr_reg, val, 4 );
}
//! Запись байта по I2C
U32 TF_TestStrm::spd_write( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, val );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    Sleep( 1 );
/*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
*/
    //BRDC_printf( &quot;\n\n&quot; );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    Sleep( 1 );
    
    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )
{
    return spd_read( dev, adr_dev, adr_reg, val, 4 );
}


//! Чтение байта по I2C
U32 TF_TestStrm::spd_read( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )
{
    U32 v;
    //U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    /*
    for( ; ; )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        if( v &amp; 0x8000 )
             break;
    }
    */


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, dev );     
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr_reg );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    /*
    for( ii=0; ; ii++ )
    {
        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
        v&amp;=0xFFFF;
        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );
        if( v &amp; 0x8000 )
             break;
    }
    */

    //Sleep( 1 );

    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    val = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //BRDC_printf( &quot;\n\n&quot; );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

    return 0;
}

//! Установка направления на микросхеме TCA6424
void TF_TestStrm::FM401S_SetTcaDirection( void )
{
    int ii;
    Sleep( 1 );

    //for( ii=0; ;ii++ )
    {
        spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x0D, 0xF0 );
        spd_write( 1, 0x22, 0x0E, 0xFF );

        spd_write( 1, 0x22, 0x84, 0 );
        spd_write( 1, 0x22, 0x85, 7 );
    
        
        for( ii=0; ii&lt;2; ii++ )
        {
            spd_write( 1, 0x22, 0x84, 0 );
            Sleep( 100 );
            spd_write( 1, 0x22, 0x84, 0xFF );
            Sleep( 100 );
        }
        spd_write( 1, 0x22, 0x84, 0 );
    }

    /*
    for( ; ; )
    {
        //spd_write( 1, 0x22, 0x0C, 0 );
        spd_write( 1, 0x22, 0x84, 0 );
        Sleep( 100 );
        spd_write( 1, 0x22, 0x84, 0xFF );
        Sleep( 100 );
    }
    */

}


void    TF_TestStrm::PrepareFM401S( void )
{
    U32 trd=4;
    U32 v, ii;

    //BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );



    FM401S_SetTcaDirection();

    PrepareGen();
    Sleep( 100 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, 0 ); 

    U32 ctrl=1;
    if( isTestCtrl )
        ctrl|=0x10;

    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
    Sleep( 100 );


    for( ii=0; ; ii++ )
    {
      Sleep(100);
      v = pBrd-&gt;RegPeekDir( trd, 0 );
      //BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );
      if( v &amp; 0x8000 )
          break;
    }
    BRDC_printf( _BRDC(&quot;\n&quot;) );

    pBrd-&gt;RegPokeInd( trd, 0, 0x2012 );
    Sleep( 1 );
    pBrd-&gt;RegPokeInd( trd, 0, 0x2010 );
    

    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_IN, maskChanIn ); 
    pBrd-&gt;RegPokeInd( trd, TRDIND_CHAN_OUT, maskChanOut ); 
    BRDC_printf( _BRDC(&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;), maskChanIn, maskChanOut );
    maskLink= maskChanIn | maskChanOut;

    {
    U32 mask=0;
    for( int ii=0; ii&lt;4; ii++ )
    {
        if( maskChanOut &amp; (1&lt;&lt;ii) )
        {
            mask|=(1&lt;&lt;(3-ii));
        }
    }
    U32 led = (maskChanIn &lt;&lt;4) | mask;
    SetLed( led );
    }

    WaitConnectionStart();

    U32 rm_flag;
    U32 link_status;
    for( ii=0; ; ii++ )
    {
        v = WaitConnection();
        rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );        
        link_status=pBrd-&gt;RegPeekInd( trd, TRDIND_LINK_STATUS );        
        BRDC_printf( _BRDC(&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;), ii, waitConnectionStatus, rm_flag, link_status );

        if( v ) 
        {
            BRDC_printf( _BRDC(&quot;\nWaitConnection - Ok\n\n&quot;) );
            break;
        }
        Sleep( 20 );

    }




}



//! Подготовка генератора
void TF_TestStrm::PrepareGen( void )
{
    BRDC_printf( _BRDC(&quot;\nПодготовка генератора \n&quot;) );

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    float _freq=genValue;
    _freq/=1000000;
    BRDC_printf( _BRDC(&quot;Опорная частота: %g MHz \n&quot;), _freq );

    float  bitrate = genValue;
    bitrate*=40;
    bitrate/=1000000000;
    BRDC_printf( _BRDC(&quot;Скорость потока: %g Gbps\n\n&quot;), bitrate );

    U32 ret;
    for( ii=0; ii&lt;50; ii++ )
    {
        ret=gen_programm( genValue );
        if( ret )
            break;
        printf( &quot;set_freq - Error\n&quot; );
        Sleep(100);
    }
    printf( &quot;Частота установлена \n\n&quot; );




}

//! Программирование генератора
U32 TF_TestStrm::gen_programm( U32 freq )
{

    int ii;
    U32 data;
    U32 adr_dev=0x49;

    ii=7;
    
    __int64 rfreq;
    
    gen_write( adr_dev, 135, 0x1 );
    gen_write( adr_dev, 135, 0 );

    __int64 reg[16];
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        reg[ii]=data;
    }

    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;
    rfreq |= reg[9]&lt;&lt;24;
    rfreq |= reg[10]&lt;&lt;16;
    rfreq |= reg[11]&lt;&lt;8;
    rfreq |= reg[12];
    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);
    __int64 hs = reg[7]&gt;&gt;5;
    __int64 n1_val;
    __int64 hs_val;
    n1_val=n1+1;
    switch( hs )
    {
        case 0: hs_val=4; break;
        case 1: hs_val=5; break;
        case 2: hs_val=6; break;
        case 3: hs_val=7; break;
        case 5: hs_val=9; break;
        case 7: hs_val=11; break;
        default: hs_val=0; break;

    }
    long double Fout = 155520000;
    __int64 Fdco = Fout * hs_val * n1_val;
    long double kx = rfreq / (268435456);
    long double Fxtal = Fdco / kx;


    n1_val=10;
    hs_val=4;
    __int64 Fx =   freq + 2000000;
    Fdco = Fx * hs_val * n1_val;

    kx = Fdco / Fxtal;
    __int64  kz = 268435456;
    rfreq = kx*kz;


    n1=n1_val - 1;
    switch( hs_val ) 
    {
        case 4: hs=0; break;
        case 5: hs=1; break;
        case 6: hs=2; break;
        case 7: hs=3; break;
        case 9: hs=5; break;
        case 11: hs=7; break;
        default: hs=0; break;
    }

    
    U32 reg_out[16];

    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);
    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;
    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;
    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;
    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;
    reg_out[12] = (rfreq ) &amp; 0xFF;

    gen_write( adr_dev, 137, 0x10 );

    for( ii=7; ii&lt;13; ii++ )
    {
        gen_write( adr_dev, ii, reg_out[ii] );
    }

    gen_enable( adr_dev );

    int flag_ok=1;
    for( ii=7; ii&lt;13; ii++ )
    {
        gen_read( adr_dev, ii, data );
        if( data!=reg_out[ii] )
        {
            printf( &quot;%2d  %.2X %.2X\n&quot;, ii, data, reg_out[ii] );
            flag_ok=0;
        }
    }

    return flag_ok;


}

//! Разрешение работы генератора
void TF_TestStrm::gen_enable( U32 adr_dev )
{
    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 137 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0 );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, 135 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, 0x40 );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Чтение регистра генератора
void TF_TestStrm::gen_read( U32 adr_dev, U32 adr, U32&amp; data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=1;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );
    //Sleep( 1 );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );
    v =     pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_DATA );
    data = v &amp; 0xFF;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );


    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}

//! Запись в регистр генератора
void TF_TestStrm::gen_write( U32 adr_dev, U32 adr, U32 data )
{

    U32 v;
    U32 trd=4;
    int ii;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 2 ); // Обращение к генератору


    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_ADDR, adr );
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DATA, data );

    U32 ctrl=adr_dev&lt;&lt;4;
    ctrl |=2;
    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, ctrl );

    pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_CTRL, 0 );

    //pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     

}


//! Начало ожидания соединеня
void TF_TestStrm::WaitConnectionStart( void )
{
    U32 trd=4;

    waitConnectionStatus=0;
    waitConnectionCnt=0;
    pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
    Sleep( 1 );
    //pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

    U32 ctrl=3;
    if( isTestCtrl )
        ctrl|=0x10;
    pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 

}

//! Ожидание установки соединения
/**
    /return   1 - соединение установлено
*/
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
\r\n\n&quot;</span> ), <a class="code" href="../../d3/d65/class_t_f___test_strm.html#adb931430561ceee30e21b09f9bbd83bf">SdramAzSizeOfKb</a> / 1024, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a324b3f079d758b041ed8a77870b77731">SdramAzSize</a> );</div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;</div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;        <span class="comment">// Начало активной зоны</span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trdDDR4, 0x10, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5363398227aff3cf4a0b77f82ebc1281">SdramAzBase</a> &amp; 0xFFFF );</div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trdDDR4, 0x11, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5363398227aff3cf4a0b77f82ebc1281">SdramAzBase</a> &gt;&gt; 16 );</div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;</div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;        <span class="comment">// Конец активной зоны</span></div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trdDDR4, 0x0E, AzEnd &amp; 0xFFFF );</div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trdDDR4, 0x0F, AzEnd &gt;&gt; 16 );</div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;</div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;    }</div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;</div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;    <span class="comment">// Установка режима Full Speed</span></div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;    U32 mode3 = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a023f663b25242bb2a61bf03b9fc26cd3">SdramFullSpeed</a> &lt;&lt; 5;</div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;    mode3 |= <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a17d55ad83d1cc2af4d666f00660576ae">SdramSource</a>;</div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;</div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trdDDR4, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#afc802ef9646c8c68ca2bb6cb69907d67">TRDIND_MODE3</a>, mode3 );</div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;</div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;    <span class="comment">// Установка тестового режима</span></div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;    U32 TestSequence = (<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aa5455afda9a2316fc31c72f9f1af12ed">SdramTestSequence</a> == 0) ? 0 : 0x100;</div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trdDDR4, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#aa7e3b339be477af8bfa8406cf8911825">TRDIND_TEST_SEQUENCE</a>, TestSequence );</div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;</div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;    <span class="comment">// Get CLK_DDR period (in ps)</span></div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;    U32 clk_ddr_period = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( trdDDR4, 0x10A );</div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;    <span class="comment">//g_ddr_freq = 1e12 / clk_ddr_period;</span></div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;</div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;</div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;}</div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;</div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;</div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="comment">//! Запись регистров из файла R4</span></div><div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a374dd2b3c708f952f491ba4bd989ce48"> 2868</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a374dd2b3c708f952f491ba4bd989ce48">TF_TestStrm::PrepareAdmReg</a>( <span class="keywordtype">char</span>* fname, <span class="keywordtype">int</span> show )</div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;{</div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;    <span class="keywordflow">if</span>( show )</div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;    {</div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;        BRDC_printf( _BRDC(<span class="stringliteral">&quot;\nУстановка регистров из файла &quot;</span>) );</div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;        printf( <span class="stringliteral">&quot;%s \n\n&quot;</span>, fname );</div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;    }</div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;</div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;</div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;    FILE *in = fopen( fname, <span class="stringliteral">&quot;rt&quot;</span> );</div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;    <span class="keywordflow">if</span>( in==NULL )</div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;    {</div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;        <span class="keywordflow">throw</span>( <span class="stringliteral">&quot;Ошибка доступа к файлу &quot;</span> );</div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;    }</div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;</div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;    <span class="keywordtype">char</span> str[256];</div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;    U32 trd, reg, val;</div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;    <span class="keywordtype">int</span> ret;</div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;    <span class="keywordflow">for</span>( ; ; )</div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;    {</div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;        <span class="keywordflow">if</span>( fgets( str, 200, in )==NULL )</div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;</div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;        <span class="keywordflow">if</span>( str[0]==<span class="charliteral">&#39;;&#39;</span> )</div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;            <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;</div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;        ret=sscanf( str, <span class="stringliteral">&quot;%i %i %i&quot;</span>, &amp;trd, &amp;reg, &amp;val );</div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;        <span class="keywordflow">if</span>( 3==ret )</div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;        {</div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;            <span class="keywordflow">if</span>( show )</div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;            {</div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;                BRDC_printf( _BRDC(<span class="stringliteral">&quot;  TRD: %d  REG[0x%.2X]=0x%.4X \n&quot;</span>), trd, reg, val );</div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;            }</div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, reg, val );</div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;        }</div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;</div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;    }</div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;    <span class="keywordflow">if</span>( show )</div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;    {   </div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;        BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n\n&quot;</span>) );</div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;    }</div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;}</div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;</div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;</div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;</div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;</div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="comment">//! Подготовка субмодуля FMC</span></div><div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a817400f12974e82f0eda1c5117850ffe"> 2916</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a817400f12974e82f0eda1c5117850ffe">TF_TestStrm::PrepereFMC</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;{</div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;</div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;</div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;    <span class="comment">//PrepareFM401S();</span></div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;</div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;</div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;}</div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;</div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="comment">//! Запись байта по I2C</span></div><div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#afbb27e0c75b1157f9a710ecc217aa3c7"> 2927</a></span>&#160;<span class="comment"></span>U32 <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afbb27e0c75b1157f9a710ecc217aa3c7">TF_TestStrm::spd_write</a>( U32 dev, U32 adr_dev, U32 adr_reg, U32 val )</div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;{</div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afbb27e0c75b1157f9a710ecc217aa3c7">spd_write</a>( dev, adr_dev, adr_reg, val, 4 );</div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;}<span class="comment"></span></div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="comment">//! Запись байта по I2C</span></div><div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#ad2c2a242ea5938fc6e098ad939e9625e"> 2932</a></span>&#160;<span class="comment"></span>U32 <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afbb27e0c75b1157f9a710ecc217aa3c7">TF_TestStrm::spd_write</a>( U32 dev, U32 adr_dev, U32 adr_reg, U32 val, U32 trd )</div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;{</div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;    U32 v;</div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;    <span class="comment">//U32 trd=4;</span></div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;    <span class="keywordtype">int</span> ii;</div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a14e201d87eea1ffa03f2a44a87b49ffe">TRDIND_SPD_CTRL</a>, 0 );</div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="comment">    for( ; ; )</span></div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="comment">    {</span></div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="comment">        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );</span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="comment">        if( v &amp; 0x8000 )</span></div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="comment">             break;</span></div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="comment">    }</span></div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;</div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;</div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a0ffbe61b86d1fa8e4ec44bbadcc8c9ef">TRDIND_SPD_DEVICE</a>, dev );     </div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;    Sleep( 1 );</div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a459abab634a7e20250d333090a028f58">TRDIND_SPD_ADDR</a>, adr_reg );</div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a5f2f53de260e2d1ea2c2c6296fc8f17f">TRDIND_SPD_DATA</a>, val );</div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;</div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;    U32 ctrl=adr_dev&lt;&lt;4;</div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;    ctrl |=2;</div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a14e201d87eea1ffa03f2a44a87b49ffe">TRDIND_SPD_CTRL</a>, ctrl );</div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;</div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;    Sleep( 1 );</div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="comment">    for( ii=0; ; ii++ )</span></div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;<span class="comment">    {</span></div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<span class="comment">        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );</span></div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="comment">        v&amp;=0xFFFF;</span></div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="comment">        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );</span></div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="comment">        if( v &amp; 0x8000 )</span></div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="comment">             break;</span></div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="comment">    }</span></div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;    <span class="comment">//BRDC_printf( &quot;\n\n&quot; );</span></div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a14e201d87eea1ffa03f2a44a87b49ffe">TRDIND_SPD_CTRL</a>, 0 );</div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;</div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;    Sleep( 1 );</div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;    </div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;    <span class="comment">//pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     </span></div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;</div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;}</div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="comment">//! Чтение байта по I2C</span></div><div class="line"><a name="l02979"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a74d88f22c04f30f28c32c4b83ac13824"> 2979</a></span>&#160;<span class="comment"></span>U32 <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a74d88f22c04f30f28c32c4b83ac13824">TF_TestStrm::spd_read</a>( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val )</div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;{</div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a74d88f22c04f30f28c32c4b83ac13824">spd_read</a>( dev, adr_dev, adr_reg, val, 4 );</div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;}</div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;</div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="comment">//! Чтение байта по I2C</span></div><div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a691173572107c6f71c26c46e99137edb"> 2986</a></span>&#160;<span class="comment"></span>U32 <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a74d88f22c04f30f28c32c4b83ac13824">TF_TestStrm::spd_read</a>( U32 dev, U32 adr_dev, U32 adr_reg, U32&amp; val, U32 trd )</div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;{</div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;    U32 v;</div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;    <span class="comment">//U32 trd=4;</span></div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;    <span class="keywordtype">int</span> ii;</div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a14e201d87eea1ffa03f2a44a87b49ffe">TRDIND_SPD_CTRL</a>, 0 );</div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="comment">    for( ; ; )</span></div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="comment">    {</span></div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="comment">        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );</span></div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="comment">        if( v &amp; 0x8000 )</span></div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="comment">             break;</span></div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="comment">    }</span></div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;</div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;</div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a0ffbe61b86d1fa8e4ec44bbadcc8c9ef">TRDIND_SPD_DEVICE</a>, dev );     </div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a459abab634a7e20250d333090a028f58">TRDIND_SPD_ADDR</a>, adr_reg );</div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;</div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;    U32 ctrl=adr_dev&lt;&lt;4;</div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;    ctrl |=1;</div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a14e201d87eea1ffa03f2a44a87b49ffe">TRDIND_SPD_CTRL</a>, ctrl );</div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;</div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="comment">    for( ii=0; ; ii++ )</span></div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="comment">    {</span></div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="comment">        v=pBrd-&gt;RegPeekInd( trd, TRDIND_SPD_CTRL );</span></div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="comment">        v&amp;=0xFFFF;</span></div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="comment">        //BRDC_printf( &quot;%s  %5d %.4X \r&quot;, __FUNCTION__, ii, v );</span></div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="comment">        if( v &amp; 0x8000 )</span></div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="comment">             break;</span></div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="comment">    }</span></div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;</div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;    <span class="comment">//Sleep( 1 );</span></div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;</div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;    v =     <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a5f2f53de260e2d1ea2c2c6296fc8f17f">TRDIND_SPD_DATA</a> );</div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;    val = v &amp; 0xFF;</div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a14e201d87eea1ffa03f2a44a87b49ffe">TRDIND_SPD_CTRL</a>, 0 );</div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;</div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;    <span class="comment">//BRDC_printf( &quot;\n\n&quot; );</span></div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;</div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;    <span class="comment">//pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     </span></div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;</div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;}</div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="comment">//! Установка направления на микросхеме TCA6424</span></div><div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#ae253820aa16d53fa9672c3d4ecfae543"> 3034</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae253820aa16d53fa9672c3d4ecfae543">TF_TestStrm::FM401S_SetTcaDirection</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;{</div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;    <span class="keywordtype">int</span> ii;</div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;    Sleep( 1 );</div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;</div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;    <span class="comment">//for( ii=0; ;ii++ )</span></div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;    {</div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afbb27e0c75b1157f9a710ecc217aa3c7">spd_write</a>( 1, 0x22, 0x0C, 0 );</div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afbb27e0c75b1157f9a710ecc217aa3c7">spd_write</a>( 1, 0x22, 0x0D, 0xF0 );</div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afbb27e0c75b1157f9a710ecc217aa3c7">spd_write</a>( 1, 0x22, 0x0E, 0xFF );</div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;</div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afbb27e0c75b1157f9a710ecc217aa3c7">spd_write</a>( 1, 0x22, 0x84, 0 );</div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afbb27e0c75b1157f9a710ecc217aa3c7">spd_write</a>( 1, 0x22, 0x85, 7 );</div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;    </div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;        </div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;        <span class="keywordflow">for</span>( ii=0; ii&lt;2; ii++ )</div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;        {</div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afbb27e0c75b1157f9a710ecc217aa3c7">spd_write</a>( 1, 0x22, 0x84, 0 );</div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;            Sleep( 100 );</div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afbb27e0c75b1157f9a710ecc217aa3c7">spd_write</a>( 1, 0x22, 0x84, 0xFF );</div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;            Sleep( 100 );</div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;        }</div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afbb27e0c75b1157f9a710ecc217aa3c7">spd_write</a>( 1, 0x22, 0x84, 0 );</div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;    }</div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;</div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="comment">    for( ; ; )</span></div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<span class="comment">    {</span></div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;<span class="comment">        //spd_write( 1, 0x22, 0x0C, 0 );</span></div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="comment">        spd_write( 1, 0x22, 0x84, 0 );</span></div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="comment">        Sleep( 100 );</span></div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="comment">        spd_write( 1, 0x22, 0x84, 0xFF );</span></div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="comment">        Sleep( 100 );</span></div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="comment">    }</span></div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;</div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;}</div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;</div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;</div><div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#aac3ccaca40f875581bb60f29389c2058"> 3073</a></span>&#160;<span class="keywordtype">void</span>    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aac3ccaca40f875581bb60f29389c2058">TF_TestStrm::PrepareFM401S</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;{</div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;    U32 trd=4;</div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;    U32 v, ii;</div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;</div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;    <span class="comment">//BRDC_printf( _BRDC(&quot;Подготовка субмодуля FM401S \n&quot;) );</span></div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;</div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;</div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;</div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae253820aa16d53fa9672c3d4ecfae543">FM401S_SetTcaDirection</a>();</div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;</div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#af870677aaad582d13edb8b04924fcd80">PrepareGen</a>();</div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;    Sleep( 100 );</div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;</div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a09fd7dccbfeeb54704f3de838241f1de">TRDIND_LC_FLAG</a>, 0 ); </div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a45cdde4e488ffaefd3c4905ecc51379a">TRDIND_CONTROL1</a>, 0 ); </div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;</div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;    U32 ctrl=1;</div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab8495046c7cf04c303d28a8c835ebcac">isTestCtrl</a> )</div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;        ctrl|=0x10;</div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;</div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a45cdde4e488ffaefd3c4905ecc51379a">TRDIND_CONTROL1</a>, ctrl ); </div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;    Sleep( 100 );</div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;</div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;</div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;    <span class="keywordflow">for</span>( ii=0; ; ii++ )</div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;    {</div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;      Sleep(100);</div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;      v = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekDir( trd, 0 );</div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;      <span class="comment">//BRDC_printf( _BRDC(&quot;  %5d STATUS: 0x%.4X\r&quot;), ii, v );</span></div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;      <span class="keywordflow">if</span>( v &amp; 0x8000 )</div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;    }</div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;    BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n&quot;</span>) );</div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;</div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, 0, 0x2012 );</div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;    Sleep( 1 );</div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, 0, 0x2010 );</div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;    </div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;</div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#ad13a2a19f5d857c3e73b5a6881aa1fae">TRDIND_CHAN_IN</a>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a70f06ebdcb6b60a3a4f4d85dff9c9540">maskChanIn</a> ); </div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a09b1d313d66fd58de5f479c6514b6d4a">TRDIND_CHAN_OUT</a>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a717fdf06640d067957959ff5f2f1a9ae">maskChanOut</a> ); </div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;    BRDC_printf( _BRDC(<span class="stringliteral">&quot;CHAN_IN= 0x%.2X   CHAN_OUT= 0x%.2X \n\n&quot;</span>), <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a70f06ebdcb6b60a3a4f4d85dff9c9540">maskChanIn</a>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a717fdf06640d067957959ff5f2f1a9ae">maskChanOut</a> );</div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1ced5ff7e4b3527b5ee0a47b9d674ffb">maskLink</a>= <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a70f06ebdcb6b60a3a4f4d85dff9c9540">maskChanIn</a> | <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a717fdf06640d067957959ff5f2f1a9ae">maskChanOut</a>;</div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;</div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;    {</div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;    U32 mask=0;</div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;    <span class="keywordflow">for</span>( <span class="keywordtype">int</span> ii=0; ii&lt;4; ii++ )</div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;    {</div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;        <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a717fdf06640d067957959ff5f2f1a9ae">maskChanOut</a> &amp; (1&lt;&lt;ii) )</div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;        {</div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;            mask|=(1&lt;&lt;(3-ii));</div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;        }</div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;    }</div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;    U32 led = (<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a70f06ebdcb6b60a3a4f4d85dff9c9540">maskChanIn</a> &lt;&lt;4) | mask;</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a55cec8ae34f8503ae55db41f6ca73cd6">SetLed</a>( led );</div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;    }</div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;</div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#af277ac803e777a32a4448c3b8b6a6cce">WaitConnectionStart</a>();</div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;</div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;    U32 rm_flag;</div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;    U32 link_status;</div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;    <span class="keywordflow">for</span>( ii=0; ; ii++ )</div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;    {</div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;        v = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a048fe70f1bcb6c50a3d3f4833ecf6765">WaitConnection</a>();</div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;        rm_flag=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a1a1c7e7c01ed2900e772c7dec30be484">TRDIND_RM_FLAG</a> );        </div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;        link_status=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a0052272c270df5ea7ae384f267351416">TRDIND_LINK_STATUS</a> );        </div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;        BRDC_printf( _BRDC(<span class="stringliteral">&quot;WaitConnection:  %5d  %d  rm_flag: 0x%.2X  link: 0x%.2X\r&quot;</span>), ii, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a0f812a039a8b54f0adeb7a17163cf6a8">waitConnectionStatus</a>, rm_flag, link_status );</div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;</div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;        <span class="keywordflow">if</span>( v ) </div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;        {</div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;            BRDC_printf( _BRDC(<span class="stringliteral">&quot;\nWaitConnection - Ok\n\n&quot;</span>) );</div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;        }</div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;        Sleep( 20 );</div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;</div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;    }</div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;</div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;</div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;</div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;</div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;}</div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;</div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;</div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="comment">//! Подготовка генератора</span></div><div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#af870677aaad582d13edb8b04924fcd80"> 3159</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#af870677aaad582d13edb8b04924fcd80">TF_TestStrm::PrepareGen</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;{</div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;    BRDC_printf( _BRDC(<span class="stringliteral">&quot;\nПодготовка генератора \n&quot;</span>) );</div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;</div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;    <span class="keywordtype">int</span> ii;</div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;    U32 data;</div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;    U32 adr_dev=0x49;</div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;</div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;    <span class="keywordtype">float</span> _freq=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aab1b057cc86b593146af070ee9702aad">genValue</a>;</div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;    _freq/=1000000;</div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;    BRDC_printf( _BRDC(<span class="stringliteral">&quot;Опорная частота: %g MHz \n&quot;</span>), _freq );</div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;</div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;    <span class="keywordtype">float</span>  bitrate = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aab1b057cc86b593146af070ee9702aad">genValue</a>;</div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;    bitrate*=40;</div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;    bitrate/=1000000000;</div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;    BRDC_printf( _BRDC(<span class="stringliteral">&quot;Скорость потока: %g Gbps\n\n&quot;</span>), bitrate );</div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;</div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;    U32 ret;</div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;    <span class="keywordflow">for</span>( ii=0; ii&lt;50; ii++ )</div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;    {</div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;        ret=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a2daabb702398af93a38e94d51422324d">gen_programm</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aab1b057cc86b593146af070ee9702aad">genValue</a> );</div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;        <span class="keywordflow">if</span>( ret )</div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;        printf( <span class="stringliteral">&quot;set_freq - Error\n&quot;</span> );</div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;        Sleep(100);</div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;    }</div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;    printf( <span class="stringliteral">&quot;Частота установлена \n\n&quot;</span> );</div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;</div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;</div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;</div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;</div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;}</div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;<span class="comment">//! Программирование генератора</span></div><div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a2daabb702398af93a38e94d51422324d"> 3193</a></span>&#160;<span class="comment"></span>U32 <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a2daabb702398af93a38e94d51422324d">TF_TestStrm::gen_programm</a>( U32 freq )</div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;{</div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;</div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;    <span class="keywordtype">int</span> ii;</div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;    U32 data;</div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;    U32 adr_dev=0x49;</div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;</div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;    ii=7;</div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;    </div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;    __int64 rfreq;</div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;    </div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab7b931cc37f26c4997b848ac2089b1e4">gen_write</a>( adr_dev, 135, 0x1 );</div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab7b931cc37f26c4997b848ac2089b1e4">gen_write</a>( adr_dev, 135, 0 );</div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;</div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;    __int64 reg[16];</div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;    <span class="keywordflow">for</span>( ii=7; ii&lt;13; ii++ )</div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;    {</div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab1ae2f1c839b00037656a3ea99bb7f69">gen_read</a>( adr_dev, ii, data );</div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;        reg[ii]=data;</div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;    }</div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;</div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;    rfreq = (reg[8] &amp; 0x37) &lt;&lt; 32;</div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;    rfreq |= reg[9]&lt;&lt;24;</div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;    rfreq |= reg[10]&lt;&lt;16;</div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;    rfreq |= reg[11]&lt;&lt;8;</div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;    rfreq |= reg[12];</div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;    __int64 n1 = ((reg[7] &amp; 0x1F) &lt;&lt; 2 ) | (reg[8]&gt;&gt;6);</div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;    __int64 hs = reg[7]&gt;&gt;5;</div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;    __int64 n1_val;</div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;    __int64 hs_val;</div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;    n1_val=n1+1;</div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;    <span class="keywordflow">switch</span>( hs )</div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;    {</div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;        <span class="keywordflow">case</span> 0: hs_val=4; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;        <span class="keywordflow">case</span> 1: hs_val=5; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;        <span class="keywordflow">case</span> 2: hs_val=6; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;        <span class="keywordflow">case</span> 3: hs_val=7; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;        <span class="keywordflow">case</span> 5: hs_val=9; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;        <span class="keywordflow">case</span> 7: hs_val=11; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;        <span class="keywordflow">default</span>: hs_val=0; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;</div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;    }</div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;    <span class="keywordtype">long</span> <span class="keywordtype">double</span> Fout = 155520000;</div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;    __int64 Fdco = Fout * hs_val * n1_val;</div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;    <span class="keywordtype">long</span> <span class="keywordtype">double</span> kx = rfreq / (268435456);</div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;    <span class="keywordtype">long</span> <span class="keywordtype">double</span> Fxtal = Fdco / kx;</div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;</div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;</div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;    n1_val=10;</div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;    hs_val=4;</div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;    __int64 Fx =   freq + 2000000;</div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;    Fdco = Fx * hs_val * n1_val;</div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;</div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;    kx = Fdco / Fxtal;</div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;    __int64  kz = 268435456;</div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;    rfreq = kx*kz;</div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;</div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;</div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;    n1=n1_val - 1;</div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;    <span class="keywordflow">switch</span>( hs_val ) </div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;    {</div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;        <span class="keywordflow">case</span> 4: hs=0; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;        <span class="keywordflow">case</span> 5: hs=1; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;        <span class="keywordflow">case</span> 6: hs=2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;        <span class="keywordflow">case</span> 7: hs=3; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;        <span class="keywordflow">case</span> 9: hs=5; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;        <span class="keywordflow">case</span> 11: hs=7; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;        <span class="keywordflow">default</span>: hs=0; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;    }</div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;</div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;    </div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;    U32 reg_out[16];</div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;</div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;    reg_out[7] = (hs &lt;&lt; 5) | (n1&gt;&gt;2);</div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;    reg_out[8] = ((n1 &lt;&lt; 6) | (rfreq&gt;&gt;32)) &amp; 0xFF;</div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;    reg_out[9] = (rfreq &gt;&gt; 24) &amp; 0xFF;</div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;    reg_out[10] = (rfreq &gt;&gt; 16) &amp; 0xFF;</div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;    reg_out[11] = (rfreq &gt;&gt; 8) &amp; 0xFF;</div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;    reg_out[12] = (rfreq ) &amp; 0xFF;</div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;</div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab7b931cc37f26c4997b848ac2089b1e4">gen_write</a>( adr_dev, 137, 0x10 );</div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;</div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;    <span class="keywordflow">for</span>( ii=7; ii&lt;13; ii++ )</div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;    {</div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab7b931cc37f26c4997b848ac2089b1e4">gen_write</a>( adr_dev, ii, reg_out[ii] );</div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;    }</div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;</div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a6e6fa09a921113d5c9df0879708b1688">gen_enable</a>( adr_dev );</div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;</div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;    <span class="keywordtype">int</span> flag_ok=1;</div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;    <span class="keywordflow">for</span>( ii=7; ii&lt;13; ii++ )</div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;    {</div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab1ae2f1c839b00037656a3ea99bb7f69">gen_read</a>( adr_dev, ii, data );</div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;        <span class="keywordflow">if</span>( data!=reg_out[ii] )</div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;        {</div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;            printf( <span class="stringliteral">&quot;%2d  %.2X %.2X\n&quot;</span>, ii, data, reg_out[ii] );</div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;            flag_ok=0;</div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;        }</div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;    }</div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;</div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;    <span class="keywordflow">return</span> flag_ok;</div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;</div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;</div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;}</div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="comment">//! Разрешение работы генератора</span></div><div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a6e6fa09a921113d5c9df0879708b1688"> 3299</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a6e6fa09a921113d5c9df0879708b1688">TF_TestStrm::gen_enable</a>( U32 adr_dev )</div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;{</div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;    U32 v;</div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;    U32 trd=4;</div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;    <span class="keywordtype">int</span> ii;</div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a14e201d87eea1ffa03f2a44a87b49ffe">TRDIND_SPD_CTRL</a>, 0 );</div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;</div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a0ffbe61b86d1fa8e4ec44bbadcc8c9ef">TRDIND_SPD_DEVICE</a>, 2 ); <span class="comment">// Обращение к генератору</span></div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;</div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a459abab634a7e20250d333090a028f58">TRDIND_SPD_ADDR</a>, 137 );</div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a5f2f53de260e2d1ea2c2c6296fc8f17f">TRDIND_SPD_DATA</a>, 0 );</div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;</div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;    U32 ctrl=adr_dev&lt;&lt;4;</div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;    ctrl |=2;</div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a14e201d87eea1ffa03f2a44a87b49ffe">TRDIND_SPD_CTRL</a>, ctrl );</div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;</div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a14e201d87eea1ffa03f2a44a87b49ffe">TRDIND_SPD_CTRL</a>, 0 );</div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a459abab634a7e20250d333090a028f58">TRDIND_SPD_ADDR</a>, 135 );</div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a5f2f53de260e2d1ea2c2c6296fc8f17f">TRDIND_SPD_DATA</a>, 0x40 );</div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a14e201d87eea1ffa03f2a44a87b49ffe">TRDIND_SPD_CTRL</a>, ctrl );</div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a14e201d87eea1ffa03f2a44a87b49ffe">TRDIND_SPD_CTRL</a>, 0 );</div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;</div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;    <span class="comment">//pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     </span></div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;</div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;}</div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="comment">//! Чтение регистра генератора</span></div><div class="line"><a name="l03326"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#ab1ae2f1c839b00037656a3ea99bb7f69"> 3326</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab1ae2f1c839b00037656a3ea99bb7f69">TF_TestStrm::gen_read</a>( U32 adr_dev, U32 adr, U32&amp; data )</div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;{</div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;</div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;    U32 v;</div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;    U32 trd=4;</div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;    <span class="keywordtype">int</span> ii;</div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a14e201d87eea1ffa03f2a44a87b49ffe">TRDIND_SPD_CTRL</a>, 0 );</div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;</div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a459abab634a7e20250d333090a028f58">TRDIND_SPD_ADDR</a>, adr );</div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;</div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;    U32 ctrl=adr_dev&lt;&lt;4;</div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;    ctrl |=1;</div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a14e201d87eea1ffa03f2a44a87b49ffe">TRDIND_SPD_CTRL</a>, ctrl );</div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;    <span class="comment">//Sleep( 1 );</span></div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;    v =     <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a14e201d87eea1ffa03f2a44a87b49ffe">TRDIND_SPD_CTRL</a> );</div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;    v =     <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a5f2f53de260e2d1ea2c2c6296fc8f17f">TRDIND_SPD_DATA</a> );</div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;    data = v &amp; 0xFF;</div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a14e201d87eea1ffa03f2a44a87b49ffe">TRDIND_SPD_CTRL</a>, 0 );</div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;</div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;</div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;    <span class="comment">//pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     </span></div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;</div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;}</div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="comment">//! Запись в регистр генератора</span></div><div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#ab7b931cc37f26c4997b848ac2089b1e4"> 3351</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab7b931cc37f26c4997b848ac2089b1e4">TF_TestStrm::gen_write</a>( U32 adr_dev, U32 adr, U32 data )</div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;{</div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;</div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;    U32 v;</div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;    U32 trd=4;</div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;    <span class="keywordtype">int</span> ii;</div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a14e201d87eea1ffa03f2a44a87b49ffe">TRDIND_SPD_CTRL</a>, 0 );</div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;</div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a0ffbe61b86d1fa8e4ec44bbadcc8c9ef">TRDIND_SPD_DEVICE</a>, 2 ); <span class="comment">// Обращение к генератору</span></div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;</div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;</div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a459abab634a7e20250d333090a028f58">TRDIND_SPD_ADDR</a>, adr );</div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a5f2f53de260e2d1ea2c2c6296fc8f17f">TRDIND_SPD_DATA</a>, data );</div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;</div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;    U32 ctrl=adr_dev&lt;&lt;4;</div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;    ctrl |=2;</div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a14e201d87eea1ffa03f2a44a87b49ffe">TRDIND_SPD_CTRL</a>, ctrl );</div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;</div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a14e201d87eea1ffa03f2a44a87b49ffe">TRDIND_SPD_CTRL</a>, 0 );</div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;</div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;    <span class="comment">//pBrd-&gt;RegPokeInd( trd, TRDIND_SPD_DEVICE, 0 );     </span></div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;</div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;}</div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;</div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="comment">//! Начало ожидания соединеня</span></div><div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#af277ac803e777a32a4448c3b8b6a6cce"> 3377</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#af277ac803e777a32a4448c3b8b6a6cce">TF_TestStrm::WaitConnectionStart</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;{</div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;    U32 trd=4;</div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;</div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a0f812a039a8b54f0adeb7a17163cf6a8">waitConnectionStatus</a>=0;</div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a00c375fff2272e198db5dbad3ce198bc">waitConnectionCnt</a>=0;</div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a09fd7dccbfeeb54704f3de838241f1de">TRDIND_LC_FLAG</a>, 0 );</div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;    Sleep( 1 );</div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;    <span class="comment">//pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );</span></div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;</div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;    U32 ctrl=3;</div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab8495046c7cf04c303d28a8c835ebcac">isTestCtrl</a> )</div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;        ctrl|=0x10;</div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a45cdde4e488ffaefd3c4905ecc51379a">TRDIND_CONTROL1</a>, ctrl ); </div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;</div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;}</div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="comment">//! Ожидание установки соединения</span></div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="comment"></span><span class="comment">/**</span></div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="comment">    /return   1 - соединение установлено */
U32     TF_TestStrm::WaitConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 v2;
    U32 trd=4;
    U32 link_status;
    int cnt=0;
    switch( waitConnectionStatus )
    {


        case 0: // проверка RM_FLAG=1
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
            v = mask ^ (link_status &amp; 0x0F);
            v &amp;= mask;


            if( 0==v )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 1 );

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    waitConnectionStatus=1;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );

            }
            break;



        case 1: // проверка RM_FLAG=1
            rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            link_status = pBrd-&gt;RegPeekInd( trd, 0x20A );
            
            v = mask ^ (rm_flag &amp; 0x0F);
            v &amp;= mask;

            v2 = mask ^ (link_status &amp; 0x0F);
            v2 &amp;= mask;

            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
            if( (v1 !=0) || (v2 !=0 ) )
            {
                pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
                Sleep( 1 );
                U32 ctrl=1;
                if( isTestCtrl )
                    ctrl|=0x10;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                ctrl|=2;
                pBrd-&gt;RegPokeInd( trd, TRDIND_CONTROL1, ctrl ); 
                Sleep( 1 );
                waitConnectionStatus=0;
                waitConnectionCnt=0;
                break;
            }
            if( 0==v )
            {

                waitConnectionCnt++;
                if( 11==waitConnectionCnt )
                {
                    ret=1;
                    waitConnectionStatus=2;
                    waitConnectionCnt=0;
                }
            } else
            {
                waitConnectionCnt=0;
            }
            break;

        case 2:
            ret=1;
            break;

    }
    return ret;

}



//! Проверка состояния соединения
U32     TF_TestStrm::isConnection( void )
{
    U32 ret=0;
    U32 rm_flag;
    U32 mask = maskChanIn | maskChanOut;
    U32 v;
    U32 v1;
    U32 trd=4;

    rm_flag=pBrd-&gt;RegPeekInd( trd, TRDIND_RM_FLAG );
            
    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);
    if( v1 !=0 )
    {
        pBrd-&gt;RegPokeInd( trd, TRDIND_LC_FLAG, 0 );
        ret=0;
    } else
    {
        ret=1;
    }
    
    return ret;
}


//! Установка состояние светодиодов
void TF_TestStrm::SetLed( U32 led )
{
    U32 data = ~led;
    spd_write( 1, 0x22, 0x84, data );
}



//! Начало записи файла
void TF_TestStrm::BufWriteStart( void )
{
    fileNumber=0;
    FileBufferCurrent=0;
    DiskBufferCurrent=0;

    //BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );
    BufFileOpen( 0 );
}

//! Запись одного буфера
int TF_TestStrm::BufWrite(  U32 *ptr, U32 sizeOfByte )
{

    if( 1!=FileWriteStatus )
        return 0;

    int ret;
    U32 byteWritten;
    ret=WriteFile( handleFile, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );

    if( !ret )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка при записи файла\n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
</span></div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a048fe70f1bcb6c50a3d3f4833ecf6765"> 3398</a></span>&#160;U32     <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a048fe70f1bcb6c50a3d3f4833ecf6765">TF_TestStrm::WaitConnection</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;{</div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;    U32 ret=0;</div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;    U32 rm_flag;</div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;    U32 mask = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a70f06ebdcb6b60a3a4f4d85dff9c9540">maskChanIn</a> | <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a717fdf06640d067957959ff5f2f1a9ae">maskChanOut</a>;</div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;    U32 v;</div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;    U32 v1;</div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;    U32 v2;</div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;    U32 trd=4;</div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;    U32 link_status;</div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;    <span class="keywordtype">int</span> cnt=0;</div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;    <span class="keywordflow">switch</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a0f812a039a8b54f0adeb7a17163cf6a8">waitConnectionStatus</a> )</div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;    {</div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;</div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;</div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;        <span class="keywordflow">case</span> 0: <span class="comment">// проверка RM_FLAG=1</span></div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;            link_status = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( trd, 0x20A );</div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;            rm_flag=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a1a1c7e7c01ed2900e772c7dec30be484">TRDIND_RM_FLAG</a> );</div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;            </div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;            v = mask ^ (link_status &amp; 0x0F);</div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;            v &amp;= mask;</div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;</div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;</div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;            <span class="keywordflow">if</span>( 0==v )</div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;            {</div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;                <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a09fd7dccbfeeb54704f3de838241f1de">TRDIND_LC_FLAG</a>, 1 );</div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;</div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;                <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a00c375fff2272e198db5dbad3ce198bc">waitConnectionCnt</a>++;</div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;                <span class="keywordflow">if</span>( 11==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a00c375fff2272e198db5dbad3ce198bc">waitConnectionCnt</a> )</div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;                {</div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;                    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a0f812a039a8b54f0adeb7a17163cf6a8">waitConnectionStatus</a>=1;</div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;                    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a00c375fff2272e198db5dbad3ce198bc">waitConnectionCnt</a>=0;</div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;                }</div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;            } <span class="keywordflow">else</span></div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;            {</div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;                <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a00c375fff2272e198db5dbad3ce198bc">waitConnectionCnt</a>=0;</div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;                U32 ctrl=1;</div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;                <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab8495046c7cf04c303d28a8c835ebcac">isTestCtrl</a> )</div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;                    ctrl|=0x10;</div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;                <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a45cdde4e488ffaefd3c4905ecc51379a">TRDIND_CONTROL1</a>, ctrl ); </div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;                Sleep( 1 );</div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;                ctrl|=2;</div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;                <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a45cdde4e488ffaefd3c4905ecc51379a">TRDIND_CONTROL1</a>, ctrl ); </div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;                Sleep( 1 );</div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;</div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;            }</div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;</div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;</div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;</div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;        <span class="keywordflow">case</span> 1: <span class="comment">// проверка RM_FLAG=1</span></div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;            rm_flag=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a1a1c7e7c01ed2900e772c7dec30be484">TRDIND_RM_FLAG</a> );</div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;            link_status = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( trd, 0x20A );</div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;            </div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;            v = mask ^ (rm_flag &amp; 0x0F);</div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;            v &amp;= mask;</div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;</div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;            v2 = mask ^ (link_status &amp; 0x0F);</div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;            v2 &amp;= mask;</div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;</div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;            v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);</div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;            <span class="keywordflow">if</span>( (v1 !=0) || (v2 !=0 ) )</div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;            {</div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;                <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a09fd7dccbfeeb54704f3de838241f1de">TRDIND_LC_FLAG</a>, 0 );</div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;                Sleep( 1 );</div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;                U32 ctrl=1;</div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;                <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab8495046c7cf04c303d28a8c835ebcac">isTestCtrl</a> )</div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;                    ctrl|=0x10;</div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;                <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a45cdde4e488ffaefd3c4905ecc51379a">TRDIND_CONTROL1</a>, ctrl ); </div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;                Sleep( 1 );</div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;                ctrl|=2;</div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;                <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a45cdde4e488ffaefd3c4905ecc51379a">TRDIND_CONTROL1</a>, ctrl ); </div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;                Sleep( 1 );</div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;                <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a0f812a039a8b54f0adeb7a17163cf6a8">waitConnectionStatus</a>=0;</div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;                <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a00c375fff2272e198db5dbad3ce198bc">waitConnectionCnt</a>=0;</div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;            }</div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;            <span class="keywordflow">if</span>( 0==v )</div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;            {</div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;</div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;                <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a00c375fff2272e198db5dbad3ce198bc">waitConnectionCnt</a>++;</div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;                <span class="keywordflow">if</span>( 11==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a00c375fff2272e198db5dbad3ce198bc">waitConnectionCnt</a> )</div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;                {</div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;                    ret=1;</div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;                    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a0f812a039a8b54f0adeb7a17163cf6a8">waitConnectionStatus</a>=2;</div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;                    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a00c375fff2272e198db5dbad3ce198bc">waitConnectionCnt</a>=0;</div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;                }</div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;            } <span class="keywordflow">else</span></div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;            {</div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;                <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a00c375fff2272e198db5dbad3ce198bc">waitConnectionCnt</a>=0;</div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;            }</div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;</div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;        <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;            ret=1;</div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;</div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;    }</div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;    <span class="keywordflow">return</span> ret;</div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;</div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;}</div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;</div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;</div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="comment">//! Проверка состояния соединения</span></div><div class="line"><a name="l03503"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a17f5ea1061002594cf86c2134bc0c93d"> 3503</a></span>&#160;<span class="comment"></span>U32     <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a17f5ea1061002594cf86c2134bc0c93d">TF_TestStrm::isConnection</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;{</div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;    U32 ret=0;</div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;    U32 rm_flag;</div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;    U32 mask = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a70f06ebdcb6b60a3a4f4d85dff9c9540">maskChanIn</a> | <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a717fdf06640d067957959ff5f2f1a9ae">maskChanOut</a>;</div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;    U32 v;</div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;    U32 v1;</div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;    U32 trd=4;</div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;</div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;    rm_flag=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a1a1c7e7c01ed2900e772c7dec30be484">TRDIND_RM_FLAG</a> );</div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;            </div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;    v1 = mask &amp; ((rm_flag&gt;&gt;8) &amp; 0x0F);</div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;    <span class="keywordflow">if</span>( v1 !=0 )</div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;    {</div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( trd, <a class="code" href="../../d8/d1f/_t_f___test_strm_8cpp.html#a09fd7dccbfeeb54704f3de838241f1de">TRDIND_LC_FLAG</a>, 0 );</div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;        ret=0;</div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;    {</div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;        ret=1;</div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;    }</div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;    </div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;    <span class="keywordflow">return</span> ret;</div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;}</div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;</div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="comment">//! Установка состояние светодиодов t+</span></div><div class="line"><a name="l03529"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a55cec8ae34f8503ae55db41f6ca73cd6"> 3529</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a55cec8ae34f8503ae55db41f6ca73cd6">TF_TestStrm::SetLed</a>( U32 led )</div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;{</div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;    U32 data = ~led;</div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afbb27e0c75b1157f9a710ecc217aa3c7">spd_write</a>( 1, 0x22, 0x84, data );</div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;}</div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;</div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;</div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="comment">//! Начало записи файла ТM°/CB</span></div><div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#acce166d141b61992397453330ce15416"> 3538</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#acce166d141b61992397453330ce15416">TF_TestStrm::BufWriteStart</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;{</div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aae49e020e2347c632b586d78c90c68bb">fileNumber</a>=0;</div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a6444ce08f4b8556c13be71274afb5a49">FileBufferCurrent</a>=0;</div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad429c47b0ad22a5a7ee550a0658a75df">DiskBufferCurrent</a>=0;</div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;</div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;    <span class="comment">//BRDC_printf( _BRDC(&quot;\r\nПолготовка к записи файлов на диск\r\n&quot;) );</span></div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a48992ebe8ea293513babd00242d8155e">BufFileOpen</a>( 0 );</div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;}</div><div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="comment">//! Запись одного буфера</span></div><div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#af0124eaebc34d4a0e4450a85f4e5334c"> 3549</a></span>&#160;<span class="comment"></span><span class="keywordtype">int</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#af0124eaebc34d4a0e4450a85f4e5334c">TF_TestStrm::BufWrite</a>(  U32 *ptr, U32 sizeOfByte )</div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;{</div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;</div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;    <span class="keywordflow">if</span>( 1!=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aea878ae5834515962368fd22f8c63800">FileWriteStatus</a> )</div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;</div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;    <span class="keywordtype">int</span> ret;</div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;    U32 byteWritten;</div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;    ret=WriteFile( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aafda2d0a7bf0ce237327a3e257588e19">handleFile</a>, ptr, sizeOfByte, (LPDWORD) &amp;byteWritten, NULL );</div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;</div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;    <span class="keywordflow">if</span>( !ret )</div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;    {</div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;        BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n   Ошибка при записи файла n\n\n&quot;) );
        Stop();
    }

    U32 isFileStop=0;
    U32 isDiskStop=0;

    FileBufferCurrent++;
    DiskBufferCurrent++;

    if( FileBufferCurrent==FileBufferMax )
    {
        isFileStop=1;
    }

    if( DiskBufferMax==DiskBufferCurrent )
    {
        isDiskStop=1;
    }

    if( isFileStop || isDiskStop )
    {
        BufFileClose();
        fileNumber++;
        if( 0==isDiskStop )
            BufFileOpen( fileNumber );
    }
    return isDiskStop;
}

//! Окончание записи файла
void TF_TestStrm::BufWriteStop()
{
    BufFileClose();
}


//! Начало записи в файл
void TF_TestStrm::BufFileOpen( U32 n )
{
    char fname[256];
    sprintf( m_sWriteFileName, &quot;%s\\data_%.4d.bin&quot;, DirName, n );
    BRDC_printf( _BRDC(&quot;\n\nФайл  %hs   &quot;), fname );
    //printf( &quot;\n\nFile: %s  \n\n&quot;, fname );

    
    handleFile=CreateFileA(
         m_sWriteFileName,      //__in      LPCTSTR lpFileName,
         GENERIC_WRITE,     //__in      DWORD dwDesiredAccess,
         0,                 //__in      DWORD dwShareMode,
         NULL,              //__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,
         CREATE_NEW,        //__in      DWORD dwCreationDisposition,
         FILE_FLAG_NO_BUFFERING,    //__in      DWORD dwFlagsAndAttributes,
         NULL                   //__in_opt  HANDLE hTemplateFile
    );
    
    FileBufferCurrent=0;

    if( INVALID_HANDLE_VALUE==handleFile )
    {
        BRDC_printf( _BRDC(&quot;\n   Ошибка создания файла\n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
\n\n\n&quot;</span>) );</div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#acaf2c1f54ec3b8e973000d42ffe3d680">Stop</a>();</div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;    }</div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;</div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;    U32 isFileStop=0;</div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;    U32 isDiskStop=0;</div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;</div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a6444ce08f4b8556c13be71274afb5a49">FileBufferCurrent</a>++;</div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad429c47b0ad22a5a7ee550a0658a75df">DiskBufferCurrent</a>++;</div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;</div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a6444ce08f4b8556c13be71274afb5a49">FileBufferCurrent</a>==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a89e09b1ace8e0dd5a200f455896a681c">FileBufferMax</a> )</div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;    {</div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;        isFileStop=1;</div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;    }</div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;</div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a48e0c988dff9a01373f370e1fae9da27">DiskBufferMax</a>==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad429c47b0ad22a5a7ee550a0658a75df">DiskBufferCurrent</a> )</div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;    {</div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;        isDiskStop=1;</div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;    }</div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;</div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;    <span class="keywordflow">if</span>( isFileStop || isDiskStop )</div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;    {</div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a9ede9542ef5cf62b67c1d14026339587">BufFileClose</a>();</div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aae49e020e2347c632b586d78c90c68bb">fileNumber</a>++;</div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;        <span class="keywordflow">if</span>( 0==isDiskStop )</div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a48992ebe8ea293513babd00242d8155e">BufFileOpen</a>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aae49e020e2347c632b586d78c90c68bb">fileNumber</a> );</div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;    }</div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;    <span class="keywordflow">return</span> isDiskStop;</div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;}</div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="comment">//! Окончание записи файла </span></div><div class="line"><a name="l03592"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#aae0978fedd08e5d07f22a8a6a893e5ef"> 3592</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aae0978fedd08e5d07f22a8a6a893e5ef">TF_TestStrm::BufWriteStop</a>()</div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;{</div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a9ede9542ef5cf62b67c1d14026339587">BufFileClose</a>();</div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;}</div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;</div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="comment">//! Начало записи в файл</span></div><div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a48992ebe8ea293513babd00242d8155e"> 3599</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a48992ebe8ea293513babd00242d8155e">TF_TestStrm::BufFileOpen</a>( U32 n )</div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;{</div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;    <span class="keywordtype">char</span> fname[256];</div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;    sprintf( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a81ff468d76244e449f5485a5f9c35aad">m_sWriteFileName</a>, <span class="stringliteral">&quot;%s\\data_%.4d.bin&quot;</span>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ac537a2c990d8b2999c01a1c4a9c2b782">DirName</a>, n );</div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;    BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n\nФайл  %hs   &quot;</span>), fname );</div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;    <span class="comment">//printf( &quot;\n\nFile: %s  \n\n&quot;, fname );</span></div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;</div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;    </div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aafda2d0a7bf0ce237327a3e257588e19">handleFile</a>=CreateFileA(</div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;         <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a81ff468d76244e449f5485a5f9c35aad">m_sWriteFileName</a>,      <span class="comment">//__in      LPCTSTR lpFileName,</span></div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;         GENERIC_WRITE,     <span class="comment">//__in      DWORD dwDesiredAccess,</span></div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;         0,                 <span class="comment">//__in      DWORD dwShareMode,</span></div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;         NULL,              <span class="comment">//__in_opt  LPSECURITY_ATTRIBUTES lpSecurityAttributes,</span></div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;         CREATE_NEW,        <span class="comment">//__in      DWORD dwCreationDisposition,</span></div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;         FILE_FLAG_NO_BUFFERING,    <span class="comment">//__in      DWORD dwFlagsAndAttributes,</span></div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;         NULL                   <span class="comment">//__in_opt  HANDLE hTemplateFile</span></div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;    );</div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;    </div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a6444ce08f4b8556c13be71274afb5a49">FileBufferCurrent</a>=0;</div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;</div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;    <span class="keywordflow">if</span>( INVALID_HANDLE_VALUE==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aafda2d0a7bf0ce237327a3e257588e19">handleFile</a> )</div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;    {</div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;        BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n   Ошибка создания файла n\n\n&quot;) );
        FileWriteStatus=0;
        Stop();
    }
    else
        FileWriteStatus=1;


}

//! Окончание записи в файл
void TF_TestStrm::BufFileClose( void )
{
    if( 1==FileWriteStatus )
        CloseHandle( handleFile );

    FileWriteStatus=0;
    
}



//! Подготовка ПЛИС ЦОС
void TF_TestStrm::PrepareFDSP( void )
{
    BRDC_printf( _BRDC(&quot;\n   Подготовка ПЛИС ЦОС\n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
\n\n\n&quot;</span>) );</div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aea878ae5834515962368fd22f8c63800">FileWriteStatus</a>=0;</div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#acaf2c1f54ec3b8e973000d42ffe3d680">Stop</a>();</div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;    }</div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aea878ae5834515962368fd22f8c63800">FileWriteStatus</a>=1;</div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;</div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;</div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;}</div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;<span class="comment">//! Окончание записи в файл</span></div><div class="line"><a name="l03632"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a9ede9542ef5cf62b67c1d14026339587"> 3632</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a9ede9542ef5cf62b67c1d14026339587">TF_TestStrm::BufFileClose</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;{</div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;    <span class="keywordflow">if</span>( 1==<a class="code" href="../../d3/d65/class_t_f___test_strm.html#aea878ae5834515962368fd22f8c63800">FileWriteStatus</a> )</div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;        CloseHandle( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aafda2d0a7bf0ce237327a3e257588e19">handleFile</a> );</div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;</div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aea878ae5834515962368fd22f8c63800">FileWriteStatus</a>=0;</div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;    </div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;}</div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;</div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;</div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;<span class="comment">//! Подготовка ПЛИС ЦОС </span></div><div class="line"><a name="l03644"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a2affcd3822a6659ce5a1322d62e50697"> 3644</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a2affcd3822a6659ce5a1322d62e50697">TF_TestStrm::PrepareFDSP</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;{</div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;    BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n   Подготовка ПЛИС ЦОС n\n&quot;) );

    m_pFDSP = new TL_FDSP( 8, pBrd );

    if( m_sFdspPldBase )
        m_pFDSP-&gt;LoadPld( m_sFdspPldBase );

    m_pFDSP-&gt;SetRemoteEnable( m_isRemoteEnable );

    U32 ret, ii, jj, initDone=0;
    m_pFDSP-&gt;CheckStart();


    for( jj=0; ; jj++ )
    {

        m_pFDSP-&gt;ConnectInit();
        for( ii=0; ii&lt;100 ; ii++ )
        {
            U32 lc_status, rm_status;
            ret=m_pFDSP-&gt;ConnectCheck( 1, isSdramEnable );
            m_pFDSP-&gt;GetStatus( lc_status, rm_status );
            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
            reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
            reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
            reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
            reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
            reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

             //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

            //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
            BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );

            if( 1==ret )
            {
                initDone=1;
                break;
            }

            Sleep( 100 );


        }

        if( initDone )
            break;
        BRDC_printf( _BRDC(&quot;\n Connect restart \n&quot;) );
    }

    for( ; ; )
    {

        U32 lc_status, rm_status;
        m_pFDSP-&gt;GetStatus( lc_status, rm_status );
        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;
        reg2D0 = pBrd-&gt;RegPeekInd( 8, 0x2D0 );
        reg2D1 = pBrd-&gt;RegPeekInd( 8, 0x2D1 );
        reg2D2 = pBrd-&gt;RegPeekInd( 8, 0x2D2 );
        reg2D3 = pBrd-&gt;RegPeekInd( 8, 0x2D3 );
        reg2D4 = pBrd-&gt;RegPeekInd( 8, 0x2D4 );

        //pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );

        //BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );
        BRDC_printf( _BRDC(&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;), ii, ret, lc_status, rm_status,
            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );
        if( kbhit() )
        {

            getch();
            break;
        }
    }

    
    m_pFDSP-&gt;SetPrsMode( isAdmCh0Prs, isAdmCh1Prs, isFdspCh0Prs, isFdspCh1Prs );
    
    BRDC_printf( _BRDC(&quot;\n\n   Связь установлена\n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
\n\n&quot;</span>) );</div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;</div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae0f2014830ceb56aaa69b1ef4802865f">m_pFDSP</a> = <span class="keyword">new</span> TL_FDSP( 8, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a> );</div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;</div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afc5d927854cb072bf2c1bd77af9d3475">m_sFdspPldBase</a> )</div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae0f2014830ceb56aaa69b1ef4802865f">m_pFDSP</a>-&gt;LoadPld( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afc5d927854cb072bf2c1bd77af9d3475">m_sFdspPldBase</a> );</div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;</div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae0f2014830ceb56aaa69b1ef4802865f">m_pFDSP</a>-&gt;SetRemoteEnable( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a57583001d2bd1b5feb236cc774a459f2">m_isRemoteEnable</a> );</div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;</div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;    U32 ret, ii, jj, initDone=0;</div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae0f2014830ceb56aaa69b1ef4802865f">m_pFDSP</a>-&gt;CheckStart();</div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;</div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;</div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;    <span class="keywordflow">for</span>( jj=0; ; jj++ )</div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;    {</div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;</div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae0f2014830ceb56aaa69b1ef4802865f">m_pFDSP</a>-&gt;ConnectInit();</div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;        <span class="keywordflow">for</span>( ii=0; ii&lt;100 ; ii++ )</div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;        {</div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;            U32 <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1e2b95a7f664e6caf127a4f1a7d5f91e">lc_status</a>, rm_status;</div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;            ret=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae0f2014830ceb56aaa69b1ef4802865f">m_pFDSP</a>-&gt;ConnectCheck( 1, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afb7e6492e4f790e27ef9b8c655a176cb">isSdramEnable</a> );</div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;            <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae0f2014830ceb56aaa69b1ef4802865f">m_pFDSP</a>-&gt;GetStatus( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1e2b95a7f664e6caf127a4f1a7d5f91e">lc_status</a>, rm_status );</div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;            U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;</div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;            reg2D0 = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( 8, 0x2D0 );</div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;            reg2D1 = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( 8, 0x2D1 );</div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;            reg2D2 = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( 8, 0x2D2 );</div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;            reg2D3 = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( 8, 0x2D3 );</div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;            reg2D4 = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( 8, 0x2D4 );</div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;</div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;             <span class="comment">//pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );</span></div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;</div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;            <span class="comment">//BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );</span></div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;            BRDC_printf( _BRDC(<span class="stringliteral">&quot;\r %4d  %d  %.2X %.2X  0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;</span>), ii, ret, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1e2b95a7f664e6caf127a4f1a7d5f91e">lc_status</a>, rm_status,</div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;                reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );</div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;</div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;            <span class="keywordflow">if</span>( 1==ret )</div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;            {</div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;                initDone=1;</div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;            }</div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;</div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;            Sleep( 100 );</div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;</div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;</div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;        }</div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;</div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;        <span class="keywordflow">if</span>( initDone )</div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;        BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n Connect restart \n&quot;</span>) );</div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;    }</div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;</div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;    <span class="keywordflow">for</span>( ; ; )</div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;    {</div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;</div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;        U32 <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1e2b95a7f664e6caf127a4f1a7d5f91e">lc_status</a>, rm_status;</div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae0f2014830ceb56aaa69b1ef4802865f">m_pFDSP</a>-&gt;GetStatus( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1e2b95a7f664e6caf127a4f1a7d5f91e">lc_status</a>, rm_status );</div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;        U32 reg2D0, reg2D1, reg2D2, reg2D3, reg2D4;</div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;        reg2D0 = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( 8, 0x2D0 );</div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;        reg2D1 = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( 8, 0x2D1 );</div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;        reg2D2 = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( 8, 0x2D2 );</div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;        reg2D3 = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( 8, 0x2D3 );</div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;        reg2D4 = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( 8, 0x2D4 );</div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;</div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;        <span class="comment">//pBrd-&gt;RegPokeInd( 8, 0x2D3, 0xA7 );</span></div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;</div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;        <span class="comment">//BRDC_printf( _BRDC(&quot;\r %4d  %d  %.2X %.2X&quot;), ii, ret, lc_status, rm_status );</span></div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;        BRDC_printf( _BRDC(<span class="stringliteral">&quot;\r %4d  %d # LC: %.2X   RM: %.2X  # 0x%.4X 0x%.4X 0x%.4X 0x%.4X 0x%.4X&quot;</span>), ii, ret, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a1e2b95a7f664e6caf127a4f1a7d5f91e">lc_status</a>, rm_status,</div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;            reg2D0, reg2D1, reg2D2, reg2D3, reg2D4 );</div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;        <span class="keywordflow">if</span>( kbhit() )</div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;        {</div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;</div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;            getch();</div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;        }</div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;    }</div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;</div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;    </div><div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae0f2014830ceb56aaa69b1ef4802865f">m_pFDSP</a>-&gt;SetPrsMode( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a0c1727074bef33bf3176ceb484e81179">isAdmCh0Prs</a>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a8100e0416b3a8ea04f5f55cadfea3059">isAdmCh1Prs</a>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae087ee4809a3e56b5224bb4ee4d3fc4c">isFdspCh0Prs</a>, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a175f7c3023f392589f5b8a4759e73718">isFdspCh1Prs</a> );</div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;    </div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;    BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n\n   Связь установлена n\n&quot;) );

    m_pFDSP-&gt;ShowInfo();
    m_pFDSP-&gt;ShowCalcInfo();


}

//! Получение одного слова из памяти результата
U32 TF_TestStrm::GetTestCurrentItem( U32 adr, U32 reg )
{
    U32 adr_r=adr+1;
    U32 d, dx, d0, d1, ii;
    for( ii=0; ii&lt;100; ii++ )
    {
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1 );
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        d=(d1&lt;&lt;16) | d0;
        pBrd-&gt;RegPokeInd( 8, adr, reg );
        d0=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        pBrd-&gt;RegPokeInd( 8, adr, reg+1);
        d1=pBrd-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;
        dx=(d1&lt;&lt;16) | d0;
        if( d==dx )
            break;
    }
    return dx;

}

//! Текущие результаты тестирования SDRAM
void TF_TestStrm::GetTestCurrent( ParamExchange *p, U32 adr )
{

    p-&gt;BlockRd=GetTestCurrentItem( adr, 0x4000 );
    p-&gt;BlockOk=GetTestCurrentItem( adr, 0x4002 );
    p-&gt;BlockError=GetTestCurrentItem( adr, 0x4004 );
    p-&gt;BlockWr=GetTestCurrentItem( adr, 0x4006 );

}


//! Запуск теста SDRAM
void TF_TestStrm::Sdram0Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3C6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 0 );
        pBrd-&gt;RegPokeInd( 8, 0x3C7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3C4, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта
        pBrd-&gt;RegPokeInd( 8, 0x3C5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3C0, 0x30 );

}

//! Запуск теста SDRAM
void TF_TestStrm::Sdram1Start( void )
{

        pBrd-&gt;RegPokeInd( 8, 0x3D6, 0 );
        U32 size = m_pFDSP-&gt;GetSodimmSize( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D7, size ); 
        //pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта


        pBrd-&gt;RegPokeInd( 8, 0x3D4, 0 );    
        pBrd-&gt;RegPokeInd( 8, 0x3D5, 0 );    // 1 - 1 Гбайт, 2 - 2 Гбайта

        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x01 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x00 );
        Sleep( 1 );
        pBrd-&gt;RegPokeInd( 8, 0x3D0, 0x30 );

}


//! Получение результатов теста
void TF_TestStrm::GetTestResult( U32 adr )
{
        BRDC_printf( _BRDC(&quot;\nСписок ошибок 0: \n&quot;) );
        GetTestResultChn( adr, 0 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 1: \n&quot;) );
        GetTestResultChn( adr, 1 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 2: \n&quot;) );
        GetTestResultChn( adr, 2 );

        BRDC_printf( _BRDC(&quot;\nСписок ошибок 3: \n&quot;) );
        GetTestResultChn( adr, 3 );
}

//! Получение результатов теста
void TF_TestStrm::GetTestResultChn( U32 adr, U32 chn )
{
    U32 base=chn*0x1000;
    U32 total_err;
    total_err=GetTestCurrentItem( adr, base+0x100 );
    U32 cnt=total_err;
    if( cnt&gt;16 )
        cnt=16;

    U32 ii;
    U32 word;
    for( ii=0; ii&lt;cnt; ii++ )
    {
        word=base+ii*0x10;
        unsigned __int64 data_rd, data_expect, tmp;
        U32 index, block;
        data_rd = GetTestCurrentItem( adr, word+0 );
        tmp =GetTestCurrentItem( adr, word+2 );
        data_rd |= tmp &lt;&lt; 32;

        data_expect = GetTestCurrentItem( adr, word+4 );
        tmp =GetTestCurrentItem( adr, word+6 );
        data_expect |= tmp &lt;&lt; 32;

        index = GetTestCurrentItem( adr, word+8 ) &amp; 0xFFFF;

        block = GetTestCurrentItem( adr, word+9 );

        tmp = data_expect ^ data_rd;
        printf( &quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;,
            ii, block, index, data_expect, data_rd, tmp );
    }



}


//! Подготовка FM214x250M
void TF_TestStrm::PrepareAdc( char* fname )
{
    U32 atr;

   BRDC_printf( _BRDC(&quot;\nФайл инициализации АЦП: &quot;) );
   printf( &quot;%s \n&quot;, fname );
   char srvName[210];
   char srvName1[210];
   
   srvName[0]=0;

    {
      // Определение имени службы АЦП
      FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
\n\n&quot;</span>) );</div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;</div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae0f2014830ceb56aaa69b1ef4802865f">m_pFDSP</a>-&gt;ShowInfo();</div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae0f2014830ceb56aaa69b1ef4802865f">m_pFDSP</a>-&gt;ShowCalcInfo();</div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;</div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;</div><div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;}</div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="comment">//! Получение одного слова из памяти результата</span></div><div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#abd5ef4b1fa12ac6edd454f8a30c801a1"> 3734</a></span>&#160;<span class="comment"></span>U32 <a class="code" href="../../d3/d65/class_t_f___test_strm.html#abd5ef4b1fa12ac6edd454f8a30c801a1">TF_TestStrm::GetTestCurrentItem</a>( U32 adr, U32 reg )</div><div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;{</div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;    U32 adr_r=adr+1;</div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;    U32 d, dx, d0, d1, ii;</div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;    <span class="keywordflow">for</span>( ii=0; ii&lt;100; ii++ )</div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;    {</div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 8, adr, reg );</div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;        d0=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;</div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 8, adr, reg+1 );</div><div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;        d1=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;</div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;        d=(d1&lt;&lt;16) | d0;</div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 8, adr, reg );</div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;        d0=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;</div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 8, adr, reg+1);</div><div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;        d1=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPeekInd( 8, adr_r ) &amp; 0xFFFF;;</div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;        dx=(d1&lt;&lt;16) | d0;</div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;        <span class="keywordflow">if</span>( d==dx )</div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;    }</div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;    <span class="keywordflow">return</span> dx;</div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;</div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;}</div><div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;<span class="comment">//! Текущие результаты тестирования SDRAM</span></div><div class="line"><a name="l03758"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a94749774832e6d6fe3528627771f7782"> 3758</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a94749774832e6d6fe3528627771f7782">TF_TestStrm::GetTestCurrent</a>( <a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html">ParamExchange</a> *p, U32 adr )</div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;{</div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;</div><div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;    p-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a70c2172dcad6f4fd04895a8e89f6f09f">BlockRd</a>=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#abd5ef4b1fa12ac6edd454f8a30c801a1">GetTestCurrentItem</a>( adr, 0x4000 );</div><div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;    p-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#ae84f13254bf7be80f31adca248cb7717">BlockOk</a>=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#abd5ef4b1fa12ac6edd454f8a30c801a1">GetTestCurrentItem</a>( adr, 0x4002 );</div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;    p-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a23c8bf960d20599d1a98b473a90de309">BlockError</a>=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#abd5ef4b1fa12ac6edd454f8a30c801a1">GetTestCurrentItem</a>( adr, 0x4004 );</div><div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;    p-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#ab7c12b6f9f68aeb8cc755cb7f9e388b2">BlockWr</a>=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#abd5ef4b1fa12ac6edd454f8a30c801a1">GetTestCurrentItem</a>( adr, 0x4006 );</div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;</div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;}</div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;</div><div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;<span class="comment">//! Запуск теста SDRAM</span></div><div class="line"><a name="l03770"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#abd66e1367914c7e60b78ac821c16944d"> 3770</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#abd66e1367914c7e60b78ac821c16944d">TF_TestStrm::Sdram0Start</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;{</div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;</div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 8, 0x3C6, 0 );</div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;        U32 size = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae0f2014830ceb56aaa69b1ef4802865f">m_pFDSP</a>-&gt;GetSodimmSize( 0 );</div><div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 8, 0x3C7, size ); </div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;        <span class="comment">//pBrd-&gt;RegPokeInd( 8, 0x3C7, 4 );  // 1 - 1 Гбайт, 2 - 2 Гбайта</span></div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;</div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 8, 0x3C4, 0 );    <span class="comment">// 1 - 1 Гбайт, 2 - 2 Гбайта</span></div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 8, 0x3C5, 0 );    <span class="comment">// 1 - 1 Гбайт, 2 - 2 Гбайта</span></div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;</div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;</div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 8, 0x3C0, 0x01 );</div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;        Sleep( 1 );</div><div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 8, 0x3C0, 0x00 );</div><div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;        Sleep( 1 );</div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 8, 0x3C0, 0x01 );</div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;        Sleep( 1 );</div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 8, 0x3C0, 0x00 );</div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;        Sleep( 1 );</div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 8, 0x3C0, 0x30 );</div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;</div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;}</div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;<span class="comment">//! Запуск теста SDRAM</span></div><div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a5e87d71594291a6c3cd3faeb39d2bbec"> 3795</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a5e87d71594291a6c3cd3faeb39d2bbec">TF_TestStrm::Sdram1Start</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;{</div><div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;</div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 8, 0x3D6, 0 );</div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;        U32 size = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ae0f2014830ceb56aaa69b1ef4802865f">m_pFDSP</a>-&gt;GetSodimmSize( 1 );</div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 8, 0x3D7, size ); </div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;        <span class="comment">//pBrd-&gt;RegPokeInd( 8, 0x3D7, 1 );  // 1 - 1 Гбайт, 2 - 2 Гбайта</span></div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;</div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;</div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 8, 0x3D4, 0 );    </div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 8, 0x3D5, 0 );    <span class="comment">// 1 - 1 Гбайт, 2 - 2 Гбайта</span></div><div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;</div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 8, 0x3D0, 0x01 );</div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;        Sleep( 1 );</div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 8, 0x3D0, 0x00 );</div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;        Sleep( 1 );</div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 8, 0x3D0, 0x01 );</div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;        Sleep( 1 );</div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 8, 0x3D0, 0x00 );</div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;        Sleep( 1 );</div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 8, 0x3D0, 0x30 );</div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;</div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;}</div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;</div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;<span class="comment">//! Получение результатов теста </span></div><div class="line"><a name="l03821"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#ab0500512e497ee0b20ba4ca985cbc288"> 3821</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab0500512e497ee0b20ba4ca985cbc288">TF_TestStrm::GetTestResult</a>( U32 adr )</div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;{</div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;        BRDC_printf( _BRDC(<span class="stringliteral">&quot;\nСписок ошибок 0: \n&quot;</span>) );</div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afc96282d116e6997b5f4cab275689fd9">GetTestResultChn</a>( adr, 0 );</div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;</div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;        BRDC_printf( _BRDC(<span class="stringliteral">&quot;\nСписок ошибок 1: \n&quot;</span>) );</div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afc96282d116e6997b5f4cab275689fd9">GetTestResultChn</a>( adr, 1 );</div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;</div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;        BRDC_printf( _BRDC(<span class="stringliteral">&quot;\nСписок ошибок 2: \n&quot;</span>) );</div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afc96282d116e6997b5f4cab275689fd9">GetTestResultChn</a>( adr, 2 );</div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;</div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;        BRDC_printf( _BRDC(<span class="stringliteral">&quot;\nСписок ошибок 3: \n&quot;</span>) );</div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afc96282d116e6997b5f4cab275689fd9">GetTestResultChn</a>( adr, 3 );</div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;}</div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;<span class="comment">//! Получение результатов теста lt</span></div><div class="line"><a name="l03837"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#afc96282d116e6997b5f4cab275689fd9"> 3837</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afc96282d116e6997b5f4cab275689fd9">TF_TestStrm::GetTestResultChn</a>( U32 adr, U32 chn )</div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;{</div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;    U32 base=chn*0x1000;</div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;    U32 total_err;</div><div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;    total_err=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#abd5ef4b1fa12ac6edd454f8a30c801a1">GetTestCurrentItem</a>( adr, base+0x100 );</div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;    U32 cnt=total_err;</div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;    <span class="keywordflow">if</span>( cnt&gt;16 )</div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;        cnt=16;</div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;</div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;    U32 ii;</div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;    U32 word;</div><div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;    <span class="keywordflow">for</span>( ii=0; ii&lt;cnt; ii++ )</div><div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;    {</div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;        word=base+ii*0x10;</div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;        <span class="keywordtype">unsigned</span> __int64 data_rd, data_expect, tmp;</div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;        U32 index, block;</div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;        data_rd = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#abd5ef4b1fa12ac6edd454f8a30c801a1">GetTestCurrentItem</a>( adr, word+0 );</div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;        tmp =<a class="code" href="../../d3/d65/class_t_f___test_strm.html#abd5ef4b1fa12ac6edd454f8a30c801a1">GetTestCurrentItem</a>( adr, word+2 );</div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;        data_rd |= tmp &lt;&lt; 32;</div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;</div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;        data_expect = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#abd5ef4b1fa12ac6edd454f8a30c801a1">GetTestCurrentItem</a>( adr, word+4 );</div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;        tmp =<a class="code" href="../../d3/d65/class_t_f___test_strm.html#abd5ef4b1fa12ac6edd454f8a30c801a1">GetTestCurrentItem</a>( adr, word+6 );</div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;        data_expect |= tmp &lt;&lt; 32;</div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;</div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;        index = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#abd5ef4b1fa12ac6edd454f8a30c801a1">GetTestCurrentItem</a>( adr, word+8 ) &amp; 0xFFFF;</div><div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;</div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;        block = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#abd5ef4b1fa12ac6edd454f8a30c801a1">GetTestCurrentItem</a>( adr, word+9 );</div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;</div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;        tmp = data_expect ^ data_rd;</div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;        printf( <span class="stringliteral">&quot;ERROR: %4d  block: %-4d  index: %.8X  expect: %.16I64X  receive: %.16I64X xor: %.16I64X \r\n&quot;</span>,</div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;            ii, block, index, data_expect, data_rd, tmp );</div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;    }</div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;</div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;</div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;</div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;}</div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;</div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<span class="comment">//! Подготовка FM214x250M</span></div><div class="line"><a name="l03876"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#ac5c9af500e7a31d8e6ae489fc0a677c9"> 3876</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ac5c9af500e7a31d8e6ae489fc0a677c9">TF_TestStrm::PrepareAdc</a>( <span class="keywordtype">char</span>* fname )</div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;{</div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;    U32 atr;</div><div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;</div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;   BRDC_printf( _BRDC(<span class="stringliteral">&quot;\nФайл инициализации АЦП: &quot;</span>) );</div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;   printf( <span class="stringliteral">&quot;%s \n&quot;</span>, fname );</div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;   <span class="keywordtype">char</span> srvName[210];</div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;   <span class="keywordtype">char</span> srvName1[210];</div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;   </div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;   srvName[0]=0;</div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;</div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;    {</div><div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;      <span class="comment">// Определение имени службы АЦП       FILE *in = fopen( fname, &quot;rt&quot; );
      if( NULL==in )
      {
          throw( _BRDC(&quot;Ошибка при открытии файла") );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
</span></div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;      FILE *in = fopen( fname, <span class="stringliteral">&quot;rt&quot;</span> );</div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;      <span class="keywordflow">if</span>( NULL==in )</div><div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;      {</div><div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;          <span class="keywordflow">throw</span>( _BRDC(<span class="stringliteral">&quot;Ошибка при открытии файла ) );
      }
      char str[512];
      for( ; ; )
      {
          if( fgets( str, 200, in )==NULL )
              break;
          if( strncmp( &quot;AdcServiceName=&quot;, str, 15 )==0 )
          {
            sscanf( str+15, &quot;%s&quot;, srvName );
            break;
          }

      }
      sprintf( srvName1, &quot;%s0&quot;, srvName );

    }


#ifdef UNICODE
    
BRDCHAR _srvName[512];
BRDCHAR _srvName1[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName,            //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName,           //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            srvName1,           //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _srvName1,          //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    m_hAdc=pBrd-&gt;GetSrvHandle( _srvName1, &amp;atr );
#else
    m_hAdc=pBrd-&gt;GetSrvHandle( srvName1, &amp;atr );
#endif

    BRDC_printf( _BRDC(&quot;\n#####Служба АЦП: %s %.8X \n&quot;), srvName1, m_hAdc );

    //m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );

    if( !m_hAdc )
    {
       throw( _BRDC(&quot;Служба АЦП не найдена &quot;) );
    }

   BRDC_printf( _BRDC(&quot;\nСлужба АЦП: %.8X \n&quot;), m_hAdc );

   if( NULL==fname )
   {
       throw( _BRDC( &quot;Не задано имя файла инициализации АЦП &quot; ));
   }


   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );
   //AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );
   
   char fname1[512];
   sprintf( fname1, &quot;\\%s&quot;, fname );

#ifdef UNICODE
    
BRDCHAR _fname[512];

     MultiByteToWideChar(
            CP_ACP,         //    __in   UINT CodePage,
            MB_PRECOMPOSED, //    __in   DWORD dwFlags,
            fname1,         //    __in   LPCSTR lpMultiByteStr,
            -1,             //    __in   int cbMultiByte,
            _fname,         //   __out  LPWSTR lpWideCharStr,
            512             //  __in   int cchWideChar
    );

    AdcSettings( m_hAdc, 0, _srvName, _fname );
#else
    
    AdcSettings( m_hAdc, 0, srvName, fname1 );
   //AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );
#endif

   
}

void TF_TestStrm::RestartAdc( void )
{
    /*
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );
    pBrd-&gt;RegPokeInd( 4, 0, 2 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );
    pBrd-&gt;RegPokeInd( 4, 0, 0 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );
    */

    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2012 );
    Sleep( 100 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 4, 0, 0x2010 );

    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 100 );

    pBrd-&gt;StreamStart( rd0.Strm );
    Sleep( 100 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    //printf( &quot;\n\n\nPress key for adc start\n&quot; );
    //getch();
    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );

}

//! Перезапуск тетрады
void TF_TestStrm::RestartTrd( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}

//! Перезапуск тетрады ввода и памяти
void TF_TestStrm::RestartTrdAndSdram( void )
{
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2012 );
    pBrd-&gt;StreamStop( rd0.Strm );
    Sleep( 1 );

    rd0.BlockRd=0;
    cntRestart++;
    pBrd-&gt;RegPokeInd( 5, 0, 0x2010 );

    pBrd-&gt;StreamStart( rd0.Strm );
    pBrd-&gt;RegPokeInd( 5, 0, 0x2038 );
    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );
}


//! Расчёт скорости приёма
void TF_TestStrm::CalculateVelocity( ParamExchange* pr, U32 currentTime, U32 interval, U32 scale )
{

    U32 size_block = 1048576; // размер блока 1 Мбайт

    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
&quot;</span>) );</div><div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;      }</div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;      <span class="keywordtype">char</span> str[512];</div><div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;      <span class="keywordflow">for</span>( ; ; )</div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;      {</div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;          <span class="keywordflow">if</span>( fgets( str, 200, in )==NULL )</div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;              <span class="keywordflow">break</span>;</div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;          <span class="keywordflow">if</span>( strncmp( <span class="stringliteral">&quot;AdcServiceName=&quot;</span>, str, 15 )==0 )</div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;          {</div><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;            sscanf( str+15, <span class="stringliteral">&quot;%s&quot;</span>, srvName );</div><div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;          }</div><div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;</div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;      }</div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;      sprintf( srvName1, <span class="stringliteral">&quot;%s0&quot;</span>, srvName );</div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;</div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;    }</div><div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;</div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;</div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="preprocessor">#ifdef UNICODE</span></div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;    </div><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;BRDCHAR _srvName[512];</div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;BRDCHAR _srvName1[512];</div><div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;</div><div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;     MultiByteToWideChar(</div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;            CP_ACP,         <span class="comment">//    __in   UINT CodePage,</span></div><div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;            MB_PRECOMPOSED, <span class="comment">//    __in   DWORD dwFlags,</span></div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;            srvName,            <span class="comment">//    __in   LPCSTR lpMultiByteStr,</span></div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;            -1,             <span class="comment">//    __in   int cbMultiByte,</span></div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;            _srvName,           <span class="comment">//   __out  LPWSTR lpWideCharStr,</span></div><div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;            512             <span class="comment">//  __in   int cchWideChar</span></div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;    );</div><div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;</div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;     MultiByteToWideChar(</div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;            CP_ACP,         <span class="comment">//    __in   UINT CodePage,</span></div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;            MB_PRECOMPOSED, <span class="comment">//    __in   DWORD dwFlags,</span></div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;            srvName1,           <span class="comment">//    __in   LPCSTR lpMultiByteStr,</span></div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;            -1,             <span class="comment">//    __in   int cbMultiByte,</span></div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;            _srvName1,          <span class="comment">//   __out  LPWSTR lpWideCharStr,</span></div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;            512             <span class="comment">//  __in   int cchWideChar</span></div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;    );</div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;</div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a8a68685aca6c0c8c20c6eaf62e95cac6">m_hAdc</a>=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;GetSrvHandle( _srvName1, &amp;atr );</div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a8a68685aca6c0c8c20c6eaf62e95cac6">m_hAdc</a>=<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;GetSrvHandle( srvName1, &amp;atr );</div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;</div><div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;    BRDC_printf( _BRDC(<span class="stringliteral">&quot;\n#####Служба АЦП: %s %.8X \n&quot;</span>), srvName1, <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a8a68685aca6c0c8c20c6eaf62e95cac6">m_hAdc</a> );</div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;</div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;    <span class="comment">//m_hAdc=pBrd-&gt;GetSrvHandle( _BRDC(&quot;FM214X250M0&quot;), &amp;atr );</span></div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;</div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;    <span class="keywordflow">if</span>( !<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a8a68685aca6c0c8c20c6eaf62e95cac6">m_hAdc</a> )</div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;    {</div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;       <span class="keywordflow">throw</span>( _BRDC(<span class="stringliteral">&quot;Служба АЦП не найдена &quot;</span>) );</div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;    }</div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;</div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;   BRDC_printf( _BRDC(<span class="stringliteral">&quot;\nСлужба АЦП: %.8X \n&quot;</span>), <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a8a68685aca6c0c8c20c6eaf62e95cac6">m_hAdc</a> );</div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;</div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;   <span class="keywordflow">if</span>( NULL==fname )</div><div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;   {</div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;       <span class="keywordflow">throw</span>( _BRDC( <span class="stringliteral">&quot;Не задано имя файла инициализации АЦП &quot;</span> ));</div><div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;   }</div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;</div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;</div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;   <span class="comment">//AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), fname );</span></div><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;   <span class="comment">//AdcSettings( m_hAdc, 0, _BRDC(&quot;FM214X250M0&quot;), _BRDC(&quot;\\exam_adc.ini&quot;) );</span></div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;   </div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;   <span class="keywordtype">char</span> fname1[512];</div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;   sprintf( fname1, <span class="stringliteral">&quot;\\%s&quot;</span>, fname );</div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;</div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;<span class="preprocessor">#ifdef UNICODE</span></div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;    </div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;BRDCHAR _fname[512];</div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;</div><div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;     MultiByteToWideChar(</div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;            CP_ACP,         <span class="comment">//    __in   UINT CodePage,</span></div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;            MB_PRECOMPOSED, <span class="comment">//    __in   DWORD dwFlags,</span></div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;            fname1,         <span class="comment">//    __in   LPCSTR lpMultiByteStr,</span></div><div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;            -1,             <span class="comment">//    __in   int cbMultiByte,</span></div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;            _fname,         <span class="comment">//   __out  LPWSTR lpWideCharStr,</span></div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;            512             <span class="comment">//  __in   int cchWideChar</span></div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;    );</div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;</div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;    AdcSettings( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a8a68685aca6c0c8c20c6eaf62e95cac6">m_hAdc</a>, 0, _srvName, _fname );</div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;    </div><div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;    AdcSettings( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a8a68685aca6c0c8c20c6eaf62e95cac6">m_hAdc</a>, 0, srvName, fname1 );</div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;   <span class="comment">//AdcSettings( m_hAdc, 0, srvName, &quot;\\exam_adc.ini&quot; );</span></div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;</div><div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;   </div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;}</div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;</div><div class="line"><a name="l03985"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#a305b341288d1092e4b0fd63ebb7cadad"> 3985</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a305b341288d1092e4b0fd63ebb7cadad">TF_TestStrm::RestartAdc</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;{</div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;<span class="comment">    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );</span></div><div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="comment">    pBrd-&gt;RegPokeInd( 4, 0, 0 );</span></div><div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;<span class="comment">    Sleep( 100 );</span></div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;<span class="comment">    pBrd-&gt;RegPokeInd( rd0.trd, 0, 2 );</span></div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;<span class="comment">    pBrd-&gt;RegPokeInd( 4, 0, 2 );</span></div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;<span class="comment">    Sleep( 100 );</span></div><div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;<span class="comment">    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0 );</span></div><div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;<span class="comment">    pBrd-&gt;RegPokeInd( 4, 0, 0 );</span></div><div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="comment">    pBrd-&gt;StreamStop( rd0.Strm );</span></div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;<span class="comment">    Sleep( 100 );</span></div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="comment">    pBrd-&gt;StreamStart( rd0.Strm );</span></div><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;<span class="comment">    Sleep( 100 );</span></div><div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;<span class="comment">    rd0.BlockRd=0;</span></div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;<span class="comment">    cntRestart++;</span></div><div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;<span class="comment">    pBrd-&gt;RegPokeInd( rd0.trd, 0, 0x2038 );</span></div><div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;<span class="comment">    pBrd-&gt;RegPokeInd( 4, 0, 0x2038 );</span></div><div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;</div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 5, 0, 0x2010 );</div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 4, 0, 0x2010 );</div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;    Sleep( 100 );</div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 5, 0, 0x2012 );</div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 4, 0, 0x2012 );</div><div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;    Sleep( 100 );</div><div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 5, 0, 0x2010 );</div><div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 4, 0, 0x2010 );</div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;</div><div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;StreamStop( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a30c0e98eb7e0c3d4a9f4af22a2dc0630">Strm</a> );</div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;    Sleep( 100 );</div><div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;</div><div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;StreamStart( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a30c0e98eb7e0c3d4a9f4af22a2dc0630">Strm</a> );</div><div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;    Sleep( 100 );</div><div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;</div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a70c2172dcad6f4fd04895a8e89f6f09f">BlockRd</a>=0;</div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab3e66f818bb8319c134e0ad1ab228d6a">cntRestart</a>++;</div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 5, 0, 0x2038 );</div><div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;    <span class="comment">//printf( &quot;\n\n\nPress key for adc start\n&quot; );</span></div><div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;    <span class="comment">//getch();</span></div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 4, 0, 0x2038 );</div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;</div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;}</div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="comment">//! Перезапуск тетрады </span></div><div class="line"><a name="l04034"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#ac1bb26af6c69e71364b8224a7720bda9"> 4034</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ac1bb26af6c69e71364b8224a7720bda9">TF_TestStrm::RestartTrd</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;{</div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#ab369dd47a6649629925d44759de6a002">trd</a>, 0, 0x2010 );</div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;StreamStop( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a30c0e98eb7e0c3d4a9f4af22a2dc0630">Strm</a> );</div><div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;    Sleep( 1 );</div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;</div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a70c2172dcad6f4fd04895a8e89f6f09f">BlockRd</a>=0;</div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab3e66f818bb8319c134e0ad1ab228d6a">cntRestart</a>++;</div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;</div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;StreamStart( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a30c0e98eb7e0c3d4a9f4af22a2dc0630">Strm</a> );</div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#ab369dd47a6649629925d44759de6a002">trd</a>, 0, 0x2038 );</div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;}</div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="comment">//! Перезапуск тетрады ввода и памяти</span></div><div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#aee25279cc424c9de4afd66a9d09e2cd7"> 4048</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#aee25279cc424c9de4afd66a9d09e2cd7">TF_TestStrm::RestartTrdAndSdram</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;{</div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#ab369dd47a6649629925d44759de6a002">trd</a>, 0, 0x2010 );</div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 5, 0, 0x2010 );</div><div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 5, 0, 0x2012 );</div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;StreamStop( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a30c0e98eb7e0c3d4a9f4af22a2dc0630">Strm</a> );</div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;    Sleep( 1 );</div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;</div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a70c2172dcad6f4fd04895a8e89f6f09f">BlockRd</a>=0;</div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab3e66f818bb8319c134e0ad1ab228d6a">cntRestart</a>++;</div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 5, 0, 0x2010 );</div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;</div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;StreamStart( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a30c0e98eb7e0c3d4a9f4af22a2dc0630">Strm</a> );</div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( 5, 0, 0x2038 );</div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">pBrd</a>-&gt;RegPokeInd( <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">rd0</a>.<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#ab369dd47a6649629925d44759de6a002">trd</a>, 0, 0x2038 );</div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;}</div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;</div><div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;<span class="comment">//! Расчёт скорости приёма</span></div><div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#ac833566d0db64e1f488375092955c87b"> 4067</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ac833566d0db64e1f488375092955c87b">TF_TestStrm::CalculateVelocity</a>( <a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html">ParamExchange</a>* pr, U32 currentTime, U32 interval, U32 scale )</div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;{</div><div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;</div><div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;    U32 size_block = 1048576; <span class="comment">// размер блока 1 Мбайт 
    if( (currentTime - pr-&gt;time_last)&gt;interval )
    {
        float t1 = currentTime - pr-&gt;time_last;
        float t2 = currentTime - pr-&gt;time_start;
        float v = 1000.0*(pr-&gt;BlockRd-pr-&gt;BlockLast)*size_block/t1;
        v/=1024*1024;
        pr-&gt;VelocityCurrent=v*scale;

        v = 1000.0*(pr-&gt;BlockRd)*size_block/t2;
        v/=1024*1024;
        pr-&gt;VelocityAvarage=v*scale;
        pr-&gt;time_last = currentTime;
        pr-&gt;BlockLast = pr-&gt;BlockRd;
    
    }
}


void TF_TestStrm::PrepareSwitch( void )
{

    U32 val;
    U32 adr_dev = 0x48;
    for( int ii=0; ; ii++ )
    {
        //spd_read( 2, adr_dev, 0x80, val, 0 ); 
        spd_write( 2, adr_dev, 0x57, 5, 0 );
        printf( &quot;%5d val= 0x%.2X \n&quot;, ii, val );
        Sleep( 10 );
        break;
    }
    /*
    spd_write( 2, adr_dev, 0x50, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x51, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x52, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x53, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x54, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x55, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );

    spd_write( 2, adr_dev, 0x56, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );


    spd_write( 2, adr_dev, 0x57, 5, 0 );
    spd_write( 2, adr_dev, 0x41, 1, 0 );
    */

    spd_write( 2, adr_dev, 0x40, 0x50, 0 );
    spd_write( 2, adr_dev, 0x40, 0x51, 0 );
    spd_write( 2, adr_dev, 0x40, 0x52, 0 );
    spd_write( 2, adr_dev, 0x40, 0x53, 0 );
    spd_write( 2, adr_dev, 0x40, 0x54, 0 );
    spd_write( 2, adr_dev, 0x40, 0x55, 0 );
    spd_write( 2, adr_dev, 0x40, 0x56, 0 );
    spd_write( 2, adr_dev, 0x40, 0x57, 0 );

    for( int ii=0x50; ii&lt;0x5C; ii++ )
    {
        spd_read( 2, adr_dev, ii, val, 0 ); 
        printf( &quot; 0x%.2X: 0x%.2X\n&quot;, ii, val );
    }
    
}
</span></div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;</div><div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;    <span class="keywordflow">if</span>( (<a class="code" href="../../d3/d65/class_t_f___test_strm.html#a70eed7dd31f9321004828fe3b4f0332d">currentTime</a> - pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#aca6f7f4d9b8bd22231c4789482e3f72e">time_last</a>)&gt;interval )</div><div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;    {</div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;        <span class="keywordtype">float</span> t1 = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a70eed7dd31f9321004828fe3b4f0332d">currentTime</a> - pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#aca6f7f4d9b8bd22231c4789482e3f72e">time_last</a>;</div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;        <span class="keywordtype">float</span> t2 = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a70eed7dd31f9321004828fe3b4f0332d">currentTime</a> - pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a5eb91a75f83c7d3a099715499fc51612">time_start</a>;</div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;        <span class="keywordtype">float</span> v = 1000.0*(pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a70c2172dcad6f4fd04895a8e89f6f09f">BlockRd</a>-pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#afe6264021051396dd7b1c045cc4e117d">BlockLast</a>)*size_block/t1;</div><div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;        v/=1024*1024;</div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;        pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a96507757efb8860707eca169af95d7b3">VelocityCurrent</a>=v*scale;</div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;</div><div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;        v = 1000.0*(pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a70c2172dcad6f4fd04895a8e89f6f09f">BlockRd</a>)*size_block/t2;</div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;        v/=1024*1024;</div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;        pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a68e88abfc197af07d06a853174aa07e6">VelocityAvarage</a>=v*scale;</div><div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;        pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#aca6f7f4d9b8bd22231c4789482e3f72e">time_last</a> = <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a70eed7dd31f9321004828fe3b4f0332d">currentTime</a>;</div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;        pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#afe6264021051396dd7b1c045cc4e117d">BlockLast</a> = pr-&gt;<a class="code" href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a70c2172dcad6f4fd04895a8e89f6f09f">BlockRd</a>;</div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;    </div><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;    }</div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;}</div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;</div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;</div><div class="line"><a name="l04090"></a><span class="lineno"><a class="line" href="../../d3/d65/class_t_f___test_strm.html#ab3f2b4a7f6e7ba50b53260992aafc5c0"> 4090</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../d3/d65/class_t_f___test_strm.html#ab3f2b4a7f6e7ba50b53260992aafc5c0">TF_TestStrm::PrepareSwitch</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;{</div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;</div><div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;    U32 val;</div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;    U32 adr_dev = 0x48;</div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;    <span class="keywordflow">for</span>( <span class="keywordtype">int</span> ii=0; ; ii++ )</div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;    {</div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;        <span class="comment">//spd_read( 2, adr_dev, 0x80, val, 0 ); </span></div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afbb27e0c75b1157f9a710ecc217aa3c7">spd_write</a>( 2, adr_dev, 0x57, 5, 0 );</div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;        printf( <span class="stringliteral">&quot;%5d val= 0x%.2X \n&quot;</span>, ii, val );</div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;        Sleep( 10 );</div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;    }</div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;<span class="comment">    spd_write( 2, adr_dev, 0x50, 5, 0 );</span></div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;<span class="comment">    spd_write( 2, adr_dev, 0x41, 1, 0 );</span></div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;<span class="comment">    spd_write( 2, adr_dev, 0x51, 5, 0 );</span></div><div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;<span class="comment">    spd_write( 2, adr_dev, 0x41, 1, 0 );</span></div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;<span class="comment">    spd_write( 2, adr_dev, 0x52, 5, 0 );</span></div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;<span class="comment">    spd_write( 2, adr_dev, 0x41, 1, 0 );</span></div><div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;<span class="comment">    spd_write( 2, adr_dev, 0x53, 5, 0 );</span></div><div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<span class="comment">    spd_write( 2, adr_dev, 0x41, 1, 0 );</span></div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;<span class="comment">    spd_write( 2, adr_dev, 0x54, 5, 0 );</span></div><div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;<span class="comment">    spd_write( 2, adr_dev, 0x41, 1, 0 );</span></div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;<span class="comment">    spd_write( 2, adr_dev, 0x55, 5, 0 );</span></div><div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;<span class="comment">    spd_write( 2, adr_dev, 0x41, 1, 0 );</span></div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;<span class="comment">    spd_write( 2, adr_dev, 0x56, 5, 0 );</span></div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="comment">    spd_write( 2, adr_dev, 0x41, 1, 0 );</span></div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;<span class="comment">    spd_write( 2, adr_dev, 0x57, 5, 0 );</span></div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;<span class="comment">    spd_write( 2, adr_dev, 0x41, 1, 0 );</span></div><div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;</div><div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afbb27e0c75b1157f9a710ecc217aa3c7">spd_write</a>( 2, adr_dev, 0x40, 0x50, 0 );</div><div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afbb27e0c75b1157f9a710ecc217aa3c7">spd_write</a>( 2, adr_dev, 0x40, 0x51, 0 );</div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afbb27e0c75b1157f9a710ecc217aa3c7">spd_write</a>( 2, adr_dev, 0x40, 0x52, 0 );</div><div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afbb27e0c75b1157f9a710ecc217aa3c7">spd_write</a>( 2, adr_dev, 0x40, 0x53, 0 );</div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afbb27e0c75b1157f9a710ecc217aa3c7">spd_write</a>( 2, adr_dev, 0x40, 0x54, 0 );</div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afbb27e0c75b1157f9a710ecc217aa3c7">spd_write</a>( 2, adr_dev, 0x40, 0x55, 0 );</div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afbb27e0c75b1157f9a710ecc217aa3c7">spd_write</a>( 2, adr_dev, 0x40, 0x56, 0 );</div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;    <a class="code" href="../../d3/d65/class_t_f___test_strm.html#afbb27e0c75b1157f9a710ecc217aa3c7">spd_write</a>( 2, adr_dev, 0x40, 0x57, 0 );</div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;</div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;    <span class="keywordflow">for</span>( <span class="keywordtype">int</span> ii=0x50; ii&lt;0x5C; ii++ )</div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;    {</div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;        <a class="code" href="../../d3/d65/class_t_f___test_strm.html#a74d88f22c04f30f28c32c4b83ac13824">spd_read</a>( 2, adr_dev, ii, val, 0 ); </div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;        printf( <span class="stringliteral">&quot; 0x%.2X: 0x%.2X\n&quot;</span>, ii, val );</div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;    }</div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;    </div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;}</div><div class="ttc" id="class_t_f___test_strm_html_a2d9c8263e0dd9a246d0d42edcc19eabd"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a2d9c8263e0dd9a246d0d42edcc19eabd">TF_TestStrm::SdramTimeWr</a></div><div class="ttdeci">float SdramTimeWr</div><div class="ttdoc">Время заполнения активной зоны </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00169">TF_TestStrm.h:169</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_afc7122902c436427974d3a297973cf80"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#afc7122902c436427974d3a297973cf80">TF_TestStrm::isCheckSdramWrVelocity</a></div><div class="ttdeci">U32 isCheckSdramWrVelocity</div><div class="ttdoc">1 - измерение скорости записи в SDRAM </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00170">TF_TestStrm.h:170</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a33ce17eca34f469dcbfb22d50a9e0b52"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a33ce17eca34f469dcbfb22d50a9e0b52">TF_TestStrm::isSdram</a></div><div class="ttdeci">U32 isSdram</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00154">TF_TestStrm.h:154</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a863641e79c8da168d7aea400627e5ff7"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a863641e79c8da168d7aea400627e5ff7">TF_TestStrm::isAgreeMode</a></div><div class="ttdeci">U32 isAgreeMode</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00146">TF_TestStrm.h:146</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_a4ced88212f601a793bdd103edbef3239"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#a4ced88212f601a793bdd103edbef3239">g_AdcSrvName</a></div><div class="ttdeci">BRDCHAR g_AdcSrvName[256]</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00087">TF_TestStrm.cpp:87</a></div></div>
<div class="ttc" id="class_t_f___work_param_html_a0ddd7e23270195ded4326615176e2592"><div class="ttname"><a href="../../d8/d01/class_t_f___work_param.html#a0ddd7e23270195ded4326615176e2592">TF_WorkParam::ShowParam</a></div><div class="ttdeci">virtual void ShowParam(void)</div><div class="ttdoc">Отображение параметров </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/de1/_t_f___work_param_8cpp_source.html#l00286">TF_WorkParam.cpp:286</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a7b49d85195ae24da0e506acd3da44724"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a7b49d85195ae24da0e506acd3da44724">TF_TestStrm::ThreadFunc</a></div><div class="ttdeci">static UINT WINAPI ThreadFunc(LPVOID lpvThreadParm)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00724">TF_TestStrm.cpp:724</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a70f06ebdcb6b60a3a4f4d85dff9c9540"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a70f06ebdcb6b60a3a4f4d85dff9c9540">TF_TestStrm::maskChanIn</a></div><div class="ttdeci">U32 maskChanIn</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00253">TF_TestStrm.h:253</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a55cec8ae34f8503ae55db41f6ca73cd6"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a55cec8ae34f8503ae55db41f6ca73cd6">TF_TestStrm::SetLed</a></div><div class="ttdeci">void SetLed(U32 led)</div><div class="ttdoc">Установка состояние светодиодов </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l03529">TF_TestStrm.cpp:3529</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_ad25db0cd1710a25a2db0dd4f56e6db65"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#ad25db0cd1710a25a2db0dd4f56e6db65">REG_GEN_CNT1</a></div><div class="ttdeci">#define REG_GEN_CNT1</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l01891">TF_TestStrm.cpp:1891</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_aba8a3cbf4231c7116d16a7f08b67b908"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#aba8a3cbf4231c7116d16a7f08b67b908">TF_TestStrm::DataType</a></div><div class="ttdeci">U32 DataType</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00175">TF_TestStrm.h:175</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a374dd2b3c708f952f491ba4bd989ce48"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a374dd2b3c708f952f491ba4bd989ce48">TF_TestStrm::PrepareAdmReg</a></div><div class="ttdeci">void PrepareAdmReg(char *fname, int show)</div><div class="ttdoc">Запись регистров из файла </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l02868">TF_TestStrm.cpp:2868</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a1d0ffebbe7c6bd8989b135e78867d7ed"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a1d0ffebbe7c6bd8989b135e78867d7ed">TF_TestStrm::IsviStatus</a></div><div class="ttdeci">U32 IsviStatus</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00197">TF_TestStrm.h:197</a></div></div>
<div class="ttc" id="struct_t_f___test_strm_1_1_param_exchange_html_a5c25d5e488da8052e97414d9c12db148"><div class="ttname"><a href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a5c25d5e488da8052e97414d9c12db148">TF_TestStrm::ParamExchange::freeCycle</a></div><div class="ttdeci">U32 freeCycle</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00033">TF_TestStrm.h:33</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_a1f87e309c085aa9809c0f98a927ab172"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#a1f87e309c085aa9809c0f98a927ab172">TRDREG_STATUS</a></div><div class="ttdeci">#define TRDREG_STATUS</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00057">TF_TestStrm.cpp:57</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a10898a7937a84d3cb8922d2d892bf79c"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a10898a7937a84d3cb8922d2d892bf79c">TF_TestStrm::Cnt1</a></div><div class="ttdeci">U32 Cnt1</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00173">TF_TestStrm.h:173</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a0de18ea1c76f2668fe92654c817fbca3"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a0de18ea1c76f2668fe92654c817fbca3">TF_TestStrm::IsviStep</a></div><div class="ttdeci">void IsviStep(U32 *ptr)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l01742">TF_TestStrm.cpp:1742</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_a06233898d35d330e40668efd5f96a3b4"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#a06233898d35d330e40668efd5f96a3b4">g_DelayCnt</a></div><div class="ttdeci">U32 g_DelayCnt</div></div>
<div class="ttc" id="class_t_f___test_strm_html_ac5c9af500e7a31d8e6ae489fc0a677c9"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ac5c9af500e7a31d8e6ae489fc0a677c9">TF_TestStrm::PrepareAdc</a></div><div class="ttdeci">void PrepareAdc(char *fname)</div><div class="ttdoc">Подготовка субмодуля </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l03876">TF_TestStrm.cpp:3876</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a98438d32f231165db82be2462849e4cd"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a98438d32f231165db82be2462849e4cd">TF_TestStrm::ThreadFuncCheck1</a></div><div class="ttdeci">static UINT WINAPI ThreadFuncCheck1(LPVOID lpvThreadParm)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00756">TF_TestStrm.cpp:756</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_abe473879f6c2f576c9bb7f313f7ff817"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#abe473879f6c2f576c9bb7f313f7ff817">TF_TestStrm::ThreadIdCheck1</a></div><div class="ttdeci">UINT ThreadIdCheck1</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00061">TF_TestStrm.h:61</a></div></div>
<div class="ttc" id="_table_api_8h_html"><div class="ttname"><a href="../../d1/d1a/_table_api_8h.html">TableApi.h</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a2affcd3822a6659ce5a1322d62e50697"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a2affcd3822a6659ce5a1322d62e50697">TF_TestStrm::PrepareFDSP</a></div><div class="ttdeci">void PrepareFDSP(void)</div><div class="ttdoc">Подготовка ПЛИС ЦОС </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l03644">TF_TestStrm.cpp:3644</a></div></div>
<div class="ttc" id="struct_t_f___test_strm_1_1_param_exchange_html_a96c14327d6a707bab070f44b56c5535b"><div class="ttname"><a href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a96c14327d6a707bab070f44b56c5535b">TF_TestStrm::ParamExchange::DataType</a></div><div class="ttdeci">U32 DataType</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00023">TF_TestStrm.h:23</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a148321c1cd5c99d1b1b11d278332135c"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a148321c1cd5c99d1b1b11d278332135c">TF_TestStrm::BlockError</a></div><div class="ttdeci">U32 BlockError</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00135">TF_TestStrm.h:135</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a82d8593670af4faf47d129f3bb2dee98"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a82d8593670af4faf47d129f3bb2dee98">TF_TestStrm::TotalError</a></div><div class="ttdeci">U32 TotalError</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00136">TF_TestStrm.h:136</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_afc96282d116e6997b5f4cab275689fd9"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#afc96282d116e6997b5f4cab275689fd9">TF_TestStrm::GetTestResultChn</a></div><div class="ttdeci">void GetTestResultChn(U32 adr, U32 chn)</div><div class="ttdoc">Получение результатов теста </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l03837">TF_TestStrm.cpp:3837</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a5e87d71594291a6c3cd3faeb39d2bbec"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a5e87d71594291a6c3cd3faeb39d2bbec">TF_TestStrm::Sdram1Start</a></div><div class="ttdeci">void Sdram1Start(void)</div><div class="ttdoc">Запуск теста SDRAM. </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l03795">TF_TestStrm.cpp:3795</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a1ced5ff7e4b3527b5ee0a47b9d674ffb"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a1ced5ff7e4b3527b5ee0a47b9d674ffb">TF_TestStrm::maskLink</a></div><div class="ttdeci">U32 maskLink</div><div class="ttdoc">Выбранные каналы длы обмена </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00289">TF_TestStrm.h:289</a></div></div>
<div class="ttc" id="class_t_f___work_param_html_a8a2e57074bf50b48760705ddc89fb4d0"><div class="ttname"><a href="../../d8/d01/class_t_f___work_param.html#a8a2e57074bf50b48760705ddc89fb4d0">TF_WorkParam::log_out</a></div><div class="ttdeci">void log_out(char *fmt,...)</div><div class="ttdoc">Функция отображения параметров </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/de1/_t_f___work_param_8cpp_source.html#l00322">TF_WorkParam.cpp:322</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a641b761440f7d7ccfc2f6a6343afc73d"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a641b761440f7d7ccfc2f6a6343afc73d">TF_TestStrm::isFdspCh1FullSpeed</a></div><div class="ttdeci">U32 isFdspCh1FullSpeed</div><div class="ttdoc">1 -включение максимальной скорости для канала 1 </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00330">TF_TestStrm.h:330</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a4efc76ed7be7a3514f6e05c518c02348"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a4efc76ed7be7a3514f6e05c518c02348">TF_TestStrm::m_EventCheck2Start</a></div><div class="ttdeci">HANDLE m_EventCheck2Start</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00074">TF_TestStrm.h:74</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ab1ae2f1c839b00037656a3ea99bb7f69"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ab1ae2f1c839b00037656a3ea99bb7f69">TF_TestStrm::gen_read</a></div><div class="ttdeci">void gen_read(U32 adr_dev, U32 adr, U32 &amp;data)</div><div class="ttdoc">Чтение регистра генератора </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l03326">TF_TestStrm.cpp:3326</a></div></div>
<div class="ttc" id="_console_test_api_8h_html"><div class="ttname"><a href="../../de/dfb/_console_test_api_8h.html">ConsoleTestApi.h</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_aa7e3b339be477af8bfa8406cf8911825"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#aa7e3b339be477af8bfa8406cf8911825">TRDIND_TEST_SEQUENCE</a></div><div class="ttdeci">#define TRDIND_TEST_SEQUENCE</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00071">TF_TestStrm.cpp:71</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_abc2fb6ca42dd9d891bb4820a9ba1e2c3"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#abc2fb6ca42dd9d891bb4820a9ba1e2c3">TF_TestStrm::isSdram1Test</a></div><div class="ttdeci">U32 isSdram1Test</div><div class="ttdoc">Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00349">TF_TestStrm.h:349</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_abe6c13166936464c8d156904cd960fb1"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#abe6c13166936464c8d156904cd960fb1">TF_TestStrm::m_isSimulink</a></div><div class="ttdeci">U32 m_isSimulink</div><div class="ttdoc">1 - подключение к Simulink </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00530">TF_TestStrm.h:530</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_abd5ef4b1fa12ac6edd454f8a30c801a1"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#abd5ef4b1fa12ac6edd454f8a30c801a1">TF_TestStrm::GetTestCurrentItem</a></div><div class="ttdeci">U32 GetTestCurrentItem(U32 base_adr, U32 reg)</div><div class="ttdoc">Получение одного слова из памяти результата </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l03734">TF_TestStrm.cpp:3734</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_a5a26ffadde5f8486339b28b50dcfac21"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#a5a26ffadde5f8486339b28b50dcfac21">REG_GEN_SIZE</a></div><div class="ttdeci">#define REG_GEN_SIZE</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l01894">TF_TestStrm.cpp:1894</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a17d55ad83d1cc2af4d666f00660576ae"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a17d55ad83d1cc2af4d666f00660576ae">TF_TestStrm::SdramSource</a></div><div class="ttdeci">U32 SdramSource</div><div class="ttdoc">Источник данных для SDRAM: 0 - АЦП, 1 - FDSP. </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00160">TF_TestStrm.h:160</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_aac3ccaca40f875581bb60f29389c2058"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#aac3ccaca40f875581bb60f29389c2058">TF_TestStrm::PrepareFM401S</a></div><div class="ttdeci">void PrepareFM401S(void)</div><div class="ttdoc">Подготовка субмодуля FM401S. </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l03073">TF_TestStrm.cpp:3073</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a023f663b25242bb2a61bf03b9fc26cd3"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a023f663b25242bb2a61bf03b9fc26cd3">TF_TestStrm::SdramFullSpeed</a></div><div class="ttdeci">U32 SdramFullSpeed</div><div class="ttdoc">1 - включение работы на полной скорости, требует установки SdramTestSequence=0x100 </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00162">TF_TestStrm.h:162</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a06dd5e7ec26f67d28c78abee957b097e"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a06dd5e7ec26f67d28c78abee957b097e">TF_TestStrm::bufIsvi</a></div><div class="ttdeci">U32 * bufIsvi</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00193">TF_TestStrm.h:193</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a5cbc0010dd34c6a235643b3d9d24197b"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a5cbc0010dd34c6a235643b3d9d24197b">TF_TestStrm::TF_TestStrm</a></div><div class="ttdeci">TF_TestStrm(BRDCHAR *fname, CL_AMBPEX *fotr)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00096">TF_TestStrm.cpp:96</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a376e67486b0a4ca2629e4c002e53fcd4"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a376e67486b0a4ca2629e4c002e53fcd4">TF_TestStrm::SdramFifoOutRestart</a></div><div class="ttdeci">U32 SdramFifoOutRestart</div><div class="ttdoc">1 - перезапуск только выходного FIFO тетрады TRD_DDR3x </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00164">TF_TestStrm.h:164</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a0b5cf781dd8944591aa4ca0b2c3c1f9f"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a0b5cf781dd8944591aa4ca0b2c3c1f9f">TF_TestStrm::ThreadIdCheck3</a></div><div class="ttdeci">UINT ThreadIdCheck3</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00063">TF_TestStrm.h:63</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a43fe528ec9cd0a24ad0b24e0660aa5bf"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a43fe528ec9cd0a24ad0b24e0660aa5bf">TF_TestStrm::SizeBuferOfBytes</a></div><div class="ttdeci">U32 SizeBuferOfBytes</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00142">TF_TestStrm.h:142</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_ab76fb09b58f0005cc0fbfb9caf9d99bf"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#ab76fb09b58f0005cc0fbfb9caf9d99bf">g_Cycle</a></div><div class="ttdeci">ULONG g_Cycle</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00088">TF_TestStrm.cpp:88</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_afc802ef9646c8c68ca2bb6cb69907d67"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#afc802ef9646c8c68ca2bb6cb69907d67">TRDIND_MODE3</a></div><div class="ttdeci">#define TRDIND_MODE3</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00063">TF_TestStrm.cpp:63</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_aac74922e3ad777767fbb0e2353b71cc5"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#aac74922e3ad777767fbb0e2353b71cc5">TRDIND_MODE1</a></div><div class="ttdeci">#define TRDIND_MODE1</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00061">TF_TestStrm.cpp:61</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ab6698afcf926c2548f0ffd974976cd59"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ab6698afcf926c2548f0ffd974976cd59">TF_TestStrm::isCycle</a></div><div class="ttdeci">U32 isCycle</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00144">TF_TestStrm.h:144</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a262c9276a0f23f98fb425fe5978b8676"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a262c9276a0f23f98fb425fe5978b8676">TF_TestStrm::fnameDdcParam</a></div><div class="ttdeci">char * fnameDdcParam</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00183">TF_TestStrm.h:183</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_aea5c42028d90d490a4ab19badf75350e"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#aea5c42028d90d490a4ab19badf75350e">TF_TestStrm::isAdmCh1FullSpeed</a></div><div class="ttdeci">U32 isAdmCh1FullSpeed</div><div class="ttdoc">1 -включение максимальной скорости для канала 1 </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00316">TF_TestStrm.h:316</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_aafda2d0a7bf0ce237327a3e257588e19"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#aafda2d0a7bf0ce237327a3e257588e19">TF_TestStrm::handleFile</a></div><div class="ttdeci">HANDLE handleFile</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00446">TF_TestStrm.h:446</a></div></div>
<div class="ttc" id="struct_t_f___test_strm_1_1_param_exchange_html_a23c8bf960d20599d1a98b473a90de309"><div class="ttname"><a href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a23c8bf960d20599d1a98b473a90de309">TF_TestStrm::ParamExchange::BlockError</a></div><div class="ttdeci">U32 BlockError</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00021">TF_TestStrm.h:21</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a5bb109de46ff7ca0432c3d73015c47de"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a5bb109de46ff7ca0432c3d73015c47de">TF_TestStrm::hThreadCheck1</a></div><div class="ttdeci">HANDLE hThreadCheck1</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00068">TF_TestStrm.h:68</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a27d7b05aba6f9a15d54142d872d45003"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a27d7b05aba6f9a15d54142d872d45003">TF_TestStrm::~TF_TestStrm</a></div><div class="ttdeci">virtual ~TF_TestStrm()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00150">TF_TestStrm.cpp:150</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a22e4e3d521ecd4bb8bdece997e7e61c1"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a22e4e3d521ecd4bb8bdece997e7e61c1">TF_TestStrm::isAdmCh0Start</a></div><div class="ttdeci">U32 isAdmCh0Start</div><div class="ttdoc">1 - разрешение передачи через канал 0 ПЛИС ADM </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00301">TF_TestStrm.h:301</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a2d39be6572481057315358350e068b96"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a2d39be6572481057315358350e068b96">TF_TestStrm::ThreadFuncCheck0</a></div><div class="ttdeci">static UINT WINAPI ThreadFuncCheck0(LPVOID lpvThreadParm)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00746">TF_TestStrm.cpp:746</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_a7e0d874b5cb98f8bbd33c1f0fc402461"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#a7e0d874b5cb98f8bbd33c1f0fc402461">REG_GEN_CNT2</a></div><div class="ttdeci">#define REG_GEN_CNT2</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l01892">TF_TestStrm.cpp:1892</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a751ffc147dab4dd4eeda0a977647f874"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a751ffc147dab4dd4eeda0a977647f874">TF_TestStrm::pBrd</a></div><div class="ttdeci">CL_AMBPEX * pBrd</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00081">TF_TestStrm.h:81</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_add88c1cc4c7bfeffd1f54fafee33acea"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#add88c1cc4c7bfeffd1f54fafee33acea">g_hSRV</a></div><div class="ttdeci">BRD_Handle g_hSRV</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00080">TF_TestStrm.cpp:80</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ad429c47b0ad22a5a7ee550a0658a75df"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ad429c47b0ad22a5a7ee550a0658a75df">TF_TestStrm::DiskBufferCurrent</a></div><div class="ttdeci">U32 DiskBufferCurrent</div><div class="ttdoc">Номер текущего буфера записи </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00438">TF_TestStrm.h:438</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ae7783f04311390654e026cca410fed8c"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ae7783f04311390654e026cca410fed8c">TF_TestStrm::PrepareTestCtrl</a></div><div class="ttdeci">void PrepareTestCtrl(void)</div><div class="ttdoc">Подготовка TEST_CTRL. </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l01900">TF_TestStrm.cpp:1900</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a7358b051f038c8bf924d5827ec89ed22"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a7358b051f038c8bf924d5827ec89ed22">TF_TestStrm::Sdram0Adr</a></div><div class="ttdeci">U32 Sdram0Adr</div><div class="ttdoc">Начальный адрес для проверки памяти </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00346">TF_TestStrm.h:346</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a2d35a52537af601741ff4823e56e9eff"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a2d35a52537af601741ff4823e56e9eff">TF_TestStrm::Sdram1TestSize</a></div><div class="ttdeci">U32 Sdram1TestSize</div><div class="ttdoc">Размер блока для проверки памяти (один блок=16кбайт) </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00352">TF_TestStrm.h:352</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a305b341288d1092e4b0fd63ebb7cadad"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a305b341288d1092e4b0fd63ebb7cadad">TF_TestStrm::RestartAdc</a></div><div class="ttdeci">void RestartAdc(void)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l03985">TF_TestStrm.cpp:3985</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_a0ffbe61b86d1fa8e4ec44bbadcc8c9ef"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#a0ffbe61b86d1fa8e4ec44bbadcc8c9ef">TRDIND_SPD_DEVICE</a></div><div class="ttdeci">#define TRDIND_SPD_DEVICE</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00065">TF_TestStrm.cpp:65</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ad8825907d27c1ff75b1e01bf329eeea6"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ad8825907d27c1ff75b1e01bf329eeea6">TF_TestStrm::ThreadIdCheck0</a></div><div class="ttdeci">UINT ThreadIdCheck0</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00060">TF_TestStrm.h:60</a></div></div>
<div class="ttc" id="struct_t_f___test_strm_1_1_param_exchange_html_a96507757efb8860707eca169af95d7b3"><div class="ttname"><a href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a96507757efb8860707eca169af95d7b3">TF_TestStrm::ParamExchange::VelocityCurrent</a></div><div class="ttdeci">float VelocityCurrent</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00026">TF_TestStrm.h:26</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ae253820aa16d53fa9672c3d4ecfae543"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ae253820aa16d53fa9672c3d4ecfae543">TF_TestStrm::FM401S_SetTcaDirection</a></div><div class="ttdeci">void FM401S_SetTcaDirection(void)</div><div class="ttdoc">Установка направления на микросхеме TCA6424. </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l03034">TF_TestStrm.cpp:3034</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a336addead202ff6843f4d4695a66976e"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a336addead202ff6843f4d4695a66976e">TF_TestStrm::isFdspCh0FullSpeed</a></div><div class="ttdeci">U32 isFdspCh0FullSpeed</div><div class="ttdoc">1 -включение максимальной скорости для канала 0 </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00324">TF_TestStrm.h:324</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a446c65ad8fd578d9e422b46312887bdd"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a446c65ad8fd578d9e422b46312887bdd">TF_TestStrm::m_EventCheck2Result</a></div><div class="ttdeci">HANDLE m_EventCheck2Result</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00078">TF_TestStrm.h:78</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_adb931430561ceee30e21b09f9bbd83bf"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#adb931430561ceee30e21b09f9bbd83bf">TF_TestStrm::SdramAzSizeOfKb</a></div><div class="ttdeci">U32 SdramAzSizeOfKb</div><div class="ttdoc">Размер активной зоны в килобайтах </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00167">TF_TestStrm.h:167</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_afaf2a140872e0d0187746eccd76c6a59"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#afaf2a140872e0d0187746eccd76c6a59">TF_TestStrm::m_TimeBlockIndex</a></div><div class="ttdeci">U32 m_TimeBlockIndex</div><div class="ttdoc">Индекс заполнения m_TimeBlockReceive. </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00519">TF_TestStrm.h:519</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a968a1e2dac4347205447ea5efe71cdb0"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a968a1e2dac4347205447ea5efe71cdb0">TF_TestStrm::SizeStreamOfBytes</a></div><div class="ttdeci">U32 SizeStreamOfBytes</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00143">TF_TestStrm.h:143</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a5874bb333d05bfdcb36125344a0ac8a3"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a5874bb333d05bfdcb36125344a0ac8a3">TF_TestStrm::IsviHeaderStr</a></div><div class="ttdeci">char IsviHeaderStr[1024]</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00194">TF_TestStrm.h:194</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ae0f2014830ceb56aaa69b1ef4802865f"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ae0f2014830ceb56aaa69b1ef4802865f">TF_TestStrm::m_pFDSP</a></div><div class="ttdeci">TL_FDSP * m_pFDSP</div><div class="ttdoc">Доступ к ПЛИС ЦОС </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00500">TF_TestStrm.h:500</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ab0500512e497ee0b20ba4ca985cbc288"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ab0500512e497ee0b20ba4ca985cbc288">TF_TestStrm::GetTestResult</a></div><div class="ttdeci">void GetTestResult(U32 adr)</div><div class="ttdoc">Получение результатов теста </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l03821">TF_TestStrm.cpp:3821</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a8a68685aca6c0c8c20c6eaf62e95cac6"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a8a68685aca6c0c8c20c6eaf62e95cac6">TF_TestStrm::m_hAdc</a></div><div class="ttdeci">BRD_Handle m_hAdc</div><div class="ttdoc">дескриптор службы АЦП </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00494">TF_TestStrm.h:494</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a48e0c988dff9a01373f370e1fae9da27"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a48e0c988dff9a01373f370e1fae9da27">TF_TestStrm::DiskBufferMax</a></div><div class="ttdeci">U32 DiskBufferMax</div><div class="ttdoc">Общее число буферов записи </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00435">TF_TestStrm.h:435</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ab5fc3c04acf8fac3e37cb4fd1ac19bc5"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ab5fc3c04acf8fac3e37cb4fd1ac19bc5">TF_TestStrm::Sdram1Adr</a></div><div class="ttdeci">U32 Sdram1Adr</div><div class="ttdoc">Начальный адрес для проверки памяти </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00355">TF_TestStrm.h:355</a></div></div>
<div class="ttc" id="struct_t_f___test_strm_1_1_param_exchange_html_ae84f13254bf7be80f31adca248cb7717"><div class="ttname"><a href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#ae84f13254bf7be80f31adca248cb7717">TF_TestStrm::ParamExchange::BlockOk</a></div><div class="ttdeci">U32 BlockOk</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00020">TF_TestStrm.h:20</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_ad9720783e5ac75f0893bf4b2f4325f39"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#ad9720783e5ac75f0893bf4b2f4325f39">TRD_CTRL</a></div><div class="ttdeci">#define TRD_CTRL</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l01896">TF_TestStrm.cpp:1896</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_af870677aaad582d13edb8b04924fcd80"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#af870677aaad582d13edb8b04924fcd80">TF_TestStrm::PrepareGen</a></div><div class="ttdeci">void PrepareGen(void)</div><div class="ttdoc">Подготовка генератора </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l03159">TF_TestStrm.cpp:3159</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_a09fd7dccbfeeb54704f3de838241f1de"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#a09fd7dccbfeeb54704f3de838241f1de">TRDIND_LC_FLAG</a></div><div class="ttdeci">#define TRDIND_LC_FLAG</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00048">TF_TestStrm.cpp:48</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a0f8d1ceeed6a95d3d933c49a7e293ffb"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a0f8d1ceeed6a95d3d933c49a7e293ffb">TF_TestStrm::PrepareMain</a></div><div class="ttdeci">void PrepareMain(void)</div><div class="ttdoc">Подготовка MAIN. </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l01731">TF_TestStrm.cpp:1731</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_aec0ff582bfbe7e72ec3caadb569e8537"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#aec0ff582bfbe7e72ec3caadb569e8537">TF_TestStrm::fnameAdmReg</a></div><div class="ttdeci">char * fnameAdmReg</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00186">TF_TestStrm.h:186</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ac6642807663699049d4dbde69bbf357b"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ac6642807663699049d4dbde69bbf357b">TF_TestStrm::BlockMode</a></div><div class="ttdeci">U32 BlockMode</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00178">TF_TestStrm.h:178</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a507b9d077eda401a6060ef3f3337c866"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a507b9d077eda401a6060ef3f3337c866">TF_TestStrm::m_RowCompletion</a></div><div class="ttdeci">S32 m_RowCompletion</div><div class="ttdoc">Номер строки таблицы для теста CompletionTimeout. </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00130">TF_TestStrm.h:130</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_adb84f3e842db8fffe2f48118b7367b98"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#adb84f3e842db8fffe2f48118b7367b98">TF_TestStrm::isWriteFile</a></div><div class="ttdeci">U32 isWriteFile</div><div class="ttdoc">1 - запись в файл </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00441">TF_TestStrm.h:441</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ab7b931cc37f26c4997b848ac2089b1e4"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ab7b931cc37f26c4997b848ac2089b1e4">TF_TestStrm::gen_write</a></div><div class="ttdeci">void gen_write(U32 adr_dev, U32 adr, U32 data)</div><div class="ttdoc">Запись в регистр генератора </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l03351">TF_TestStrm.cpp:3351</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a89f6d4ede86a816500d63bee69fd6603"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a89f6d4ede86a816500d63bee69fd6603">TF_TestStrm::IsviHeaderMode</a></div><div class="ttdeci">U32 IsviHeaderMode</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00196">TF_TestStrm.h:196</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a377c52b7cf58d462dddec077e6005929"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a377c52b7cf58d462dddec077e6005929">TF_TestStrm::isFMC</a></div><div class="ttdeci">U32 isFMC</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00251">TF_TestStrm.h:251</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a89e09b1ace8e0dd5a200f455896a681c"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a89e09b1ace8e0dd5a200f455896a681c">TF_TestStrm::FileBufferMax</a></div><div class="ttdeci">U32 FileBufferMax</div><div class="ttdoc">Число буферов для записи в файл </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00429">TF_TestStrm.h:429</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a7005404c9bb0c1dd235ef12fc227933c"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a7005404c9bb0c1dd235ef12fc227933c">TF_TestStrm::ShowParam</a></div><div class="ttdeci">virtual void ShowParam(void)</div><div class="ttdoc">Отображение параметров </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00966">TF_TestStrm.cpp:966</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a6e6fa09a921113d5c9df0879708b1688"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a6e6fa09a921113d5c9df0879708b1688">TF_TestStrm::gen_enable</a></div><div class="ttdeci">void gen_enable(U32 adr_dev)</div><div class="ttdoc">Разрешение работы генератора </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l03299">TF_TestStrm.cpp:3299</a></div></div>
<div class="ttc" id="struct_t_f___test_strm_1_1_param_exchange_html_afe6264021051396dd7b1c045cc4e117d"><div class="ttname"><a href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#afe6264021051396dd7b1c045cc4e117d">TF_TestStrm::ParamExchange::BlockLast</a></div><div class="ttdeci">U32 BlockLast</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00032">TF_TestStrm.h:32</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ac9025928fb25758bc44c08481abe3e3d"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ac9025928fb25758bc44c08481abe3e3d">TF_TestStrm::BlockOk</a></div><div class="ttdeci">U32 BlockOk</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00134">TF_TestStrm.h:134</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_a0052272c270df5ea7ae384f267351416"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#a0052272c270df5ea7ae384f267351416">TRDIND_LINK_STATUS</a></div><div class="ttdeci">#define TRDIND_LINK_STATUS</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00052">TF_TestStrm.cpp:52</a></div></div>
<div class="ttc" id="class_t_f___work_param_html_a1309e4612f8c1d2f13cfe997a6d89b1d"><div class="ttname"><a href="../../d8/d01/class_t_f___work_param.html#a1309e4612f8c1d2f13cfe997a6d89b1d">TF_WorkParam::array_cfg</a></div><div class="ttdeci">STR_CFG array_cfg[500]</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d88/_t_f___work_param_8h_source.html#l00083">TF_WorkParam.h:83</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ae087ee4809a3e56b5224bb4ee4d3fc4c"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ae087ee4809a3e56b5224bb4ee4d3fc4c">TF_TestStrm::isFdspCh0Prs</a></div><div class="ttdeci">U32 isFdspCh0Prs</div><div class="ttdoc">1 - включение тестового режима для канала 0 </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00321">TF_TestStrm.h:321</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_a45cdde4e488ffaefd3c4905ecc51379a"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#a45cdde4e488ffaefd3c4905ecc51379a">TRDIND_CONTROL1</a></div><div class="ttdeci">#define TRDIND_CONTROL1</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00049">TF_TestStrm.cpp:49</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_af316055eeca6ed3be7e708e0683e112f"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#af316055eeca6ed3be7e708e0683e112f">TF_TestStrm::isMainTest</a></div><div class="ttdeci">U32 isMainTest</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00157">TF_TestStrm.h:157</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_adc07c9e408fd663701219d2d55287455"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#adc07c9e408fd663701219d2d55287455">TF_TestStrm::ThreadIdIsvi</a></div><div class="ttdeci">UINT ThreadIdIsvi</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00059">TF_TestStrm.h:59</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a1b27dbb5bcc18008ee1963cfa8a3ff68"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a1b27dbb5bcc18008ee1963cfa8a3ff68">TF_TestStrm::m_RowNumber</a></div><div class="ttdeci">S32 m_RowNumber</div><div class="ttdoc">Номер строки таблицы для вывода значений </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00122">TF_TestStrm.h:122</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a77c49002a3e3f8f5f3790da682aa4b57"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a77c49002a3e3f8f5f3790da682aa4b57">TF_TestStrm::ExecuteCheck0</a></div><div class="ttdeci">U32 ExecuteCheck0(void)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l01456">TF_TestStrm.cpp:1456</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_adcb7e573eb45592be798e5f23c385b81"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#adcb7e573eb45592be798e5f23c385b81">TF_TestStrm::IsviHeaderLen</a></div><div class="ttdeci">U32 IsviHeaderLen</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00195">TF_TestStrm.h:195</a></div></div>
<div class="ttc" id="_table_api_8cpp_html_af100e2b54d2deac98802a3f2bf3b53b8"><div class="ttname"><a href="../../d6/df8/_table_api_8cpp.html#af100e2b54d2deac98802a3f2bf3b53b8">SetValueTable</a></div><div class="ttdeci">S32 SetValueTable(U32 nRow, U32 nColumn, char *pVal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/df8/_table_api_8cpp_source.html#l00115">TableApi.cpp:115</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a2a57ee36f3ea3f62b58bb4f7f213b7b3"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a2a57ee36f3ea3f62b58bb4f7f213b7b3">TF_TestStrm::isAdcPrepare</a></div><div class="ttdeci">U32 isAdcPrepare</div><div class="ttdoc">1 - подготовка субмодуля АЦП </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00358">TF_TestStrm.h:358</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a57583001d2bd1b5feb236cc774a459f2"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a57583001d2bd1b5feb236cc774a459f2">TF_TestStrm::m_isRemoteEnable</a></div><div class="ttdeci">U32 m_isRemoteEnable</div><div class="ttdoc">1 - разрешение установки соединения с удалённой ПЛИС </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00376">TF_TestStrm.h:376</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_afc5d927854cb072bf2c1bd77af9d3475"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#afc5d927854cb072bf2c1bd77af9d3475">TF_TestStrm::m_sFdspPldBase</a></div><div class="ttdeci">char * m_sFdspPldBase</div><div class="ttdoc">Имя файла базовой прошивки ПЛИС ЦОС </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00506">TF_TestStrm.h:506</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_a626ab1c084370ab54d8eb4c23eecc9d0"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#a626ab1c084370ab54d8eb4c23eecc9d0">g_bBufSize</a></div><div class="ttdeci">unsigned __int64 g_bBufSize</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00090">TF_TestStrm.cpp:90</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ad26f270d36ea06ae5b54f9925281b094"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ad26f270d36ea06ae5b54f9925281b094">TF_TestStrm::isFifoRdy</a></div><div class="ttdeci">U32 isFifoRdy</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00172">TF_TestStrm.h:172</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ac92a0f2d7f9eda731a928d1cd040a0ab"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ac92a0f2d7f9eda731a928d1cd040a0ab">TF_TestStrm::PrepareSDRAM</a></div><div class="ttdeci">void PrepareSDRAM(void)</div><div class="ttdoc">Подготовка SDRAM. </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l01986">TF_TestStrm.cpp:1986</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_aa03c7ca367e0fc08de6201dae0a67c34"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#aa03c7ca367e0fc08de6201dae0a67c34">TF_TestStrm::m_EventCheck1Result</a></div><div class="ttdeci">HANDLE m_EventCheck1Result</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00077">TF_TestStrm.h:77</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a78fb55a5c61ec84d8e6c01334e6193be"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a78fb55a5c61ec84d8e6c01334e6193be">TF_TestStrm::Prepare</a></div><div class="ttdeci">virtual void Prepare(void)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00168">TF_TestStrm.cpp:168</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_a09b1d313d66fd58de5f479c6514b6d4a"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#a09b1d313d66fd58de5f479c6514b6d4a">TRDIND_CHAN_OUT</a></div><div class="ttdeci">#define TRDIND_CHAN_OUT</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00047">TF_TestStrm.cpp:47</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ac41e453952ae5e9a9390e55fb9f6598d"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ac41e453952ae5e9a9390e55fb9f6598d">TF_TestStrm::ReceiveData</a></div><div class="ttdeci">void ReceiveData(ParamExchange *pr)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l01263">TF_TestStrm.cpp:1263</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a54479e418e556710ddd6314ad4e71d12"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a54479e418e556710ddd6314ad4e71d12">TF_TestStrm::SetDefault</a></div><div class="ttdeci">virtual void SetDefault(void)</div><div class="ttdoc">Установка параметров по умолчанию </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00788">TF_TestStrm.cpp:788</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a99406b08dae6dcbef87fcdeb2ee7a747"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a99406b08dae6dcbef87fcdeb2ee7a747">TF_TestStrm::isAdmCh0FullSpeed</a></div><div class="ttdeci">U32 isAdmCh0FullSpeed</div><div class="ttdoc">1 -включение максимальной скорости для канала 0 </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00307">TF_TestStrm.h:307</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ac534bd83a0ecb9111600377458039b59"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ac534bd83a0ecb9111600377458039b59">TF_TestStrm::isAdmCh1Start</a></div><div class="ttdeci">U32 isAdmCh1Start</div><div class="ttdoc">1 - разрешение передачи через канал 1 ПЛИС ADM </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00310">TF_TestStrm.h:310</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a33aad69cfe8ec4ddab1ee14346d8e6bd"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a33aad69cfe8ec4ddab1ee14346d8e6bd">TF_TestStrm::isAdmReg</a></div><div class="ttdeci">U32 isAdmReg</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00187">TF_TestStrm.h:187</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ab3e66f818bb8319c134e0ad1ab228d6a"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ab3e66f818bb8319c134e0ad1ab228d6a">TF_TestStrm::cntRestart</a></div><div class="ttdeci">U32 cntRestart</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00150">TF_TestStrm.h:150</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_ad13a2a19f5d857c3e73b5a6881aa1fae"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#ad13a2a19f5d857c3e73b5a6881aa1fae">TRDIND_CHAN_IN</a></div><div class="ttdeci">#define TRDIND_CHAN_IN</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00046">TF_TestStrm.cpp:46</a></div></div>
<div class="ttc" id="class_t_f___work_param_html_a95d6721072cc7ef583bb235fb9e4ed28"><div class="ttname"><a href="../../d8/d01/class_t_f___work_param.html#a95d6721072cc7ef583bb235fb9e4ed28">TF_WorkParam::max_item</a></div><div class="ttdeci">U32 max_item</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d88/_t_f___work_param_8h_source.html#l00084">TF_WorkParam.h:84</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a2de1785b034c3be549576b378e29779b"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a2de1785b034c3be549576b378e29779b">TF_TestStrm::SdramFifoMode</a></div><div class="ttdeci">U32 SdramFifoMode</div><div class="ttdoc">1 - режим FIFO </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00163">TF_TestStrm.h:163</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_a51a24903ecb9686526e307896c115eea"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#a51a24903ecb9686526e307896c115eea">REG_GEN_CTRL</a></div><div class="ttdeci">#define REG_GEN_CTRL</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l01893">TF_TestStrm.cpp:1893</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ade58fa1ccd1a4d6eeeb7f55b271bb24a"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ade58fa1ccd1a4d6eeeb7f55b271bb24a">TF_TestStrm::m_EventCheck0Result</a></div><div class="ttdeci">HANDLE m_EventCheck0Result</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00076">TF_TestStrm.h:76</a></div></div>
<div class="ttc" id="stdafx_8h_html"><div class="ttname"><a href="../../db/d06/stdafx_8h.html">stdafx.h</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a53c8a33c87ef2a6f87d809d56cbe74b7"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a53c8a33c87ef2a6f87d809d56cbe74b7">TF_TestStrm::m_RowNumberMgt</a></div><div class="ttdeci">S32 m_RowNumberMgt</div><div class="ttdoc">Номер строки таблицы для теста MGT. </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00129">TF_TestStrm.h:129</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a89132a30ecb8b3674bf150db78ded023"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a89132a30ecb8b3674bf150db78ded023">TF_TestStrm::GetResult</a></div><div class="ttdeci">virtual void GetResult(void)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00558">TF_TestStrm.cpp:558</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_af277ac803e777a32a4448c3b8b6a6cce"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#af277ac803e777a32a4448c3b8b6a6cce">TF_TestStrm::WaitConnectionStart</a></div><div class="ttdeci">void WaitConnectionStart(void)</div><div class="ttdoc">Выбранные каналы для передачи </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l03377">TF_TestStrm.cpp:3377</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_acaf2c1f54ec3b8e973000d42ffe3d680"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#acaf2c1f54ec3b8e973000d42ffe3d680">TF_TestStrm::Stop</a></div><div class="ttdeci">virtual void Stop(void)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00283">TF_TestStrm.cpp:283</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_a14e201d87eea1ffa03f2a44a87b49ffe"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#a14e201d87eea1ffa03f2a44a87b49ffe">TRDIND_SPD_CTRL</a></div><div class="ttdeci">#define TRDIND_SPD_CTRL</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00066">TF_TestStrm.cpp:66</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a717fdf06640d067957959ff5f2f1a9ae"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a717fdf06640d067957959ff5f2f1a9ae">TF_TestStrm::maskChanOut</a></div><div class="ttdeci">U32 maskChanOut</div><div class="ttdoc">Выбранные каналы для приёма </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00254">TF_TestStrm.h:254</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a00c375fff2272e198db5dbad3ce198bc"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a00c375fff2272e198db5dbad3ce198bc">TF_TestStrm::waitConnectionCnt</a></div><div class="ttdeci">U32 waitConnectionCnt</div><div class="ttdoc">Число циклов для ожидания соединения </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00266">TF_TestStrm.h:266</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_aae49e020e2347c632b586d78c90c68bb"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#aae49e020e2347c632b586d78c90c68bb">TF_TestStrm::fileNumber</a></div><div class="ttdeci">U32 fileNumber</div><div class="ttdoc">Номер файла </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00426">TF_TestStrm.h:426</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a81ff468d76244e449f5485a5f9c35aad"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a81ff468d76244e449f5485a5f9c35aad">TF_TestStrm::m_sWriteFileName</a></div><div class="ttdeci">char m_sWriteFileName[256]</div><div class="ttdoc">Имя файла для записи данных </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00464">TF_TestStrm.h:464</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a74d88f22c04f30f28c32c4b83ac13824"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a74d88f22c04f30f28c32c4b83ac13824">TF_TestStrm::spd_read</a></div><div class="ttdeci">U32 spd_read(U32 dev, U32 adr_dev, U32 adr_reg, U32 &amp;val)</div><div class="ttdoc">Чтение байта по I2C </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l02979">TF_TestStrm.cpp:2979</a></div></div>
<div class="ttc" id="struct_t_f___test_strm_1_1_param_exchange_html_aca6f7f4d9b8bd22231c4789482e3f72e"><div class="ttname"><a href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#aca6f7f4d9b8bd22231c4789482e3f72e">TF_TestStrm::ParamExchange::time_last</a></div><div class="ttdeci">U32 time_last</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00031">TF_TestStrm.h:31</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ab7f184373a67111161aa334df7e81ffd"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ab7f184373a67111161aa334df7e81ffd">TF_TestStrm::Execute</a></div><div class="ttdeci">U32 Execute(void)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l01000">TF_TestStrm.cpp:1000</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_acc6bd6160c18b8cf2a2b88db27880d73"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#acc6bd6160c18b8cf2a2b88db27880d73">TF_TestStrm::ExecuteCheck3</a></div><div class="ttdeci">U32 ExecuteCheck3(void)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l01585">TF_TestStrm.cpp:1585</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a449ce128655acc5d1569ecb9e7336264"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a449ce128655acc5d1569ecb9e7336264">TF_TestStrm::m_TimeBlockReceive</a></div><div class="ttdeci">U32 m_TimeBlockReceive[32]</div><div class="ttdoc">Время прихода блоков </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00516">TF_TestStrm.h:516</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a94749774832e6d6fe3528627771f7782"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a94749774832e6d6fe3528627771f7782">TF_TestStrm::GetTestCurrent</a></div><div class="ttdeci">void GetTestCurrent(ParamExchange *p, U32 adr)</div><div class="ttdoc">Текущие результаты тестирования SDRAM. </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l03758">TF_TestStrm.cpp:3758</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a1e2b95a7f664e6caf127a4f1a7d5f91e"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a1e2b95a7f664e6caf127a4f1a7d5f91e">TF_TestStrm::lc_status</a></div><div class="ttdeci">U32 lc_status</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00205">TF_TestStrm.h:205</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_af6f0f3a0f8dd51c3ba463c14407e722c"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#af6f0f3a0f8dd51c3ba463c14407e722c">TF_TestStrm::hThreadCheck0</a></div><div class="ttdeci">HANDLE hThreadCheck0</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00067">TF_TestStrm.h:67</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_aff8d579de755fc606c60c05fcda01723"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#aff8d579de755fc606c60c05fcda01723">TF_TestStrm::m_EventCheck3Start</a></div><div class="ttdeci">HANDLE m_EventCheck3Start</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00075">TF_TestStrm.h:75</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_afbb27e0c75b1157f9a710ecc217aa3c7"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#afbb27e0c75b1157f9a710ecc217aa3c7">TF_TestStrm::spd_write</a></div><div class="ttdeci">U32 spd_write(U32 dev, U32 adr_dev, U32 adr_reg, U32 val)</div><div class="ttdoc">Запись байта по I2C. </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l02927">TF_TestStrm.cpp:2927</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_a459abab634a7e20250d333090a028f58"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#a459abab634a7e20250d333090a028f58">TRDIND_SPD_ADDR</a></div><div class="ttdeci">#define TRDIND_SPD_ADDR</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00067">TF_TestStrm.cpp:67</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html">TF_TestStrm</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00010">TF_TestStrm.h:10</a></div></div>
<div class="ttc" id="struct_t_f___test_strm_1_1_param_exchange_html_a1defd28d7222d8153ce6f9589f793779"><div class="ttname"><a href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a1defd28d7222d8153ce6f9589f793779">TF_TestStrm::ParamExchange::TotalError</a></div><div class="ttdeci">U32 TotalError</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00022">TF_TestStrm.h:22</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a4d4658e0df34bc5a3e1db0c9d9540d39"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a4d4658e0df34bc5a3e1db0c9d9540d39">TF_TestStrm::m_RowNumberSdram0</a></div><div class="ttdeci">S32 m_RowNumberSdram0</div><div class="ttdoc">Номер строки таблицы для теста SODIMM0. </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00127">TF_TestStrm.h:127</a></div></div>
<div class="ttc" id="brd_8h_html_abcca33c8bc5ff90c34adfa7cceacc2ab"><div class="ttname"><a href="../../d4/d7c/brd_8h.html#abcca33c8bc5ff90c34adfa7cceacc2ab">BRD_Handle</a></div><div class="ttdeci">S32 BRD_Handle</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d7c/brd_8h_source.html#l00252">brd.h:252</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a96e85e6fb9c00dacbb676ca4ac6a2c0a"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a96e85e6fb9c00dacbb676ca4ac6a2c0a">TF_TestStrm::ThreadIdCheck2</a></div><div class="ttdeci">UINT ThreadIdCheck2</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00062">TF_TestStrm.h:62</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a04faaff5ebd076f8c5d756c5da691103"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a04faaff5ebd076f8c5d756c5da691103">TF_TestStrm::BlockRd</a></div><div class="ttdeci">U32 BlockRd</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00133">TF_TestStrm.h:133</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a5aa935d767b8a77c07c4ae301f740f01"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a5aa935d767b8a77c07c4ae301f740f01">TF_TestStrm::isFdspCheckReg</a></div><div class="ttdeci">U32 isFdspCheckReg</div><div class="ttdoc">1 -проверка обращения к регистрам ПЛИС ЦОС </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00293">TF_TestStrm.h:293</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_aa5c941001f908f5b41b802163817763b"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#aa5c941001f908f5b41b802163817763b">g_AdcDrqFlag</a></div><div class="ttdeci">ULONG g_AdcDrqFlag</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00082">TF_TestStrm.cpp:82</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a9ce2fbab5dc9c35562fcca1930cfe21f"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a9ce2fbab5dc9c35562fcca1930cfe21f">TF_TestStrm::m_RowNumberSysmon</a></div><div class="ttdeci">S32 m_RowNumberSysmon</div><div class="ttdoc">Номер строки таблицы для системного монитора ПЛИС DSP. </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00126">TF_TestStrm.h:126</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a18a00054af1525351148334ca6bb1ee4"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a18a00054af1525351148334ca6bb1ee4">TF_TestStrm::WriteFlagSinc</a></div><div class="ttdeci">void WriteFlagSinc(int flg, int isNewParam)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l01752">TF_TestStrm.cpp:1752</a></div></div>
<div class="ttc" id="class_t_f___work_param_html_aa1b4a4631e3278fe8437c3d9eb6cfe0a"><div class="ttname"><a href="../../d8/d01/class_t_f___work_param.html#aa1b4a4631e3278fe8437c3d9eb6cfe0a">TF_WorkParam::GetParamFromStr</a></div><div class="ttdeci">U32 GetParamFromStr(char *str)</div><div class="ttdoc">Получение параметра из строки </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/de1/_t_f___work_param_8cpp_source.html#l00156">TF_WorkParam.cpp:156</a></div></div>
<div class="ttc" id="struct_t_f___test_strm_1_1_param_exchange_html_a68e88abfc197af07d06a853174aa07e6"><div class="ttname"><a href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a68e88abfc197af07d06a853174aa07e6">TF_TestStrm::ParamExchange::VelocityAvarage</a></div><div class="ttdeci">float VelocityAvarage</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00027">TF_TestStrm.h:27</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a76dd4ab28dab5f3dc57d3250c49faf9f"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a76dd4ab28dab5f3dc57d3250c49faf9f">TF_TestStrm::isIsvi</a></div><div class="ttdeci">U32 isIsvi</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00192">TF_TestStrm.h:192</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a8e641af6abcac45d55a801c473c5b266"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a8e641af6abcac45d55a801c473c5b266">TF_TestStrm::fnameIsvi</a></div><div class="ttdeci">char * fnameIsvi</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00184">TF_TestStrm.h:184</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ad715f91bec3a0578a543522b9e9ae4ef"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ad715f91bec3a0578a543522b9e9ae4ef">TF_TestStrm::rd0</a></div><div class="ttdeci">ParamExchange rd0</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00209">TF_TestStrm.h:209</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a53eeae11a9087ad981467da81a0013e1"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a53eeae11a9087ad981467da81a0013e1">TF_TestStrm::sdram0</a></div><div class="ttdeci">ParamExchange sdram0</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00214">TF_TestStrm.h:214</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a10297fb0edea8498a83fc38184848ec9"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a10297fb0edea8498a83fc38184848ec9">TF_TestStrm::m_RowNumberReg</a></div><div class="ttdeci">S32 m_RowNumberReg</div><div class="ttdoc">Номер строки таблицы для теста регистров </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00123">TF_TestStrm.h:123</a></div></div>
<div class="ttc" id="struct_t_f___test_strm_1_1_param_exchange_html_ab369dd47a6649629925d44759de6a002"><div class="ttname"><a href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#ab369dd47a6649629925d44759de6a002">TF_TestStrm::ParamExchange::trd</a></div><div class="ttdeci">U32 trd</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00025">TF_TestStrm.h:25</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_aa5455afda9a2316fc31c72f9f1af12ed"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#aa5455afda9a2316fc31c72f9f1af12ed">TF_TestStrm::SdramTestSequence</a></div><div class="ttdeci">U32 SdramTestSequence</div><div class="ttdoc">0x100 - включение 256-ти разрядной тестовой последовательности на входе SDRAM </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00161">TF_TestStrm.h:161</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ada9fa184ec0bc06452e8f5f8fd35f3f2"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ada9fa184ec0bc06452e8f5f8fd35f3f2">TF_TestStrm::Step</a></div><div class="ttdeci">virtual void Step(void)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00299">TF_TestStrm.cpp:299</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_aa2c9e17063cf308de08a001691bc398c"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#aa2c9e17063cf308de08a001691bc398c">TF_TestStrm::hThreadCheck3</a></div><div class="ttdeci">HANDLE hThreadCheck3</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00070">TF_TestStrm.h:70</a></div></div>
<div class="ttc" id="struct_t_f___test_strm_1_1_param_exchange_html_aef83b35db5cace575879c926380223ba"><div class="ttname"><a href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#aef83b35db5cace575879c926380223ba">TF_TestStrm::ParamExchange::DataFix</a></div><div class="ttdeci">U32 DataFix</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00024">TF_TestStrm.h:24</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ac833566d0db64e1f488375092955c87b"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ac833566d0db64e1f488375092955c87b">TF_TestStrm::CalculateVelocity</a></div><div class="ttdeci">void CalculateVelocity(ParamExchange *pr, U32 currentTime, U32 interval, U32 scale)</div><div class="ttdoc">Расчёт скорости приёма </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l04067">TF_TestStrm.cpp:4067</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a1f882466a298fd7e5f7cf72a8a31d291"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a1f882466a298fd7e5f7cf72a8a31d291">TF_TestStrm::Cnt2</a></div><div class="ttdeci">U32 Cnt2</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00174">TF_TestStrm.h:174</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_aae0978fedd08e5d07f22a8a6a893e5ef"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#aae0978fedd08e5d07f22a8a6a893e5ef">TF_TestStrm::BufWriteStop</a></div><div class="ttdeci">void BufWriteStop()</div><div class="ttdoc">Окончание записи файла </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l03592">TF_TestStrm.cpp:3592</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a6444ce08f4b8556c13be71274afb5a49"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a6444ce08f4b8556c13be71274afb5a49">TF_TestStrm::FileBufferCurrent</a></div><div class="ttdeci">U32 FileBufferCurrent</div><div class="ttdoc">Номер текущего блока для записи в файл </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00432">TF_TestStrm.h:432</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_a64ff28ee4aa7300d3202bfba2e08dc36"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#a64ff28ee4aa7300d3202bfba2e08dc36">g_IoDelay</a></div><div class="ttdeci">int g_IoDelay</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00085">TF_TestStrm.cpp:85</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ab6cab83224ba9ecc6d897e9d565e85e7"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ab6cab83224ba9ecc6d897e9d565e85e7">TF_TestStrm::ReadFlagSinc</a></div><div class="ttdeci">int ReadFlagSinc(void)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l01771">TF_TestStrm.cpp:1771</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a9dd4e0e9d934237c16024acd957881fc"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a9dd4e0e9d934237c16024acd957881fc">TF_TestStrm::m_RowNumberSdram1</a></div><div class="ttdeci">S32 m_RowNumberSdram1</div><div class="ttdoc">Номер строки таблицы для теста SODIMM1. </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00128">TF_TestStrm.h:128</a></div></div>
<div class="ttc" id="struct_t_f___test_strm_1_1_param_exchange_html_a09903ea0588d6b471e51a372bf914f86"><div class="ttname"><a href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a09903ea0588d6b471e51a372bf914f86">TF_TestStrm::ParamExchange::testBuf</a></div><div class="ttdeci">TF_TestBufM2 testBuf</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00028">TF_TestStrm.h:28</a></div></div>
<div class="ttc" id="_table_api_8cpp_html_a35947cfd2c40b4699b9e97ffae4e4f0c"><div class="ttname"><a href="../../d6/df8/_table_api_8cpp.html#a35947cfd2c40b4699b9e97ffae4e4f0c">AddRowTable</a></div><div class="ttdeci">S32 AddRowTable()</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/df8/_table_api_8cpp_source.html#l00082">TableApi.cpp:82</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_af0124eaebc34d4a0e4450a85f4e5334c"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#af0124eaebc34d4a0e4450a85f4e5334c">TF_TestStrm::BufWrite</a></div><div class="ttdeci">int BufWrite(U32 *ptr, U32 sizeOfByte)</div><div class="ttdoc">Запись одного буфера </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l03549">TF_TestStrm.cpp:3549</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_aa4c0ea5cd29e3dc3a7039ead1fafb29c"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#aa4c0ea5cd29e3dc3a7039ead1fafb29c">TF_TestStrm::SizeBlockOfBytes</a></div><div class="ttdeci">U32 SizeBlockOfBytes</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00141">TF_TestStrm.h:141</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a324b3f079d758b041ed8a77870b77731"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a324b3f079d758b041ed8a77870b77731">TF_TestStrm::SdramAzSize</a></div><div class="ttdeci">U32 SdramAzSize</div><div class="ttdoc">Конец активной зоны. Если -1, то конец активной зоны определяется по размеру буфера стрима </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00166">TF_TestStrm.h:166</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ad68a7f50b86a68c97ed4c5cec5d1dc80"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ad68a7f50b86a68c97ed4c5cec5d1dc80">TF_TestStrm::m_isCheckCompletion</a></div><div class="ttdeci">U32 m_isCheckCompletion</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00527">TF_TestStrm.h:527</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ab7385699a2aa58afa645d5aaf6bc02ef"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ab7385699a2aa58afa645d5aaf6bc02ef">TF_TestStrm::fnameAdmReg2</a></div><div class="ttdeci">char * fnameAdmReg2</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00189">TF_TestStrm.h:189</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ab73148e294c0a3da580d5bff6f18ed39"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ab73148e294c0a3da580d5bff6f18ed39">TF_TestStrm::trdNo</a></div><div class="ttdeci">U32 trdNo</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00152">TF_TestStrm.h:152</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ae92a0f6bd87af7e5a776afa492c4a739"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ae92a0f6bd87af7e5a776afa492c4a739">TF_TestStrm::flagFirstBlock</a></div><div class="ttdeci">U32 flagFirstBlock</div><div class="ttdoc">1 - признак приёма первого блока </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00283">TF_TestStrm.h:283</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ad1fe0e1cd3ab902fd4995e5145fadf59"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ad1fe0e1cd3ab902fd4995e5145fadf59">TF_TestStrm::isRestart</a></div><div class="ttdeci">U32 isRestart</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00149">TF_TestStrm.h:149</a></div></div>
<div class="ttc" id="struct_t_f___test_strm_1_1_param_exchange_html"><div class="ttname"><a href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html">TF_TestStrm::ParamExchange</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00014">TF_TestStrm.h:14</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_ac9eee6ecc5aa4a5309bd3e5ea220187d"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#ac9eee6ecc5aa4a5309bd3e5ea220187d">g_samplesOfChannel</a></div><div class="ttdeci">unsigned __int64 g_samplesOfChannel</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00089">TF_TestStrm.cpp:89</a></div></div>
<div class="ttc" id="struct_t_f___test_strm_1_1_param_exchange_html_ab7c12b6f9f68aeb8cc755cb7f9e388b2"><div class="ttname"><a href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#ab7c12b6f9f68aeb8cc755cb7f9e388b2">TF_TestStrm::ParamExchange::BlockWr</a></div><div class="ttdeci">U32 BlockWr</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00018">TF_TestStrm.h:18</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a7bf0376258d1e7c8cc6f05314e1356ec"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a7bf0376258d1e7c8cc6f05314e1356ec">TF_TestStrm::isDDC</a></div><div class="ttdeci">U32 isDDC</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00155">TF_TestStrm.h:155</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a5092627bb35d12e3e74460234ab4f8b6"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a5092627bb35d12e3e74460234ab4f8b6">TF_TestStrm::hThreadCheck2</a></div><div class="ttdeci">HANDLE hThreadCheck2</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00069">TF_TestStrm.h:69</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_ae36cf50bdfef75c5076a7083785000d6"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#ae36cf50bdfef75c5076a7083785000d6">g_MemDrqFlag</a></div><div class="ttdeci">ULONG g_MemDrqFlag</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00083">TF_TestStrm.cpp:83</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a7f4911e79e8465f2a4dc995e15915602"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a7f4911e79e8465f2a4dc995e15915602">TF_TestStrm::isFdspShowMgtErr</a></div><div class="ttdeci">U32 isFdspShowMgtErr</div><div class="ttdoc">1 -отображение счётчика ошибок MGT </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00296">TF_TestStrm.h:296</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a5b097ad55a2e15bf063248fd4eaa39ae"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a5b097ad55a2e15bf063248fd4eaa39ae">TF_TestStrm::isSystem</a></div><div class="ttdeci">U32 isSystem</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00145">TF_TestStrm.h:145</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a69d7aa2c1870f832719fb819e4e4abf1"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a69d7aa2c1870f832719fb819e4e4abf1">TF_TestStrm::CalculateParams</a></div><div class="ttdeci">virtual void CalculateParams(void)</div><div class="ttdoc">Расчёт параметров </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00956">TF_TestStrm.cpp:956</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_a81d2445fa32bf66292f49ddd33a7c31b"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#a81d2445fa32bf66292f49ddd33a7c31b">g_samplRate</a></div><div class="ttdeci">double g_samplRate</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00084">TF_TestStrm.cpp:84</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a88ae09a9cfa95f77b708a6f72cf53921"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a88ae09a9cfa95f77b708a6f72cf53921">TF_TestStrm::hThread</a></div><div class="ttdeci">HANDLE hThread</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00065">TF_TestStrm.h:65</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ab8495046c7cf04c303d28a8c835ebcac"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ab8495046c7cf04c303d28a8c835ebcac">TF_TestStrm::isTestCtrl</a></div><div class="ttdeci">U32 isTestCtrl</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00180">TF_TestStrm.h:180</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a4a4fed764c687b66ef01058726be354a"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a4a4fed764c687b66ef01058726be354a">TF_TestStrm::m_ptrCurrentBlock</a></div><div class="ttdeci">U32 * m_ptrCurrentBlock</div><div class="ttdoc">Указатель на текущий обрабатываемый блок </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00110">TF_TestStrm.h:110</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_abd66e1367914c7e60b78ac821c16944d"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#abd66e1367914c7e60b78ac821c16944d">TF_TestStrm::Sdram0Start</a></div><div class="ttdeci">void Sdram0Start(void)</div><div class="ttdoc">Запуск теста SDRAM. </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l03770">TF_TestStrm.cpp:3770</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a4d08390722567bc9aa8d0bdeab75828b"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a4d08390722567bc9aa8d0bdeab75828b">TF_TestStrm::mgt</a></div><div class="ttdeci">ParamExchange mgt</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00216">TF_TestStrm.h:216</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a0f812a039a8b54f0adeb7a17163cf6a8"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a0f812a039a8b54f0adeb7a17163cf6a8">TF_TestStrm::waitConnectionStatus</a></div><div class="ttdeci">U32 waitConnectionStatus</div><div class="ttdoc">Состояние ожидания </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00263">TF_TestStrm.h:263</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_a463c61ed81def660eda4456c0be0c7fe"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#a463c61ed81def660eda4456c0be0c7fe">REG_MUX_CTRL</a></div><div class="ttdeci">#define REG_MUX_CTRL</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l01890">TF_TestStrm.cpp:1890</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a9f520fa2b93bc6cf773570b6ccfaa18c"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a9f520fa2b93bc6cf773570b6ccfaa18c">TF_TestStrm::sdram1</a></div><div class="ttdeci">ParamExchange sdram1</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00215">TF_TestStrm.h:215</a></div></div>
<div class="ttc" id="struct_t_f___work_param_1_1_s_t_r___c_f_g_html"><div class="ttname"><a href="../../da/d12/struct_t_f___work_param_1_1_s_t_r___c_f_g.html">TF_WorkParam::STR_CFG</a></div><div class="ttdoc">Структура массива параметров </div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d88/_t_f___work_param_8h_source.html#l00038">TF_WorkParam.h:38</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ac537a2c990d8b2999c01a1c4a9c2b782"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ac537a2c990d8b2999c01a1c4a9c2b782">TF_TestStrm::DirName</a></div><div class="ttdeci">char * DirName</div><div class="ttdoc">Путь к каталогу </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00423">TF_TestStrm.h:423</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a85566787d675d133c8bea95d400077da"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a85566787d675d133c8bea95d400077da">TF_TestStrm::SdramWrVelocity</a></div><div class="ttdeci">float SdramWrVelocity</div><div class="ttdoc">Скорость заполнения активной зоны </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00168">TF_TestStrm.h:168</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_a5f2f53de260e2d1ea2c2c6296fc8f17f"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#a5f2f53de260e2d1ea2c2c6296fc8f17f">TRDIND_SPD_DATA</a></div><div class="ttdeci">#define TRDIND_SPD_DATA</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00068">TF_TestStrm.cpp:68</a></div></div>
<div class="ttc" id="_t_f___test_strm_8h_html"><div class="ttname"><a href="../../d6/db1/_t_f___test_strm_8h.html">TF_TestStrm.h</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_af3ea17fc5f6f3d06bb85249ec54e380a"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#af3ea17fc5f6f3d06bb85249ec54e380a">TF_TestStrm::isFdspMgtCheck</a></div><div class="ttdeci">U32 isFdspMgtCheck</div><div class="ttdoc">1 - проверка потока данных на соответствие PSD256 </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00364">TF_TestStrm.h:364</a></div></div>
<div class="ttc" id="struct_t_f___test_strm_1_1_param_exchange_html_a436d2c668b004ad247a8e9b272dd5298"><div class="ttname"><a href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a436d2c668b004ad247a8e9b272dd5298">TF_TestStrm::ParamExchange::freeCycleZ</a></div><div class="ttdeci">U32 freeCycleZ</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00034">TF_TestStrm.h:34</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_aa92a244f3ae48eebe8a12f9cf36582de"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#aa92a244f3ae48eebe8a12f9cf36582de">g_dirFileName</a></div><div class="ttdeci">BRDCHAR g_dirFileName[256]</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00093">TF_TestStrm.cpp:93</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_a30a8d4ba6de24a775e04b24459cc71ca"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#a30a8d4ba6de24a775e04b24459cc71ca">g_DirWriteFile</a></div><div class="ttdeci">int g_DirWriteFile</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00091">TF_TestStrm.cpp:91</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ac9ba2045a2af5f0a47e0fcd614b6f3dd"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ac9ba2045a2af5f0a47e0fcd614b6f3dd">TF_TestStrm::isFdspSysmon</a></div><div class="ttdeci">U32 isFdspSysmon</div><div class="ttdoc">1 - чтение регистров системного монитора на ПЛИС ЦОС </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00334">TF_TestStrm.h:334</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a54ed9c3c3f39378b860c003e234e6b45"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a54ed9c3c3f39378b860c003e234e6b45">TF_TestStrm::PrepareDDR4</a></div><div class="ttdeci">int PrepareDDR4(void)</div><div class="ttdoc">Подготовка DDR4. </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l02570">TF_TestStrm.cpp:2570</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a82f13cf7ef21c36b8665cddf750d3276"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a82f13cf7ef21c36b8665cddf750d3276">TF_TestStrm::ExecuteCheck2</a></div><div class="ttdeci">U32 ExecuteCheck2(void)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l01543">TF_TestStrm.cpp:1543</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_aac92e7162a5487ad2f67257dc1f0918b"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#aac92e7162a5487ad2f67257dc1f0918b">TF_TestStrm::m_EventCheck1Start</a></div><div class="ttdeci">HANDLE m_EventCheck1Start</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00073">TF_TestStrm.h:73</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a2daabb702398af93a38e94d51422324d"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a2daabb702398af93a38e94d51422324d">TF_TestStrm::gen_programm</a></div><div class="ttdeci">U32 gen_programm(U32 freq)</div><div class="ttdoc">Программирование генератора </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l03193">TF_TestStrm.cpp:3193</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a9ede9542ef5cf62b67c1d14026339587"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a9ede9542ef5cf62b67c1d14026339587">TF_TestStrm::BufFileClose</a></div><div class="ttdeci">void BufFileClose(void)</div><div class="ttdoc">Окончание записи в файл </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l03632">TF_TestStrm.cpp:3632</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_a6c761bacf28018280735a8b9d935c07b"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#a6c761bacf28018280735a8b9d935c07b">TRDIND_MODE0</a></div><div class="ttdeci">#define TRDIND_MODE0</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00060">TF_TestStrm.cpp:60</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a048fe70f1bcb6c50a3d3f4833ecf6765"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a048fe70f1bcb6c50a3d3f4833ecf6765">TF_TestStrm::WaitConnection</a></div><div class="ttdeci">U32 WaitConnection(void)</div><div class="ttdoc">Ожидание установки соединения </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l03398">TF_TestStrm.cpp:3398</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a370d3b4ed2b5f7137fa36fac3d81607b"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a370d3b4ed2b5f7137fa36fac3d81607b">TF_TestStrm::ThreadId</a></div><div class="ttdeci">UINT ThreadId</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00058">TF_TestStrm.h:58</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ac1bb26af6c69e71364b8224a7720bda9"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ac1bb26af6c69e71364b8224a7720bda9">TF_TestStrm::RestartTrd</a></div><div class="ttdeci">void RestartTrd(void)</div><div class="ttdoc">Перезапуск тетрады </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l04034">TF_TestStrm.cpp:4034</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_adaf759c8b40c5b4684952ff6a908a150"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#adaf759c8b40c5b4684952ff6a908a150">TF_TestStrm::CntBlockInBuffer</a></div><div class="ttdeci">U32 CntBlockInBuffer</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00139">TF_TestStrm.h:139</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_a1a1c7e7c01ed2900e772c7dec30be484"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#a1a1c7e7c01ed2900e772c7dec30be484">TRDIND_RM_FLAG</a></div><div class="ttdeci">#define TRDIND_RM_FLAG</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00051">TF_TestStrm.cpp:51</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a38843104c4edaf50b8f286cb2ea9c860"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a38843104c4edaf50b8f286cb2ea9c860">TF_TestStrm::CntBuffer</a></div><div class="ttdeci">U32 CntBuffer</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00138">TF_TestStrm.h:138</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a4e0433bb2da8a1e4b0c9b44c0777a90c"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a4e0433bb2da8a1e4b0c9b44c0777a90c">TF_TestStrm::Start</a></div><div class="ttdeci">virtual void Start(void)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00189">TF_TestStrm.cpp:189</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_a7d0ed83956934c8afa7f7a443bc17c95"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#a7d0ed83956934c8afa7f7a443bc17c95">g_FileBufSize</a></div><div class="ttdeci">ULONG g_FileBufSize</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00092">TF_TestStrm.cpp:92</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a300339c4e7ee48fb8f47a9413a3681c0"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a300339c4e7ee48fb8f47a9413a3681c0">TF_TestStrm::isComplete</a></div><div class="ttdeci">virtual int isComplete(void)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00547">TF_TestStrm.cpp:547</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a44becba26aac50a6f37e84e68f04c042"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a44becba26aac50a6f37e84e68f04c042">TF_TestStrm::ThreadFuncIsvi</a></div><div class="ttdeci">static UINT WINAPI ThreadFuncIsvi(LPVOID lpvThreadParm)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00734">TF_TestStrm.cpp:734</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a14e3dce27716d8ff3ba46b0945a3d32e"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a14e3dce27716d8ff3ba46b0945a3d32e">TF_TestStrm::isFirstCallStep</a></div><div class="ttdeci">bool isFirstCallStep</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00379">TF_TestStrm.h:379</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_abee4f7f313178f3799835e93690fe210"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#abee4f7f313178f3799835e93690fe210">TF_TestStrm::m_EventCheck0Start</a></div><div class="ttdeci">HANDLE m_EventCheck0Start</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00072">TF_TestStrm.h:72</a></div></div>
<div class="ttc" id="struct_t_f___test_strm_1_1_param_exchange_html_a5eb91a75f83c7d3a099715499fc51612"><div class="ttname"><a href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a5eb91a75f83c7d3a099715499fc51612">TF_TestStrm::ParamExchange::time_start</a></div><div class="ttdeci">U32 time_start</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00030">TF_TestStrm.h:30</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ab70dea9e446be4c8bdfe3afa9414fcad"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ab70dea9e446be4c8bdfe3afa9414fcad">TF_TestStrm::ExecuteCheck1</a></div><div class="ttdeci">U32 ExecuteCheck1(void)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l01500">TF_TestStrm.cpp:1500</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a0c1727074bef33bf3176ceb484e81179"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a0c1727074bef33bf3176ceb484e81179">TF_TestStrm::isAdmCh0Prs</a></div><div class="ttdeci">U32 isAdmCh0Prs</div><div class="ttdoc">1 - включение тестового режима для канала 0 </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00304">TF_TestStrm.h:304</a></div></div>
<div class="ttc" id="struct_t_f___test_strm_1_1_param_exchange_html_a30c0e98eb7e0c3d4a9f4af22a2dc0630"><div class="ttname"><a href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a30c0e98eb7e0c3d4a9f4af22a2dc0630">TF_TestStrm::ParamExchange::Strm</a></div><div class="ttdeci">U32 Strm</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00016">TF_TestStrm.h:16</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a3dc1a4aeb91e32b1353398a83d4772a5"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a3dc1a4aeb91e32b1353398a83d4772a5">TF_TestStrm::m_EventCheck3Result</a></div><div class="ttdeci">HANDLE m_EventCheck3Result</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00079">TF_TestStrm.h:79</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_aea878ae5834515962368fd22f8c63800"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#aea878ae5834515962368fd22f8c63800">TF_TestStrm::FileWriteStatus</a></div><div class="ttdeci">U32 FileWriteStatus</div><div class="ttdoc">Состояние записи в файл </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00444">TF_TestStrm.h:444</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ab015a45b9884757f96e7db76cd04da7f"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ab015a45b9884757f96e7db76cd04da7f">TF_TestStrm::isAdmReg2</a></div><div class="ttdeci">U32 isAdmReg2</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00190">TF_TestStrm.h:190</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ac9270e283461a8dd2b10441b56dc611f"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ac9270e283461a8dd2b10441b56dc611f">TF_TestStrm::TestSeq</a></div><div class="ttdeci">U32 TestSeq</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00227">TF_TestStrm.h:227</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a1a5a0dc10a3cd8b6d39b399c49679298"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a1a5a0dc10a3cd8b6d39b399c49679298">TF_TestStrm::m_MaskMode0</a></div><div class="ttdeci">U32 m_MaskMode0</div><div class="ttdoc">Маска для регистров MODE0. </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00373">TF_TestStrm.h:373</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a819c160c4d72a54eb7c56ae4dc7218f6"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a819c160c4d72a54eb7c56ae4dc7218f6">TF_TestStrm::m_isFillAfterCheck</a></div><div class="ttdeci">U32 m_isFillAfterCheck</div><div class="ttdoc">Заполнение памяти после проверки </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00525">TF_TestStrm.h:525</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a70eed7dd31f9321004828fe3b4f0332d"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a70eed7dd31f9321004828fe3b4f0332d">TF_TestStrm::currentTime</a></div><div class="ttdeci">U32 currentTime</div><div class="ttdoc">Текущее время выполнения </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00467">TF_TestStrm.h:467</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a96efe10c261216fed45de7eeb70307c2"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a96efe10c261216fed45de7eeb70307c2">TF_TestStrm::WriteDataFile</a></div><div class="ttdeci">void WriteDataFile(U32 *pBuf, U32 sizew)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l01790">TF_TestStrm.cpp:1790</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_a07e8d9e10bc414d352aea5abba8fd9ff"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#a07e8d9e10bc414d352aea5abba8fd9ff">g_fileMap</a></div><div class="ttdeci">int g_fileMap</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00079">TF_TestStrm.cpp:79</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_aec8cd7ee6e5cfe79a99f90fe2e905c90"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#aec8cd7ee6e5cfe79a99f90fe2e905c90">TF_TestStrm::isShowParam</a></div><div class="ttdeci">U32 isShowParam</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00158">TF_TestStrm.h:158</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a404402ab670dc8f6b56bb95e7d27b488"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a404402ab670dc8f6b56bb95e7d27b488">TF_TestStrm::IsviCnt</a></div><div class="ttdeci">U32 IsviCnt</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00198">TF_TestStrm.h:198</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_aab1b057cc86b593146af070ee9702aad"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#aab1b057cc86b593146af070ee9702aad">TF_TestStrm::genValue</a></div><div class="ttdeci">U32 genValue</div><div class="ttdoc">Частота генератора в Гц </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00280">TF_TestStrm.h:280</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a07062ac83059b13f79a7fc55eacd62a4"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a07062ac83059b13f79a7fc55eacd62a4">TF_TestStrm::m_RowLcErr</a></div><div class="ttdeci">S32 m_RowLcErr</div><div class="ttdoc">Номер строки таблицы для ошибок ПЛИС ADM. </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00124">TF_TestStrm.h:124</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a71db9cca4b1cc4ff7e2cb2449d78b339"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a71db9cca4b1cc4ff7e2cb2449d78b339">TF_TestStrm::hThreadIsvi</a></div><div class="ttdeci">HANDLE hThreadIsvi</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00066">TF_TestStrm.h:66</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_ad6b76ffd853a5e9391f22eda4eeb9be6"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#ad6b76ffd853a5e9391f22eda4eeb9be6">g_MemAsFifo</a></div><div class="ttdeci">ULONG g_MemAsFifo</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00081">TF_TestStrm.cpp:81</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a11b6d63543d5d59c3d2d38a5a8f10110"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a11b6d63543d5d59c3d2d38a5a8f10110">TF_TestStrm::SizeBlockOfWords</a></div><div class="ttdeci">U32 SizeBlockOfWords</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00140">TF_TestStrm.h:140</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a3097c4a047ec5f66795dfe21e760536a"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a3097c4a047ec5f66795dfe21e760536a">TF_TestStrm::strmNo</a></div><div class="ttdeci">U32 strmNo</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00153">TF_TestStrm.h:153</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_acce166d141b61992397453330ce15416"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#acce166d141b61992397453330ce15416">TF_TestStrm::BufWriteStart</a></div><div class="ttdeci">void BufWriteStart(void)</div><div class="ttdoc">Начало записи файла </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l03538">TF_TestStrm.cpp:3538</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a8100e0416b3a8ea04f5f55cadfea3059"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a8100e0416b3a8ea04f5f55cadfea3059">TF_TestStrm::isAdmCh1Prs</a></div><div class="ttdeci">U32 isAdmCh1Prs</div><div class="ttdoc">1 - включение тестового режима для канала 1 </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00313">TF_TestStrm.h:313</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a48992ebe8ea293513babd00242d8155e"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a48992ebe8ea293513babd00242d8155e">TF_TestStrm::BufFileOpen</a></div><div class="ttdeci">void BufFileOpen(U32 n)</div><div class="ttdoc">Начало записи в файл </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l03599">TF_TestStrm.cpp:3599</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a0fa83963d05392ab239391e1d66b23a0"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a0fa83963d05392ab239391e1d66b23a0">TF_TestStrm::Terminate</a></div><div class="ttdeci">U32 Terminate</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00132">TF_TestStrm.h:132</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_afb7e6492e4f790e27ef9b8c655a176cb"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#afb7e6492e4f790e27ef9b8c655a176cb">TF_TestStrm::isSdramEnable</a></div><div class="ttdeci">U32 isSdramEnable</div><div class="ttdoc">Инициализация SDRAM: 0 - нет, 1 - SODIMM0, 3 - SODIMM0 и SODIMM1. </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00337">TF_TestStrm.h:337</a></div></div>
<div class="ttc" id="struct_t_f___test_strm_1_1_param_exchange_html_a70c2172dcad6f4fd04895a8e89f6f09f"><div class="ttname"><a href="../../d9/d5b/struct_t_f___test_strm_1_1_param_exchange.html#a70c2172dcad6f4fd04895a8e89f6f09f">TF_TestStrm::ParamExchange::BlockRd</a></div><div class="ttdeci">U32 BlockRd</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00019">TF_TestStrm.h:19</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a740cf523c673d0fde93902704ce30837"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a740cf523c673d0fde93902704ce30837">TF_TestStrm::fnameAdcParam</a></div><div class="ttdeci">char * fnameAdcParam</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00182">TF_TestStrm.h:182</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a4aa48f5c3f23fdf700023057f208598f"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a4aa48f5c3f23fdf700023057f208598f">TF_TestStrm::isSdram0Test</a></div><div class="ttdeci">U32 isSdram0Test</div><div class="ttdoc">Проверка SDRAM: 0 - нет, 1 - однократный тест, 3 - непрерывный тест </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00340">TF_TestStrm.h:340</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ae60c8459584685bf60666e28f7edbb8e"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ae60c8459584685bf60666e28f7edbb8e">TF_TestStrm::ThreadFuncCheck2</a></div><div class="ttdeci">static UINT WINAPI ThreadFuncCheck2(LPVOID lpvThreadParm)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00766">TF_TestStrm.cpp:766</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a175f7c3023f392589f5b8a4759e73718"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a175f7c3023f392589f5b8a4759e73718">TF_TestStrm::isFdspCh1Prs</a></div><div class="ttdeci">U32 isFdspCh1Prs</div><div class="ttdoc">1 - включение тестового режима для канала 1 </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00327">TF_TestStrm.h:327</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_aad99c18444773e85645ba640d2d1dfc8"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#aad99c18444773e85645ba640d2d1dfc8">TF_TestStrm::isTest</a></div><div class="ttdeci">U32 isTest</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00156">TF_TestStrm.h:156</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a057d27a7a0c6102fc85f10eae2e1ae2c"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a057d27a7a0c6102fc85f10eae2e1ae2c">TF_TestStrm::PrepareDDR3</a></div><div class="ttdeci">void PrepareDDR3(void)</div><div class="ttdoc">Подготовка DDR3. </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l02240">TF_TestStrm.cpp:2240</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a5b077516dbce5837ccf764913b442c39"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a5b077516dbce5837ccf764913b442c39">TF_TestStrm::m_TimeBlockStart</a></div><div class="ttdeci">U32 m_TimeBlockStart</div><div class="ttdoc">Время запуска </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00522">TF_TestStrm.h:522</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a5363398227aff3cf4a0b77f82ebc1281"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a5363398227aff3cf4a0b77f82ebc1281">TF_TestStrm::SdramAzBase</a></div><div class="ttdeci">U32 SdramAzBase</div><div class="ttdoc">Начало активной зоны. </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00165">TF_TestStrm.h:165</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a8f504fb3f2d4b56318f3f00c36e2ba69"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a8f504fb3f2d4b56318f3f00c36e2ba69">TF_TestStrm::PrepareAdm</a></div><div class="ttdeci">void PrepareAdm(void)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l01627">TF_TestStrm.cpp:1627</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ae31ff790ff1678fcf7daed626b7362b0"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ae31ff790ff1678fcf7daed626b7362b0">TF_TestStrm::ThreadFuncCheck3</a></div><div class="ttdeci">static UINT WINAPI ThreadFuncCheck3(LPVOID lpvThreadParm)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00776">TF_TestStrm.cpp:776</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a817400f12974e82f0eda1c5117850ffe"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a817400f12974e82f0eda1c5117850ffe">TF_TestStrm::PrepereFMC</a></div><div class="ttdeci">void PrepereFMC(void)</div><div class="ttdoc">Подготовка субмодуля FMC. </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l02916">TF_TestStrm.cpp:2916</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a17f5ea1061002594cf86c2134bc0c93d"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a17f5ea1061002594cf86c2134bc0c93d">TF_TestStrm::isConnection</a></div><div class="ttdeci">U32 isConnection(void)</div><div class="ttdoc">Проверка состояния соединения </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l03503">TF_TestStrm.cpp:3503</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_aa90a7a9564b930e7ee6c21d89ccbddca"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#aa90a7a9564b930e7ee6c21d89ccbddca">TF_TestStrm::m_RowRmErr</a></div><div class="ttdeci">S32 m_RowRmErr</div><div class="ttdoc">Номер строки таблицы для ошибок ПЛИС DSP. </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00125">TF_TestStrm.h:125</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ae50bde6fe2c457445a87b352a064569f"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ae50bde6fe2c457445a87b352a064569f">TF_TestStrm::DataFix</a></div><div class="ttdeci">U32 DataFix</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00176">TF_TestStrm.h:176</a></div></div>
<div class="ttc" id="class_t_f___work_param_html_a0dd7c59fbadc1e3ed5033eecb82e206d"><div class="ttname"><a href="../../d8/d01/class_t_f___work_param.html#a0dd7c59fbadc1e3ed5033eecb82e206d">TF_WorkParam::GetParamFromFile</a></div><div class="ttdeci">void GetParamFromFile(BRDCHAR *fname)</div><div class="ttdoc">Получение параметров из файла инициализации </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/de1/_t_f___work_param_8cpp_source.html#l00127">TF_WorkParam.cpp:127</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a5716f078ba8e4fe7309bc215886a8ea6"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a5716f078ba8e4fe7309bc215886a8ea6">TF_TestStrm::isFdsp</a></div><div class="ttdeci">U32 isFdsp</div><div class="ttdoc">1 - проводит инициализацию ПЛИС ЦОС </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00503">TF_TestStrm.h:503</a></div></div>
<div class="ttc" id="_t_f___test_strm_8cpp_html_a9641f694df09799ccb184195d683f1ca"><div class="ttname"><a href="../../d8/d1f/_t_f___test_strm_8cpp.html#a9641f694df09799ccb184195d683f1ca">TRDIND_MODE2</a></div><div class="ttdeci">#define TRDIND_MODE2</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l00062">TF_TestStrm.cpp:62</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a57826f0badaaa64bb526156776e1855c"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a57826f0badaaa64bb526156776e1855c">TF_TestStrm::StartTestCtrl</a></div><div class="ttdeci">void StartTestCtrl(void)</div><div class="ttdoc">Запуск TestCtrl. </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l01963">TF_TestStrm.cpp:1963</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_a27b87a3b63db6d4ad23cd3861e33fd84"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#a27b87a3b63db6d4ad23cd3861e33fd84">TF_TestStrm::Sdram0TestSize</a></div><div class="ttdeci">U32 Sdram0TestSize</div><div class="ttdoc">Размер блока для проверки памяти (один блок=16кбайт) </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00343">TF_TestStrm.h:343</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_aeb2ef354bc7836e3e67d855f65498797"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#aeb2ef354bc7836e3e67d855f65498797">TF_TestStrm::ExecuteIsvi</a></div><div class="ttdeci">U32 ExecuteIsvi(void)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l01811">TF_TestStrm.cpp:1811</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_aee25279cc424c9de4afd66a9d09e2cd7"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#aee25279cc424c9de4afd66a9d09e2cd7">TF_TestStrm::RestartTrdAndSdram</a></div><div class="ttdeci">void RestartTrdAndSdram(void)</div><div class="ttdoc">Перезапуск тетрады ввода и памяти </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l04048">TF_TestStrm.cpp:4048</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ad151af925844856bb4e5aeafdce376ce"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ad151af925844856bb4e5aeafdce376ce">TF_TestStrm::m_sAdcIni</a></div><div class="ttdeci">char * m_sAdcIni</div><div class="ttdoc">Имя файла инициализации АЦП </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00361">TF_TestStrm.h:361</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ad528f48b4605050fd70ea826323134f7"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ad528f48b4605050fd70ea826323134f7">TF_TestStrm::isFdspMgtReady</a></div><div class="ttdeci">U32 isFdspMgtReady</div><div class="ttdoc">1 - установка постоянной готовности к приёму по MGT </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/db1/_t_f___test_strm_8h_source.html#l00367">TF_TestStrm.h:367</a></div></div>
<div class="ttc" id="class_t_f___test_strm_html_ab3f2b4a7f6e7ba50b53260992aafc5c0"><div class="ttname"><a href="../../d3/d65/class_t_f___test_strm.html#ab3f2b4a7f6e7ba50b53260992aafc5c0">TF_TestStrm::PrepareSwitch</a></div><div class="ttdeci">void PrepareSwitch(void)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1f/_t_f___test_strm_8cpp_source.html#l04090">TF_TestStrm.cpp:4090</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
