// Seed: 409339802
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [-1 : -1] id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input logic [7:0] id_6;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_4,
      id_1
  );
  output tri id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  parameter id_7 = 1;
  assign id_5 = -1;
  assign id_4 = id_7 ? id_6[-1] : id_7;
  timeprecision 1ps;
endmodule
