Warning (10273): Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using "x" or "z" File: C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 716
