<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › include › asm › mmu-44x.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>mmu-44x.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _ASM_POWERPC_MMU_44X_H_</span>
<span class="cp">#define _ASM_POWERPC_MMU_44X_H_</span>
<span class="cm">/*</span>
<span class="cm"> * PPC440 support</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;asm/page.h&gt;</span>

<span class="cp">#define PPC44x_MMUCR_TID	0x000000ff</span>
<span class="cp">#define PPC44x_MMUCR_STS	0x00010000</span>

<span class="cp">#define	PPC44x_TLB_PAGEID	0</span>
<span class="cp">#define	PPC44x_TLB_XLAT		1</span>
<span class="cp">#define	PPC44x_TLB_ATTRIB	2</span>

<span class="cm">/* Page identification fields */</span>
<span class="cp">#define PPC44x_TLB_EPN_MASK	0xfffffc00      </span><span class="cm">/* Effective Page Number */</span><span class="cp"></span>
<span class="cp">#define	PPC44x_TLB_VALID	0x00000200      </span><span class="cm">/* Valid flag */</span><span class="cp"></span>
<span class="cp">#define PPC44x_TLB_TS		0x00000100	</span><span class="cm">/* Translation address space */</span><span class="cp"></span>
<span class="cp">#define PPC44x_TLB_1K		0x00000000	</span><span class="cm">/* Page sizes */</span><span class="cp"></span>
<span class="cp">#define PPC44x_TLB_4K		0x00000010</span>
<span class="cp">#define PPC44x_TLB_16K		0x00000020</span>
<span class="cp">#define PPC44x_TLB_64K		0x00000030</span>
<span class="cp">#define PPC44x_TLB_256K		0x00000040</span>
<span class="cp">#define PPC44x_TLB_1M		0x00000050</span>
<span class="cp">#define PPC44x_TLB_16M		0x00000070</span>
<span class="cp">#define	PPC44x_TLB_256M		0x00000090</span>

<span class="cm">/* Translation fields */</span>
<span class="cp">#define PPC44x_TLB_RPN_MASK	0xfffffc00      </span><span class="cm">/* Real Page Number */</span><span class="cp"></span>
<span class="cp">#define	PPC44x_TLB_ERPN_MASK	0x0000000f</span>

<span class="cm">/* Storage attribute and access control fields */</span>
<span class="cp">#define PPC44x_TLB_ATTR_MASK	0x0000ff80</span>
<span class="cp">#define PPC44x_TLB_U0		0x00008000      </span><span class="cm">/* User 0 */</span><span class="cp"></span>
<span class="cp">#define PPC44x_TLB_U1		0x00004000      </span><span class="cm">/* User 1 */</span><span class="cp"></span>
<span class="cp">#define PPC44x_TLB_U2		0x00002000      </span><span class="cm">/* User 2 */</span><span class="cp"></span>
<span class="cp">#define PPC44x_TLB_U3		0x00001000      </span><span class="cm">/* User 3 */</span><span class="cp"></span>
<span class="cp">#define PPC44x_TLB_W		0x00000800      </span><span class="cm">/* Caching is write-through */</span><span class="cp"></span>
<span class="cp">#define PPC44x_TLB_I		0x00000400      </span><span class="cm">/* Caching is inhibited */</span><span class="cp"></span>
<span class="cp">#define PPC44x_TLB_M		0x00000200      </span><span class="cm">/* Memory is coherent */</span><span class="cp"></span>
<span class="cp">#define PPC44x_TLB_G		0x00000100      </span><span class="cm">/* Memory is guarded */</span><span class="cp"></span>
<span class="cp">#define PPC44x_TLB_E		0x00000080      </span><span class="cm">/* Memory is little endian */</span><span class="cp"></span>

<span class="cp">#define PPC44x_TLB_PERM_MASK	0x0000003f</span>
<span class="cp">#define PPC44x_TLB_UX		0x00000020      </span><span class="cm">/* User execution */</span><span class="cp"></span>
<span class="cp">#define PPC44x_TLB_UW		0x00000010      </span><span class="cm">/* User write */</span><span class="cp"></span>
<span class="cp">#define PPC44x_TLB_UR		0x00000008      </span><span class="cm">/* User read */</span><span class="cp"></span>
<span class="cp">#define PPC44x_TLB_SX		0x00000004      </span><span class="cm">/* Super execution */</span><span class="cp"></span>
<span class="cp">#define PPC44x_TLB_SW		0x00000002      </span><span class="cm">/* Super write */</span><span class="cp"></span>
<span class="cp">#define PPC44x_TLB_SR		0x00000001      </span><span class="cm">/* Super read */</span><span class="cp"></span>

<span class="cm">/* Number of TLB entries */</span>
<span class="cp">#define PPC44x_TLB_SIZE		64</span>

<span class="cm">/* 47x bits */</span>
<span class="cp">#define PPC47x_MMUCR_TID	0x0000ffff</span>
<span class="cp">#define PPC47x_MMUCR_STS	0x00010000</span>

<span class="cm">/* Page identification fields */</span>
<span class="cp">#define PPC47x_TLB0_EPN_MASK	0xfffff000      </span><span class="cm">/* Effective Page Number */</span><span class="cp"></span>
<span class="cp">#define PPC47x_TLB0_VALID	0x00000800      </span><span class="cm">/* Valid flag */</span><span class="cp"></span>
<span class="cp">#define PPC47x_TLB0_TS		0x00000400	</span><span class="cm">/* Translation address space */</span><span class="cp"></span>
<span class="cp">#define PPC47x_TLB0_4K		0x00000000</span>
<span class="cp">#define PPC47x_TLB0_16K		0x00000010</span>
<span class="cp">#define PPC47x_TLB0_64K		0x00000030</span>
<span class="cp">#define PPC47x_TLB0_1M		0x00000070</span>
<span class="cp">#define PPC47x_TLB0_16M		0x000000f0</span>
<span class="cp">#define PPC47x_TLB0_256M	0x000001f0</span>
<span class="cp">#define PPC47x_TLB0_1G		0x000003f0</span>
<span class="cp">#define PPC47x_TLB0_BOLTED_R	0x00000008	</span><span class="cm">/* tlbre only */</span><span class="cp"></span>

<span class="cm">/* Translation fields */</span>
<span class="cp">#define PPC47x_TLB1_RPN_MASK	0xfffff000      </span><span class="cm">/* Real Page Number */</span><span class="cp"></span>
<span class="cp">#define PPC47x_TLB1_ERPN_MASK	0x000003ff</span>

<span class="cm">/* Storage attribute and access control fields */</span>
<span class="cp">#define PPC47x_TLB2_ATTR_MASK	0x0003ff80</span>
<span class="cp">#define PPC47x_TLB2_IL1I	0x00020000      </span><span class="cm">/* Memory is guarded */</span><span class="cp"></span>
<span class="cp">#define PPC47x_TLB2_IL1D	0x00010000      </span><span class="cm">/* Memory is guarded */</span><span class="cp"></span>
<span class="cp">#define PPC47x_TLB2_U0		0x00008000      </span><span class="cm">/* User 0 */</span><span class="cp"></span>
<span class="cp">#define PPC47x_TLB2_U1		0x00004000      </span><span class="cm">/* User 1 */</span><span class="cp"></span>
<span class="cp">#define PPC47x_TLB2_U2		0x00002000      </span><span class="cm">/* User 2 */</span><span class="cp"></span>
<span class="cp">#define PPC47x_TLB2_U3		0x00001000      </span><span class="cm">/* User 3 */</span><span class="cp"></span>
<span class="cp">#define PPC47x_TLB2_W		0x00000800      </span><span class="cm">/* Caching is write-through */</span><span class="cp"></span>
<span class="cp">#define PPC47x_TLB2_I		0x00000400      </span><span class="cm">/* Caching is inhibited */</span><span class="cp"></span>
<span class="cp">#define PPC47x_TLB2_M		0x00000200      </span><span class="cm">/* Memory is coherent */</span><span class="cp"></span>
<span class="cp">#define PPC47x_TLB2_G		0x00000100      </span><span class="cm">/* Memory is guarded */</span><span class="cp"></span>
<span class="cp">#define PPC47x_TLB2_E		0x00000080      </span><span class="cm">/* Memory is little endian */</span><span class="cp"></span>
<span class="cp">#define PPC47x_TLB2_PERM_MASK	0x0000003f</span>
<span class="cp">#define PPC47x_TLB2_UX		0x00000020      </span><span class="cm">/* User execution */</span><span class="cp"></span>
<span class="cp">#define PPC47x_TLB2_UW		0x00000010      </span><span class="cm">/* User write */</span><span class="cp"></span>
<span class="cp">#define PPC47x_TLB2_UR		0x00000008      </span><span class="cm">/* User read */</span><span class="cp"></span>
<span class="cp">#define PPC47x_TLB2_SX		0x00000004      </span><span class="cm">/* Super execution */</span><span class="cp"></span>
<span class="cp">#define PPC47x_TLB2_SW		0x00000002      </span><span class="cm">/* Super write */</span><span class="cp"></span>
<span class="cp">#define PPC47x_TLB2_SR		0x00000001      </span><span class="cm">/* Super read */</span><span class="cp"></span>
<span class="cp">#define PPC47x_TLB2_U_RWX	(PPC47x_TLB2_UX|PPC47x_TLB2_UW|PPC47x_TLB2_UR)</span>
<span class="cp">#define PPC47x_TLB2_S_RWX	(PPC47x_TLB2_SX|PPC47x_TLB2_SW|PPC47x_TLB2_SR)</span>
<span class="cp">#define PPC47x_TLB2_S_RW	(PPC47x_TLB2_SW | PPC47x_TLB2_SR)</span>
<span class="cp">#define PPC47x_TLB2_IMG		(PPC47x_TLB2_I | PPC47x_TLB2_M | PPC47x_TLB2_G)</span>

<span class="cp">#ifndef __ASSEMBLY__</span>

<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tlb_44x_hwater</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tlb_44x_index</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">id</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">active</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">vdso_base</span><span class="p">;</span>
<span class="p">}</span> <span class="n">mm_context_t</span><span class="p">;</span>

<span class="cp">#endif </span><span class="cm">/* !__ASSEMBLY__ */</span><span class="cp"></span>

<span class="cp">#ifndef CONFIG_PPC_EARLY_DEBUG_44x</span>
<span class="cp">#define PPC44x_EARLY_TLBS	1</span>
<span class="cp">#else</span>
<span class="cp">#define PPC44x_EARLY_TLBS	2</span>
<span class="cp">#define PPC44x_EARLY_DEBUG_VIRTADDR	(ASM_CONST(0xf0000000) \</span>
<span class="cp">	| (ASM_CONST(CONFIG_PPC_EARLY_DEBUG_44x_PHYSLOW) &amp; 0xffff))</span>
<span class="cp">#endif</span>

<span class="cm">/* Size of the TLBs used for pinning in lowmem */</span>
<span class="cp">#define PPC_PIN_SIZE	(1 &lt;&lt; 28)	</span><span class="cm">/* 256M */</span><span class="cp"></span>

<span class="cp">#if (PAGE_SHIFT == 12)</span>
<span class="cp">#define PPC44x_TLBE_SIZE	PPC44x_TLB_4K</span>
<span class="cp">#define PPC47x_TLBE_SIZE	PPC47x_TLB0_4K</span>
<span class="cp">#define mmu_virtual_psize	MMU_PAGE_4K</span>
<span class="cp">#elif (PAGE_SHIFT == 14)</span>
<span class="cp">#define PPC44x_TLBE_SIZE	PPC44x_TLB_16K</span>
<span class="cp">#define PPC47x_TLBE_SIZE	PPC47x_TLB0_16K</span>
<span class="cp">#define mmu_virtual_psize	MMU_PAGE_16K</span>
<span class="cp">#elif (PAGE_SHIFT == 16)</span>
<span class="cp">#define PPC44x_TLBE_SIZE	PPC44x_TLB_64K</span>
<span class="cp">#define PPC47x_TLBE_SIZE	PPC47x_TLB0_64K</span>
<span class="cp">#define mmu_virtual_psize	MMU_PAGE_64K</span>
<span class="cp">#elif (PAGE_SHIFT == 18)</span>
<span class="cp">#define PPC44x_TLBE_SIZE	PPC44x_TLB_256K</span>
<span class="cp">#define mmu_virtual_psize	MMU_PAGE_256K</span>
<span class="cp">#else</span>
<span class="cp">#error &quot;Unsupported PAGE_SIZE&quot;</span>
<span class="cp">#endif</span>

<span class="cp">#define mmu_linear_psize	MMU_PAGE_256M</span>

<span class="cp">#define PPC44x_PGD_OFF_SHIFT	(32 - PGDIR_SHIFT + PGD_T_LOG2)</span>
<span class="cp">#define PPC44x_PGD_OFF_MASK_BIT	(PGDIR_SHIFT - PGD_T_LOG2)</span>
<span class="cp">#define PPC44x_PTE_ADD_SHIFT	(32 - PGDIR_SHIFT + PTE_SHIFT + PTE_T_LOG2)</span>
<span class="cp">#define PPC44x_PTE_ADD_MASK_BIT	(32 - PTE_T_LOG2 - PTE_SHIFT)</span>

<span class="cp">#endif </span><span class="cm">/* _ASM_POWERPC_MMU_44X_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
