Notice 0: Reading LEF file:  /openLANE_flow/designs/azadi-openlane/runs/blockram-2/tmp/merged.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 442 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/azadi-openlane/runs/blockram-2/tmp/merged.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/azadi-openlane/runs/blockram-2/tmp/floorplan/7-pdn.def
Notice 0: Design: azadi_soc_top
Notice 0:     Created 137 pins.
Notice 0:     Created 93924 components and 464137 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 47733 nets and 176137 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/azadi-openlane/runs/blockram-2/tmp/floorplan/7-pdn.def
Top-level design name: azadi_soc_top
Default power net:  VPWR
Default ground net: VGND
Found a total of 1 power ports.
Found a total of 1 ground ports.
Modified power connections of 93924 cells (Remaining: 0 ).
