// Seed: 804588945
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = id_3;
  assign module_2.type_18 = 0;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    input wor id_2,
    input wand id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wand id_6,
    output tri1 id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
module module_2 (
    input tri1 id_0,
    input uwire id_1,
    input tri id_2,
    input tri id_3,
    output tri1 id_4,
    input uwire id_5,
    input wor id_6,
    input supply1 id_7,
    input wor id_8,
    output tri id_9,
    input wor id_10,
    inout tri0 id_11,
    output tri id_12,
    output tri1 id_13
);
  wire id_15;
  xor primCall (id_9, id_2, id_1, id_10, id_5, id_8, id_11, id_7, id_0, id_6, id_15, id_3);
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
