#Declare single step compile/analysis flow
#comp -single_step
#velcomp -task analyze

#veanalyze $(UVM)/src/uvm_pkg.sv ../environment/eth_env_pkg.sv ../environment/eth_reg_pkg.sv ../environment/wishbone_package.sv ../environment/wishbone_ms_driver_bfm.sv  ../environment/ethmac_if_pin.sv  ../../rtl/eth_clockgen.v ../../rtl/eth_crc.v ../../rtl/eth_fifo.v ../../rtl/eth_maccontrol.v ../../rtl/eth_macstatus.v ../../rtl/eth_miim.v ../../rtl/eth_outputcontrol.v ../../rtl/eth_random.v ../../rtl/eth_receivecontrol.v ../../rtl/eth_registers.v ../../rtl/eth_register.v ../../rtl/eth_rxaddrcheck.v ../../rtl/eth_rxcounters.v ../../rtl/eth_rxethmac.v ../../rtl/eth_rxstatem.v ../../rtl/eth_shiftreg.v ../../rtl/eth_spram_256x32.v ../../rtl/eth_transmitcontrol.v ../../rtl/eth_txcounters.v ../../rtl/eth_txethmac.v ../../rtl/eth_txstatem.v ../../rtl/eth_wishbone.v ../../rtl/eth_phy.v ../../rtl/ethmac.sv

#veanalyze -extract_hvl_info



#Solo is D1S
comp -platform D1S

comp -num_boards 1

comp -top hdl_top

comp -hvl questa 

#ICE Legacy Support enabled
comp -app legacy 

#enable mem load
rtlc -hier_read_mem

rtlc -partition_module_rtl ethmac_if_pins
rtlc -partition_module_xrtl wb_master_driver_if

rtlc -partition_module_xrtl hdl_top
rtlc -partition_module_rtl eth_mac

rtlc -aowc_opt

velsyn -KeepAlive alive.txt

