
test:     file format elf32-littleriscv
test
architecture: riscv:rv32, flags 0x00000012:
EXEC_P, HAS_SYMS
start address 0x00000000

Program Header:
    LOAD off    0x00000060 vaddr 0x00000000 paddr 0x00000000 align 2**4
         filesz 0x00000034 memsz 0x00000034 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000034  00000000  00000000  00000060  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .riscv.attributes 0000001a  00000000  00000000  00000094  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    d  .text	00000000 .text
00000000 l    d  .riscv.attributes	00000000 .riscv.attributes
00000000 g       .text	00000000 _start



Disassembly of section .text:

00000000 <_start>:
   0:	fff7d017          	auipc	zero,0xfff7d
   4:	00001097          	auipc	ra,0x1
   8:	00002117          	auipc	sp,0x2
   c:	fffff197          	auipc	gp,0xfffff
  10:	0125d217          	auipc	tp,0x125d
  14:	00212297          	auipc	t0,0x212
  18:	00011e17          	auipc	t3,0x11
  1c:	fffffe97          	auipc	t4,0xfffff
  20:	12122f17          	auipc	t5,0x12122
  24:	00000f97          	auipc	t6,0x0
	...

Disassembly of section .riscv.attributes:

00000000 <.riscv.attributes>:
   0:	1941                	addi	s2,s2,-16
   2:	0000                	unimp
   4:	7200                	flw	fs0,32(a2)
   6:	7369                	lui	t1,0xffffa
   8:	01007663          	bgeu	zero,a6,14 <_start+0x14>
   c:	0000000f          	fence	unknown,unknown
  10:	7205                	lui	tp,0xfffe1
  12:	3376                	fld	ft6,376(sp)
  14:	6932                	flw	fs2,12(sp)
  16:	7032                	flw	ft0,44(sp)
  18:	0030                	addi	a2,sp,8
