
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/hmmer_7B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000004 cycles: 3986064 heartbeat IPC: 2.50874 cumulative IPC: 2.50874 (Simulation time: 0 hr 0 min 52 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 3986064 (Simulation time: 0 hr 0 min 52 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 9239767 heartbeat IPC: 1.90342 cumulative IPC: 1.90342 (Simulation time: 0 hr 2 min 2 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 14013604 heartbeat IPC: 2.09475 cumulative IPC: 1.99451 (Simulation time: 0 hr 3 min 9 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 18549698 heartbeat IPC: 2.20454 cumulative IPC: 2.05993 (Simulation time: 0 hr 4 min 17 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 23674798 heartbeat IPC: 1.95118 cumulative IPC: 2.03162 (Simulation time: 0 hr 5 min 26 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 28001487 heartbeat IPC: 2.31124 cumulative IPC: 2.082 (Simulation time: 0 hr 6 min 32 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 32323915 heartbeat IPC: 2.31352 cumulative IPC: 2.11731 (Simulation time: 0 hr 7 min 37 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 36633632 heartbeat IPC: 2.32034 cumulative IPC: 2.14411 (Simulation time: 0 hr 8 min 40 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 40953401 heartbeat IPC: 2.31494 cumulative IPC: 2.16407 (Simulation time: 0 hr 9 min 45 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 45272442 heartbeat IPC: 2.31533 cumulative IPC: 2.1799 (Simulation time: 0 hr 10 min 51 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 49601808 heartbeat IPC: 2.30981 cumulative IPC: 2.19223 (Simulation time: 0 hr 11 min 57 sec) 
Finished CPU 0 instructions: 100000002 cycles: 45615745 cumulative IPC: 2.19223 (Simulation time: 0 hr 11 min 57 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.19223 instructions: 100000002 cycles: 45615745
cpu0_DTLB TOTAL     ACCESS:   40544364  HIT:   40530211  MISS:      14153
cpu0_DTLB LOAD      ACCESS:   32389532  HIT:   32381819  MISS:       7713
cpu0_DTLB RFO       ACCESS:    8154832  HIT:    8148392  MISS:       6440
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.3144 cycles
cpu0_ITLB TOTAL     ACCESS:     800393  HIT:     800321  MISS:         72
cpu0_ITLB LOAD      ACCESS:     800393  HIT:     800321  MISS:         72
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 21 cycles
cpu0_L1I TOTAL     ACCESS:      62123  HIT:      62018  MISS:        105
cpu0_L1I LOAD      ACCESS:      62123  HIT:      62018  MISS:        105
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 105.819 cycles
cpu0_STLB TOTAL     ACCESS:      14225  HIT:      13770  MISS:        455
cpu0_STLB LOAD      ACCESS:       7785  HIT:       7777  MISS:          8
cpu0_STLB RFO       ACCESS:       6440  HIT:       5993  MISS:        447
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 167.004 cycles
cpu0_L1D TOTAL     ACCESS:   33529198  HIT:   33059099  MISS:     470099
cpu0_L1D LOAD      ACCESS:   28671554  HIT:   28510186  MISS:     161368
cpu0_L1D RFO       ACCESS:    4857190  HIT:    4548482  MISS:     308708
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        454  HIT:        431  MISS:         23
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 235.397 cycles
cpu0_L2C TOTAL     ACCESS:     777274  HIT:     472348  MISS:     304926
cpu0_L2C LOAD      ACCESS:     161473  HIT:     149236  MISS:      12237
cpu0_L2C RFO       ACCESS:     308708  HIT:      16074  MISS:     292634
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     307070  HIT:     307023  MISS:         47
cpu0_L2C TRANSLATION ACCESS:         23  HIT:         15  MISS:          8
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 345.968 cycles
LLC TOTAL     ACCESS:     596467  HIT:     458231  MISS:     138236
LLC LOAD      ACCESS:      12236  HIT:      10898  MISS:       1338
LLC RFO       ACCESS:     292633  HIT:     216207  MISS:      76426
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     291590  HIT:     231119  MISS:      60471
LLC TRANSLATION ACCESS:          8  HIT:          7  MISS:          1
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 716.668 cycles
Insertion Distribution: 
	LOAD 0 0 3879 12 
	RFO 1724 0 38201 67220 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 60650 
	 0 0 13 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1028  ROW_BUFFER_MISS:      76734
 DBUS AVG_CONGESTED_CYCLE:    3.99448
 WQ ROW_BUFFER_HIT:       3030  ROW_BUFFER_MISS:      70171  FULL:      16710


CPU 0 Branch Prediction Accuracy: 98.9368% MPKI: 0.40856 Average ROB Occupancy at Mispredict: 252.386
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00016
BRANCH_INDIRECT: 0.00157
BRANCH_CONDITIONAL: 0.40659
BRANCH_DIRECT_CALL: 9e-05
BRANCH_INDIRECT_CALL: 3e-05
BRANCH_RETURN: 0.00012

