INFO: [VRFC 10-163] Analyzing VHDL file "/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/hardware_design/pcores/red_filter_v1_00_a/hdl/vhdl/red_filter_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity red_filter_logic
INFO: [VRFC 10-163] Analyzing VHDL file "/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/hardware_design/pcores/red_filter_v1_00_a/hdl/vhdl/red_filter_logic_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/hardware_design/pcores/red_filter_v1_00_a/hdl/vhdl/user_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity user_logic
INFO: [VRFC 10-163] Analyzing VHDL file "/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/hardware_design/pcores/red_filter_v1_00_a/hdl/vhdl/user_logic_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity user_logic_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/hardware_design/pcores/red_filter_v1_00_a/hdl/vhdl/user_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity user_logic
INFO: [VRFC 10-163] Analyzing VHDL file "/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/hardware_design/pcores/red_filter_v1_00_a/hdl/vhdl/user_logic_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity user_logic_tb
