#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000029a872178d0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000029a872ae320_0 .net "PC", 31 0, L_0000029a8732ecc0;  1 drivers
v0000029a872ae3c0_0 .net "cycles_consumed", 31 0, v0000029a872adec0_0;  1 drivers
v0000029a872acb60_0 .var "input_clk", 0 0;
v0000029a872ae500_0 .var "rst", 0 0;
S_0000029a87039f80 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000029a872178d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000029a871ec930 .functor NOR 1, v0000029a872acb60_0, v0000029a87299340_0, C4<0>, C4<0>;
L_0000029a871ecb60 .functor AND 1, v0000029a8727fb40_0, v0000029a8727faa0_0, C4<1>, C4<1>;
L_0000029a871ec4d0 .functor AND 1, L_0000029a871ecb60, L_0000029a872acc00, C4<1>, C4<1>;
L_0000029a871eb820 .functor AND 1, v0000029a8726fe80_0, v0000029a87270060_0, C4<1>, C4<1>;
L_0000029a871ed030 .functor AND 1, L_0000029a871eb820, L_0000029a872ad100, C4<1>, C4<1>;
L_0000029a871ec1c0 .functor AND 1, v0000029a8729a560_0, v0000029a872992a0_0, C4<1>, C4<1>;
L_0000029a871ecee0 .functor AND 1, L_0000029a871ec1c0, L_0000029a872ad1a0, C4<1>, C4<1>;
L_0000029a871ebb30 .functor AND 1, v0000029a8727fb40_0, v0000029a8727faa0_0, C4<1>, C4<1>;
L_0000029a871ec9a0 .functor AND 1, L_0000029a871ebb30, L_0000029a872ad380, C4<1>, C4<1>;
L_0000029a871ebcf0 .functor AND 1, v0000029a8726fe80_0, v0000029a87270060_0, C4<1>, C4<1>;
L_0000029a871ece00 .functor AND 1, L_0000029a871ebcf0, L_0000029a872ad420, C4<1>, C4<1>;
L_0000029a871ecbd0 .functor AND 1, v0000029a8729a560_0, v0000029a872992a0_0, C4<1>, C4<1>;
L_0000029a871ebc10 .functor AND 1, L_0000029a871ecbd0, L_0000029a872aff40, C4<1>, C4<1>;
L_0000029a872b4c70 .functor NOT 1, L_0000029a871ec930, C4<0>, C4<0>, C4<0>;
L_0000029a872b4490 .functor NOT 1, L_0000029a871ec930, C4<0>, C4<0>, C4<0>;
L_0000029a8731a190 .functor NOT 1, L_0000029a871ec930, C4<0>, C4<0>, C4<0>;
L_0000029a8731bb60 .functor NOT 1, L_0000029a871ec930, C4<0>, C4<0>, C4<0>;
L_0000029a8731bd20 .functor NOT 1, L_0000029a871ec930, C4<0>, C4<0>, C4<0>;
L_0000029a8732ecc0 .functor BUFZ 32, v0000029a87298080_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029a8729b280_0 .net "EX1_ALU_OPER1", 31 0, L_0000029a872b5d10;  1 drivers
v0000029a8729c220_0 .net "EX1_ALU_OPER2", 31 0, L_0000029a8731a580;  1 drivers
v0000029a8729bfa0_0 .net "EX1_PC", 31 0, v0000029a8727e1a0_0;  1 drivers
v0000029a8729cae0_0 .net "EX1_PFC", 31 0, v0000029a8727d160_0;  1 drivers
v0000029a8729ab00_0 .net "EX1_PFC_to_IF", 31 0, L_0000029a872b1ca0;  1 drivers
v0000029a8729b8c0_0 .net "EX1_forward_to_B", 31 0, v0000029a8727dd40_0;  1 drivers
v0000029a8729b460_0 .net "EX1_is_beq", 0 0, v0000029a8727cc60_0;  1 drivers
v0000029a8729bd20_0 .net "EX1_is_bne", 0 0, v0000029a8727d8e0_0;  1 drivers
v0000029a8729ae20_0 .net "EX1_is_jal", 0 0, v0000029a8727e2e0_0;  1 drivers
v0000029a8729c360_0 .net "EX1_is_jr", 0 0, v0000029a8727dfc0_0;  1 drivers
v0000029a8729b960_0 .net "EX1_is_oper2_immed", 0 0, v0000029a8727e740_0;  1 drivers
v0000029a8729bc80_0 .net "EX1_memread", 0 0, v0000029a8727e380_0;  1 drivers
v0000029a8729b320_0 .net "EX1_memwrite", 0 0, v0000029a8727d840_0;  1 drivers
v0000029a8729a9c0_0 .net "EX1_opcode", 11 0, v0000029a8727c9e0_0;  1 drivers
v0000029a8729b640_0 .net "EX1_predicted", 0 0, v0000029a8727ea60_0;  1 drivers
v0000029a8729c680_0 .net "EX1_rd_ind", 4 0, v0000029a8727d980_0;  1 drivers
v0000029a8729c400_0 .net "EX1_rd_indzero", 0 0, v0000029a8727e560_0;  1 drivers
v0000029a8729cd60_0 .net "EX1_regwrite", 0 0, v0000029a8727d340_0;  1 drivers
v0000029a8729af60_0 .net "EX1_rs1", 31 0, v0000029a8727ca80_0;  1 drivers
v0000029a8729c4a0_0 .net "EX1_rs1_ind", 4 0, v0000029a8727e420_0;  1 drivers
v0000029a8729c720_0 .net "EX1_rs2", 31 0, v0000029a8727d5c0_0;  1 drivers
v0000029a8729bbe0_0 .net "EX1_rs2_ind", 4 0, v0000029a8727e600_0;  1 drivers
v0000029a8729b3c0_0 .net "EX1_rs2_out", 31 0, L_0000029a8731a970;  1 drivers
v0000029a8729b780_0 .net "EX2_ALU_OPER1", 31 0, v0000029a872805e0_0;  1 drivers
v0000029a8729b6e0_0 .net "EX2_ALU_OPER2", 31 0, v0000029a87280540_0;  1 drivers
v0000029a8729be60_0 .net "EX2_ALU_OUT", 31 0, L_0000029a872b3b40;  1 drivers
v0000029a8729c540_0 .net "EX2_PC", 31 0, v0000029a8727f000_0;  1 drivers
v0000029a8729b000_0 .net "EX2_PFC_to_IF", 31 0, v0000029a8727f320_0;  1 drivers
v0000029a8729cfe0_0 .net "EX2_forward_to_B", 31 0, v0000029a8727f780_0;  1 drivers
v0000029a8729b0a0_0 .net "EX2_is_beq", 0 0, v0000029a8727f140_0;  1 drivers
v0000029a8729aec0_0 .net "EX2_is_bne", 0 0, v0000029a8727f1e0_0;  1 drivers
v0000029a8729ad80_0 .net "EX2_is_jal", 0 0, v0000029a8727f280_0;  1 drivers
v0000029a8729c040_0 .net "EX2_is_jr", 0 0, v0000029a8727f3c0_0;  1 drivers
v0000029a8729aba0_0 .net "EX2_is_oper2_immed", 0 0, v0000029a8727f500_0;  1 drivers
v0000029a8729b140_0 .net "EX2_memread", 0 0, v0000029a8727f5a0_0;  1 drivers
v0000029a8729b820_0 .net "EX2_memwrite", 0 0, v0000029a8727f820_0;  1 drivers
v0000029a8729bf00_0 .net "EX2_opcode", 11 0, v0000029a8727f8c0_0;  1 drivers
v0000029a8729ba00_0 .net "EX2_predicted", 0 0, v0000029a8727f960_0;  1 drivers
v0000029a8729c5e0_0 .net "EX2_rd_ind", 4 0, v0000029a8727fa00_0;  1 drivers
v0000029a8729bdc0_0 .net "EX2_rd_indzero", 0 0, v0000029a8727faa0_0;  1 drivers
v0000029a8729c7c0_0 .net "EX2_regwrite", 0 0, v0000029a8727fb40_0;  1 drivers
v0000029a8729cf40_0 .net "EX2_rs1", 31 0, v0000029a8727fbe0_0;  1 drivers
v0000029a8729b1e0_0 .net "EX2_rs1_ind", 4 0, v0000029a8727fc80_0;  1 drivers
v0000029a8729b500_0 .net "EX2_rs2_ind", 4 0, v0000029a8727fdc0_0;  1 drivers
v0000029a8729b5a0_0 .net "EX2_rs2_out", 31 0, v0000029a87283e30_0;  1 drivers
v0000029a8729c860_0 .net "ID_INST", 31 0, v0000029a87282d50_0;  1 drivers
v0000029a8729c900_0 .net "ID_PC", 31 0, v0000029a87296000_0;  1 drivers
v0000029a8729c9a0_0 .net "ID_PFC_to_EX", 31 0, L_0000029a872af180;  1 drivers
v0000029a8729ca40_0 .net "ID_PFC_to_IF", 31 0, L_0000029a872b0300;  1 drivers
v0000029a8729baa0_0 .net "ID_forward_to_B", 31 0, L_0000029a872ae8c0;  1 drivers
v0000029a8729cb80_0 .net "ID_is_beq", 0 0, L_0000029a872afea0;  1 drivers
v0000029a8729ccc0_0 .net "ID_is_bne", 0 0, L_0000029a872b0620;  1 drivers
v0000029a8729bb40_0 .net "ID_is_j", 0 0, L_0000029a872b1200;  1 drivers
v0000029a8729ce00_0 .net "ID_is_jal", 0 0, L_0000029a872b18e0;  1 drivers
v0000029a8729cea0_0 .net "ID_is_jr", 0 0, L_0000029a872b3140;  1 drivers
v0000029a8729d080_0 .net "ID_is_oper2_immed", 0 0, L_0000029a872b4730;  1 drivers
v0000029a8729a920_0 .net "ID_memread", 0 0, L_0000029a872b1480;  1 drivers
v0000029a8729ac40_0 .net "ID_memwrite", 0 0, L_0000029a872b2e20;  1 drivers
v0000029a8729ace0_0 .net "ID_opcode", 11 0, v0000029a87296e60_0;  1 drivers
v0000029a8729d760_0 .net "ID_predicted", 0 0, v0000029a872857d0_0;  1 drivers
v0000029a8729d800_0 .net "ID_rd_ind", 4 0, v0000029a87297220_0;  1 drivers
v0000029a8729d120_0 .net "ID_regwrite", 0 0, L_0000029a872b2a60;  1 drivers
v0000029a8729d300_0 .net "ID_rs1", 31 0, v0000029a87288a70_0;  1 drivers
v0000029a8729d3a0_0 .net "ID_rs1_ind", 4 0, v0000029a87295ce0_0;  1 drivers
v0000029a8729d440_0 .net "ID_rs2", 31 0, v0000029a87288e30_0;  1 drivers
v0000029a8729d4e0_0 .net "ID_rs2_ind", 4 0, v0000029a87297f40_0;  1 drivers
v0000029a8729d580_0 .net "IF_INST", 31 0, L_0000029a872b4dc0;  1 drivers
v0000029a8729d620_0 .net "IF_pc", 31 0, v0000029a87298080_0;  1 drivers
v0000029a8729d1c0_0 .net "MEM_ALU_OUT", 31 0, v0000029a87270d80_0;  1 drivers
v0000029a8729d260_0 .net "MEM_Data_mem_out", 31 0, v0000029a87298da0_0;  1 drivers
v0000029a8729d6c0_0 .net "MEM_memread", 0 0, v0000029a872706a0_0;  1 drivers
v0000029a872adf60_0 .net "MEM_memwrite", 0 0, v0000029a87270240_0;  1 drivers
v0000029a872adb00_0 .net "MEM_opcode", 11 0, v0000029a8726fd40_0;  1 drivers
v0000029a872ad880_0 .net "MEM_rd_ind", 4 0, v0000029a8726fde0_0;  1 drivers
v0000029a872ad9c0_0 .net "MEM_rd_indzero", 0 0, v0000029a87270060_0;  1 drivers
v0000029a872ad600_0 .net "MEM_regwrite", 0 0, v0000029a8726fe80_0;  1 drivers
v0000029a872ad6a0_0 .net "MEM_rs2", 31 0, v0000029a8726fa20_0;  1 drivers
v0000029a872ae460_0 .net "PC", 31 0, L_0000029a8732ecc0;  alias, 1 drivers
v0000029a872ae140_0 .net "STALL_ID1_FLUSH", 0 0, v0000029a87283bb0_0;  1 drivers
v0000029a872ae1e0_0 .net "STALL_ID2_FLUSH", 0 0, v0000029a87283cf0_0;  1 drivers
v0000029a872ada60_0 .net "STALL_IF_FLUSH", 0 0, v0000029a87286450_0;  1 drivers
v0000029a872ae640_0 .net "WB_ALU_OUT", 31 0, v0000029a87299020_0;  1 drivers
v0000029a872ac200_0 .net "WB_Data_mem_out", 31 0, v0000029a87299e80_0;  1 drivers
v0000029a872ac840_0 .net "WB_memread", 0 0, v0000029a8729a060_0;  1 drivers
v0000029a872ac0c0_0 .net "WB_rd_ind", 4 0, v0000029a87299200_0;  1 drivers
v0000029a872adba0_0 .net "WB_rd_indzero", 0 0, v0000029a872992a0_0;  1 drivers
v0000029a872ad560_0 .net "WB_regwrite", 0 0, v0000029a8729a560_0;  1 drivers
v0000029a872ad920_0 .net "Wrong_prediction", 0 0, L_0000029a8731be70;  1 drivers
v0000029a872ae5a0_0 .net *"_ivl_1", 0 0, L_0000029a871ecb60;  1 drivers
v0000029a872abee0_0 .net *"_ivl_13", 0 0, L_0000029a871ec1c0;  1 drivers
v0000029a872ac020_0 .net *"_ivl_14", 0 0, L_0000029a872ad1a0;  1 drivers
v0000029a872acde0_0 .net *"_ivl_19", 0 0, L_0000029a871ebb30;  1 drivers
v0000029a872ace80_0 .net *"_ivl_2", 0 0, L_0000029a872acc00;  1 drivers
v0000029a872ac160_0 .net *"_ivl_20", 0 0, L_0000029a872ad380;  1 drivers
v0000029a872ac480_0 .net *"_ivl_25", 0 0, L_0000029a871ebcf0;  1 drivers
v0000029a872ac5c0_0 .net *"_ivl_26", 0 0, L_0000029a872ad420;  1 drivers
v0000029a872ae280_0 .net *"_ivl_31", 0 0, L_0000029a871ecbd0;  1 drivers
v0000029a872ad7e0_0 .net *"_ivl_32", 0 0, L_0000029a872aff40;  1 drivers
v0000029a872ad240_0 .net *"_ivl_40", 31 0, L_0000029a872b1160;  1 drivers
L_0000029a872d0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a872ac2a0_0 .net *"_ivl_43", 26 0, L_0000029a872d0c58;  1 drivers
L_0000029a872d0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a872adc40_0 .net/2u *"_ivl_44", 31 0, L_0000029a872d0ca0;  1 drivers
v0000029a872ac8e0_0 .net *"_ivl_52", 31 0, L_0000029a8731f110;  1 drivers
L_0000029a872d0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a872ad060_0 .net *"_ivl_55", 26 0, L_0000029a872d0d30;  1 drivers
L_0000029a872d0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a872adce0_0 .net/2u *"_ivl_56", 31 0, L_0000029a872d0d78;  1 drivers
v0000029a872ac520_0 .net *"_ivl_7", 0 0, L_0000029a871eb820;  1 drivers
v0000029a872add80_0 .net *"_ivl_8", 0 0, L_0000029a872ad100;  1 drivers
v0000029a872ad740_0 .net "alu_selA", 1 0, L_0000029a872ad2e0;  1 drivers
v0000029a872ade20_0 .net "alu_selB", 1 0, L_0000029a872aee60;  1 drivers
v0000029a872ac660_0 .net "clk", 0 0, L_0000029a871ec930;  1 drivers
v0000029a872adec0_0 .var "cycles_consumed", 31 0;
v0000029a872acf20_0 .net "exhaz", 0 0, L_0000029a871ed030;  1 drivers
v0000029a872abf80_0 .net "exhaz2", 0 0, L_0000029a871ece00;  1 drivers
v0000029a872ac700_0 .net "hlt", 0 0, v0000029a87299340_0;  1 drivers
v0000029a872aca20_0 .net "idhaz", 0 0, L_0000029a871ec4d0;  1 drivers
v0000029a872ac340_0 .net "idhaz2", 0 0, L_0000029a871ec9a0;  1 drivers
v0000029a872ac7a0_0 .net "if_id_write", 0 0, v0000029a87288110_0;  1 drivers
v0000029a872ae000_0 .net "input_clk", 0 0, v0000029a872acb60_0;  1 drivers
v0000029a872ad4c0_0 .net "is_branch_and_taken", 0 0, L_0000029a872b4ff0;  1 drivers
v0000029a872acd40_0 .net "memhaz", 0 0, L_0000029a871ecee0;  1 drivers
v0000029a872acfc0_0 .net "memhaz2", 0 0, L_0000029a871ebc10;  1 drivers
v0000029a872ac980_0 .net "pc_src", 2 0, L_0000029a872aec80;  1 drivers
v0000029a872acca0_0 .net "pc_write", 0 0, v0000029a872864f0_0;  1 drivers
v0000029a872acac0_0 .net "rst", 0 0, v0000029a872ae500_0;  1 drivers
v0000029a872ac3e0_0 .net "store_rs2_forward", 1 0, L_0000029a872affe0;  1 drivers
v0000029a872ae0a0_0 .net "wdata_to_reg_file", 31 0, L_0000029a8731be00;  1 drivers
E_0000029a87209390/0 .event negedge, v0000029a872859b0_0;
E_0000029a87209390/1 .event posedge, v0000029a87270740_0;
E_0000029a87209390 .event/or E_0000029a87209390/0, E_0000029a87209390/1;
L_0000029a872acc00 .cmp/eq 5, v0000029a8727fa00_0, v0000029a8727e420_0;
L_0000029a872ad100 .cmp/eq 5, v0000029a8726fde0_0, v0000029a8727e420_0;
L_0000029a872ad1a0 .cmp/eq 5, v0000029a87299200_0, v0000029a8727e420_0;
L_0000029a872ad380 .cmp/eq 5, v0000029a8727fa00_0, v0000029a8727e600_0;
L_0000029a872ad420 .cmp/eq 5, v0000029a8726fde0_0, v0000029a8727e600_0;
L_0000029a872aff40 .cmp/eq 5, v0000029a87299200_0, v0000029a8727e600_0;
L_0000029a872b1160 .concat [ 5 27 0 0], v0000029a87297220_0, L_0000029a872d0c58;
L_0000029a872b1d40 .cmp/ne 32, L_0000029a872b1160, L_0000029a872d0ca0;
L_0000029a8731f110 .concat [ 5 27 0 0], v0000029a8727fa00_0, L_0000029a872d0d30;
L_0000029a8731eb70 .cmp/ne 32, L_0000029a8731f110, L_0000029a872d0d78;
S_0000029a870496a0 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000029a87039f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000029a871eb900 .functor NOT 1, L_0000029a871ed030, C4<0>, C4<0>, C4<0>;
L_0000029a871ec230 .functor AND 1, L_0000029a871ecee0, L_0000029a871eb900, C4<1>, C4<1>;
L_0000029a871ecaf0 .functor OR 1, L_0000029a871ec4d0, L_0000029a871ec230, C4<0>, C4<0>;
L_0000029a871eb970 .functor OR 1, L_0000029a871ec4d0, L_0000029a871ed030, C4<0>, C4<0>;
v0000029a872062c0_0 .net *"_ivl_12", 0 0, L_0000029a871eb970;  1 drivers
v0000029a87205640_0 .net *"_ivl_2", 0 0, L_0000029a871eb900;  1 drivers
v0000029a87206e00_0 .net *"_ivl_5", 0 0, L_0000029a871ec230;  1 drivers
v0000029a87205b40_0 .net *"_ivl_7", 0 0, L_0000029a871ecaf0;  1 drivers
v0000029a872064a0_0 .net "alu_selA", 1 0, L_0000029a872ad2e0;  alias, 1 drivers
v0000029a872073a0_0 .net "exhaz", 0 0, L_0000029a871ed030;  alias, 1 drivers
v0000029a87205d20_0 .net "idhaz", 0 0, L_0000029a871ec4d0;  alias, 1 drivers
v0000029a87206fe0_0 .net "memhaz", 0 0, L_0000029a871ecee0;  alias, 1 drivers
L_0000029a872ad2e0 .concat8 [ 1 1 0 0], L_0000029a871ecaf0, L_0000029a871eb970;
S_0000029a87006000 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000029a87039f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000029a871ec310 .functor NOT 1, L_0000029a871ece00, C4<0>, C4<0>, C4<0>;
L_0000029a871ec380 .functor AND 1, L_0000029a871ebc10, L_0000029a871ec310, C4<1>, C4<1>;
L_0000029a871ebba0 .functor OR 1, L_0000029a871ec9a0, L_0000029a871ec380, C4<0>, C4<0>;
L_0000029a871ec770 .functor NOT 1, v0000029a8727e740_0, C4<0>, C4<0>, C4<0>;
L_0000029a871ecd20 .functor AND 1, L_0000029a871ebba0, L_0000029a871ec770, C4<1>, C4<1>;
L_0000029a871ece70 .functor OR 1, L_0000029a871ec9a0, L_0000029a871ece00, C4<0>, C4<0>;
L_0000029a871ecf50 .functor NOT 1, v0000029a8727e740_0, C4<0>, C4<0>, C4<0>;
L_0000029a871ed0a0 .functor AND 1, L_0000029a871ece70, L_0000029a871ecf50, C4<1>, C4<1>;
v0000029a87206540_0 .net "EX1_is_oper2_immed", 0 0, v0000029a8727e740_0;  alias, 1 drivers
v0000029a87206720_0 .net *"_ivl_11", 0 0, L_0000029a871ecd20;  1 drivers
v0000029a87206860_0 .net *"_ivl_16", 0 0, L_0000029a871ece70;  1 drivers
v0000029a872065e0_0 .net *"_ivl_17", 0 0, L_0000029a871ecf50;  1 drivers
v0000029a87206900_0 .net *"_ivl_2", 0 0, L_0000029a871ec310;  1 drivers
v0000029a87206680_0 .net *"_ivl_20", 0 0, L_0000029a871ed0a0;  1 drivers
v0000029a87206ae0_0 .net *"_ivl_5", 0 0, L_0000029a871ec380;  1 drivers
v0000029a87206c20_0 .net *"_ivl_7", 0 0, L_0000029a871ebba0;  1 drivers
v0000029a87206cc0_0 .net *"_ivl_8", 0 0, L_0000029a871ec770;  1 drivers
v0000029a87206d60_0 .net "alu_selB", 1 0, L_0000029a872aee60;  alias, 1 drivers
v0000029a87206f40_0 .net "exhaz", 0 0, L_0000029a871ece00;  alias, 1 drivers
v0000029a872056e0_0 .net "idhaz", 0 0, L_0000029a871ec9a0;  alias, 1 drivers
v0000029a87207080_0 .net "memhaz", 0 0, L_0000029a871ebc10;  alias, 1 drivers
L_0000029a872aee60 .concat8 [ 1 1 0 0], L_0000029a871ecd20, L_0000029a871ed0a0;
S_0000029a87006190 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000029a87039f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000029a871ed1f0 .functor NOT 1, L_0000029a871ece00, C4<0>, C4<0>, C4<0>;
L_0000029a871ed490 .functor AND 1, L_0000029a871ebc10, L_0000029a871ed1f0, C4<1>, C4<1>;
L_0000029a871ed500 .functor OR 1, L_0000029a871ec9a0, L_0000029a871ed490, C4<0>, C4<0>;
L_0000029a871ed260 .functor OR 1, L_0000029a871ec9a0, L_0000029a871ece00, C4<0>, C4<0>;
v0000029a872071c0_0 .net *"_ivl_12", 0 0, L_0000029a871ed260;  1 drivers
v0000029a87207260_0 .net *"_ivl_2", 0 0, L_0000029a871ed1f0;  1 drivers
v0000029a87207440_0 .net *"_ivl_5", 0 0, L_0000029a871ed490;  1 drivers
v0000029a87205820_0 .net *"_ivl_7", 0 0, L_0000029a871ed500;  1 drivers
v0000029a872058c0_0 .net "exhaz", 0 0, L_0000029a871ece00;  alias, 1 drivers
v0000029a87191210_0 .net "idhaz", 0 0, L_0000029a871ec9a0;  alias, 1 drivers
v0000029a87192cf0_0 .net "memhaz", 0 0, L_0000029a871ebc10;  alias, 1 drivers
v0000029a87191990_0 .net "store_rs2_forward", 1 0, L_0000029a872affe0;  alias, 1 drivers
L_0000029a872affe0 .concat8 [ 1 1 0 0], L_0000029a871ed500, L_0000029a871ed260;
S_0000029a870c69c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_0000029a87039f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000029a87191c10_0 .net "EX_ALU_OUT", 31 0, L_0000029a872b3b40;  alias, 1 drivers
v0000029a8716d7d0_0 .net "EX_memread", 0 0, v0000029a8727f5a0_0;  alias, 1 drivers
v0000029a8716e3b0_0 .net "EX_memwrite", 0 0, v0000029a8727f820_0;  alias, 1 drivers
v0000029a8726f8e0_0 .net "EX_opcode", 11 0, v0000029a8727f8c0_0;  alias, 1 drivers
v0000029a8726f980_0 .net "EX_rd_ind", 4 0, v0000029a8727fa00_0;  alias, 1 drivers
v0000029a8726fca0_0 .net "EX_rd_indzero", 0 0, L_0000029a8731eb70;  1 drivers
v0000029a87270600_0 .net "EX_regwrite", 0 0, v0000029a8727fb40_0;  alias, 1 drivers
v0000029a872707e0_0 .net "EX_rs2_out", 31 0, v0000029a87283e30_0;  alias, 1 drivers
v0000029a87270d80_0 .var "MEM_ALU_OUT", 31 0;
v0000029a872706a0_0 .var "MEM_memread", 0 0;
v0000029a87270240_0 .var "MEM_memwrite", 0 0;
v0000029a8726fd40_0 .var "MEM_opcode", 11 0;
v0000029a8726fde0_0 .var "MEM_rd_ind", 4 0;
v0000029a87270060_0 .var "MEM_rd_indzero", 0 0;
v0000029a8726fe80_0 .var "MEM_regwrite", 0 0;
v0000029a8726fa20_0 .var "MEM_rs2", 31 0;
v0000029a87270420_0 .net "clk", 0 0, L_0000029a8731bb60;  1 drivers
v0000029a87270740_0 .net "rst", 0 0, v0000029a872ae500_0;  alias, 1 drivers
E_0000029a87209410 .event posedge, v0000029a87270740_0, v0000029a87270420_0;
S_0000029a870c6b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000029a87039f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000029a87011470 .param/l "add" 0 9 6, C4<000000100000>;
P_0000029a870114a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000029a870114e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000029a87011518 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000029a87011550 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000029a87011588 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000029a870115c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000029a870115f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000029a87011630 .param/l "j" 0 9 19, C4<000010000000>;
P_0000029a87011668 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000029a870116a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000029a870116d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000029a87011710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000029a87011748 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000029a87011780 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000029a870117b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000029a870117f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000029a87011828 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000029a87011860 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000029a87011898 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000029a870118d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000029a87011908 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000029a87011940 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000029a87011978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000029a870119b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000029a8731add0 .functor XOR 1, L_0000029a8731ac80, v0000029a8727f960_0, C4<0>, C4<0>;
L_0000029a8731aeb0 .functor NOT 1, L_0000029a8731add0, C4<0>, C4<0>, C4<0>;
L_0000029a8731bc40 .functor OR 1, v0000029a872ae500_0, L_0000029a8731aeb0, C4<0>, C4<0>;
L_0000029a8731be70 .functor NOT 1, L_0000029a8731bc40, C4<0>, C4<0>, C4<0>;
v0000029a87273cb0_0 .net "ALU_OP", 3 0, v0000029a87272450_0;  1 drivers
v0000029a872749d0_0 .net "BranchDecision", 0 0, L_0000029a8731ac80;  1 drivers
v0000029a872744d0_0 .net "CF", 0 0, v0000029a87272310_0;  1 drivers
v0000029a87273d50_0 .net "EX_opcode", 11 0, v0000029a8727f8c0_0;  alias, 1 drivers
v0000029a87273df0_0 .net "Wrong_prediction", 0 0, L_0000029a8731be70;  alias, 1 drivers
v0000029a87274bb0_0 .net "ZF", 0 0, L_0000029a8731af20;  1 drivers
L_0000029a872d0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000029a872746b0_0 .net/2u *"_ivl_0", 31 0, L_0000029a872d0ce8;  1 drivers
v0000029a87274250_0 .net *"_ivl_11", 0 0, L_0000029a8731bc40;  1 drivers
v0000029a87274390_0 .net *"_ivl_2", 31 0, L_0000029a872b24c0;  1 drivers
v0000029a87273e90_0 .net *"_ivl_6", 0 0, L_0000029a8731add0;  1 drivers
v0000029a87274750_0 .net *"_ivl_8", 0 0, L_0000029a8731aeb0;  1 drivers
v0000029a872747f0_0 .net "alu_out", 31 0, L_0000029a872b3b40;  alias, 1 drivers
v0000029a87273b70_0 .net "alu_outw", 31 0, v0000029a87273490_0;  1 drivers
v0000029a87273a30_0 .net "is_beq", 0 0, v0000029a8727f140_0;  alias, 1 drivers
v0000029a87273c10_0 .net "is_bne", 0 0, v0000029a8727f1e0_0;  alias, 1 drivers
v0000029a872742f0_0 .net "is_jal", 0 0, v0000029a8727f280_0;  alias, 1 drivers
v0000029a87273f30_0 .net "oper1", 31 0, v0000029a872805e0_0;  alias, 1 drivers
v0000029a87274890_0 .net "oper2", 31 0, v0000029a87280540_0;  alias, 1 drivers
v0000029a87274930_0 .net "pc", 31 0, v0000029a8727f000_0;  alias, 1 drivers
v0000029a87273850_0 .net "predicted", 0 0, v0000029a8727f960_0;  alias, 1 drivers
v0000029a87274a70_0 .net "rst", 0 0, v0000029a872ae500_0;  alias, 1 drivers
L_0000029a872b24c0 .arith/sum 32, v0000029a8727f000_0, L_0000029a872d0ce8;
L_0000029a872b3b40 .functor MUXZ 32, v0000029a87273490_0, L_0000029a872b24c0, v0000029a8727f280_0, C4<>;
S_0000029a87029ad0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000029a870c6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000029a8731ab30 .functor AND 1, v0000029a8727f140_0, L_0000029a8731b8c0, C4<1>, C4<1>;
L_0000029a8731ac10 .functor NOT 1, L_0000029a8731b8c0, C4<0>, C4<0>, C4<0>;
L_0000029a8731b9a0 .functor AND 1, v0000029a8727f1e0_0, L_0000029a8731ac10, C4<1>, C4<1>;
L_0000029a8731ac80 .functor OR 1, L_0000029a8731ab30, L_0000029a8731b9a0, C4<0>, C4<0>;
v0000029a87272590_0 .net "BranchDecision", 0 0, L_0000029a8731ac80;  alias, 1 drivers
v0000029a87271e10_0 .net *"_ivl_2", 0 0, L_0000029a8731ac10;  1 drivers
v0000029a87272ef0_0 .net "is_beq", 0 0, v0000029a8727f140_0;  alias, 1 drivers
v0000029a87271c30_0 .net "is_beq_taken", 0 0, L_0000029a8731ab30;  1 drivers
v0000029a872735d0_0 .net "is_bne", 0 0, v0000029a8727f1e0_0;  alias, 1 drivers
v0000029a87272130_0 .net "is_bne_taken", 0 0, L_0000029a8731b9a0;  1 drivers
v0000029a872714b0_0 .net "is_eq", 0 0, L_0000029a8731b8c0;  1 drivers
v0000029a87272f90_0 .net "oper1", 31 0, v0000029a872805e0_0;  alias, 1 drivers
v0000029a87273170_0 .net "oper2", 31 0, v0000029a87280540_0;  alias, 1 drivers
S_0000029a87029c60 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000029a87029ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000029a8731acf0 .functor XOR 1, L_0000029a872b3820, L_0000029a872b38c0, C4<0>, C4<0>;
L_0000029a8731b770 .functor XOR 1, L_0000029a872b3be0, L_0000029a872b3780, C4<0>, C4<0>;
L_0000029a8731a3c0 .functor XOR 1, L_0000029a872b3960, L_0000029a872b3a00, C4<0>, C4<0>;
L_0000029a8731b5b0 .functor XOR 1, L_0000029a872b36e0, L_0000029a872b3d20, C4<0>, C4<0>;
L_0000029a8731b930 .functor XOR 1, L_0000029a872b3aa0, L_0000029a872b3c80, C4<0>, C4<0>;
L_0000029a8731b230 .functor XOR 1, L_0000029a872b3dc0, L_0000029a87324f70, C4<0>, C4<0>;
L_0000029a8731b000 .functor XOR 1, L_0000029a87325290, L_0000029a87324070, C4<0>, C4<0>;
L_0000029a8731b540 .functor XOR 1, L_0000029a87324a70, L_0000029a87324930, C4<0>, C4<0>;
L_0000029a8731baf0 .functor XOR 1, L_0000029a87323f30, L_0000029a87323ad0, C4<0>, C4<0>;
L_0000029a8731a510 .functor XOR 1, L_0000029a873242f0, L_0000029a87323350, C4<0>, C4<0>;
L_0000029a8731b150 .functor XOR 1, L_0000029a87324110, L_0000029a873249d0, C4<0>, C4<0>;
L_0000029a8731b2a0 .functor XOR 1, L_0000029a87324250, L_0000029a87323210, C4<0>, C4<0>;
L_0000029a8731b380 .functor XOR 1, L_0000029a873247f0, L_0000029a87324390, C4<0>, C4<0>;
L_0000029a8731a200 .functor XOR 1, L_0000029a87324b10, L_0000029a87323e90, C4<0>, C4<0>;
L_0000029a8731aa50 .functor XOR 1, L_0000029a87323670, L_0000029a87325330, C4<0>, C4<0>;
L_0000029a8731b310 .functor XOR 1, L_0000029a873241b0, L_0000029a87324bb0, C4<0>, C4<0>;
L_0000029a8731a890 .functor XOR 1, L_0000029a87323fd0, L_0000029a873253d0, C4<0>, C4<0>;
L_0000029a8731a6d0 .functor XOR 1, L_0000029a87324d90, L_0000029a87323530, C4<0>, C4<0>;
L_0000029a8731ba10 .functor XOR 1, L_0000029a873235d0, L_0000029a873255b0, C4<0>, C4<0>;
L_0000029a8731ad60 .functor XOR 1, L_0000029a87325650, L_0000029a87325470, C4<0>, C4<0>;
L_0000029a8731b3f0 .functor XOR 1, L_0000029a87323cb0, L_0000029a873230d0, C4<0>, C4<0>;
L_0000029a8731a9e0 .functor XOR 1, L_0000029a87324c50, L_0000029a87324cf0, C4<0>, C4<0>;
L_0000029a8731b620 .functor XOR 1, L_0000029a873256f0, L_0000029a87325510, C4<0>, C4<0>;
L_0000029a8731b700 .functor XOR 1, L_0000029a87324e30, L_0000029a87323170, C4<0>, C4<0>;
L_0000029a8731a740 .functor XOR 1, L_0000029a87323c10, L_0000029a87323710, C4<0>, C4<0>;
L_0000029a87319fd0 .functor XOR 1, L_0000029a87325010, L_0000029a87324430, C4<0>, C4<0>;
L_0000029a8731b850 .functor XOR 1, L_0000029a87323d50, L_0000029a87324ed0, C4<0>, C4<0>;
L_0000029a8731a7b0 .functor XOR 1, L_0000029a873237b0, L_0000029a873233f0, C4<0>, C4<0>;
L_0000029a8731af90 .functor XOR 1, L_0000029a873244d0, L_0000029a87322f90, C4<0>, C4<0>;
L_0000029a8731a040 .functor XOR 1, L_0000029a87323490, L_0000029a87324570, C4<0>, C4<0>;
L_0000029a8731a900 .functor XOR 1, L_0000029a87324610, L_0000029a873246b0, C4<0>, C4<0>;
L_0000029a8731aac0 .functor XOR 1, L_0000029a873250b0, L_0000029a87324750, C4<0>, C4<0>;
L_0000029a8731b8c0/0/0 .functor OR 1, L_0000029a873232b0, L_0000029a87325150, L_0000029a87323030, L_0000029a87323850;
L_0000029a8731b8c0/0/4 .functor OR 1, L_0000029a873238f0, L_0000029a87323990, L_0000029a87323df0, L_0000029a87323a30;
L_0000029a8731b8c0/0/8 .functor OR 1, L_0000029a87323b70, L_0000029a87324890, L_0000029a87325bf0, L_0000029a87325d30;
L_0000029a8731b8c0/0/12 .functor OR 1, L_0000029a87325790, L_0000029a87325970, L_0000029a87325ab0, L_0000029a87325a10;
L_0000029a8731b8c0/0/16 .functor OR 1, L_0000029a87325dd0, L_0000029a87325830, L_0000029a87325b50, L_0000029a873258d0;
L_0000029a8731b8c0/0/20 .functor OR 1, L_0000029a87325c90, L_0000029a87325e70, L_0000029a8731e3f0, L_0000029a8731f610;
L_0000029a8731b8c0/0/24 .functor OR 1, L_0000029a8731e030, L_0000029a8731e670, L_0000029a8731ed50, L_0000029a8731f4d0;
L_0000029a8731b8c0/0/28 .functor OR 1, L_0000029a8731ecb0, L_0000029a8731f930, L_0000029a8731e350, L_0000029a8731e990;
L_0000029a8731b8c0/1/0 .functor OR 1, L_0000029a8731b8c0/0/0, L_0000029a8731b8c0/0/4, L_0000029a8731b8c0/0/8, L_0000029a8731b8c0/0/12;
L_0000029a8731b8c0/1/4 .functor OR 1, L_0000029a8731b8c0/0/16, L_0000029a8731b8c0/0/20, L_0000029a8731b8c0/0/24, L_0000029a8731b8c0/0/28;
L_0000029a8731b8c0 .functor NOR 1, L_0000029a8731b8c0/1/0, L_0000029a8731b8c0/1/4, C4<0>, C4<0>;
v0000029a87270880_0 .net *"_ivl_0", 0 0, L_0000029a8731acf0;  1 drivers
v0000029a8726f700_0 .net *"_ivl_101", 0 0, L_0000029a873253d0;  1 drivers
v0000029a8726fb60_0 .net *"_ivl_102", 0 0, L_0000029a8731a6d0;  1 drivers
v0000029a8726fac0_0 .net *"_ivl_105", 0 0, L_0000029a87324d90;  1 drivers
v0000029a87270920_0 .net *"_ivl_107", 0 0, L_0000029a87323530;  1 drivers
v0000029a8726f840_0 .net *"_ivl_108", 0 0, L_0000029a8731ba10;  1 drivers
v0000029a8726fc00_0 .net *"_ivl_11", 0 0, L_0000029a872b3780;  1 drivers
v0000029a8726ffc0_0 .net *"_ivl_111", 0 0, L_0000029a873235d0;  1 drivers
v0000029a872709c0_0 .net *"_ivl_113", 0 0, L_0000029a873255b0;  1 drivers
v0000029a87270a60_0 .net *"_ivl_114", 0 0, L_0000029a8731ad60;  1 drivers
v0000029a872704c0_0 .net *"_ivl_117", 0 0, L_0000029a87325650;  1 drivers
v0000029a87270560_0 .net *"_ivl_119", 0 0, L_0000029a87325470;  1 drivers
v0000029a87270100_0 .net *"_ivl_12", 0 0, L_0000029a8731a3c0;  1 drivers
v0000029a872701a0_0 .net *"_ivl_120", 0 0, L_0000029a8731b3f0;  1 drivers
v0000029a87270b00_0 .net *"_ivl_123", 0 0, L_0000029a87323cb0;  1 drivers
v0000029a8726f7a0_0 .net *"_ivl_125", 0 0, L_0000029a873230d0;  1 drivers
v0000029a872702e0_0 .net *"_ivl_126", 0 0, L_0000029a8731a9e0;  1 drivers
v0000029a87270380_0 .net *"_ivl_129", 0 0, L_0000029a87324c50;  1 drivers
v0000029a87270ba0_0 .net *"_ivl_131", 0 0, L_0000029a87324cf0;  1 drivers
v0000029a87270c40_0 .net *"_ivl_132", 0 0, L_0000029a8731b620;  1 drivers
v0000029a87270ce0_0 .net *"_ivl_135", 0 0, L_0000029a873256f0;  1 drivers
v0000029a8726e9e0_0 .net *"_ivl_137", 0 0, L_0000029a87325510;  1 drivers
v0000029a8726d4a0_0 .net *"_ivl_138", 0 0, L_0000029a8731b700;  1 drivers
v0000029a8726d400_0 .net *"_ivl_141", 0 0, L_0000029a87324e30;  1 drivers
v0000029a8726e800_0 .net *"_ivl_143", 0 0, L_0000029a87323170;  1 drivers
v0000029a8726dd60_0 .net *"_ivl_144", 0 0, L_0000029a8731a740;  1 drivers
v0000029a8726db80_0 .net *"_ivl_147", 0 0, L_0000029a87323c10;  1 drivers
v0000029a8726ec60_0 .net *"_ivl_149", 0 0, L_0000029a87323710;  1 drivers
v0000029a8726d540_0 .net *"_ivl_15", 0 0, L_0000029a872b3960;  1 drivers
v0000029a8726e6c0_0 .net *"_ivl_150", 0 0, L_0000029a87319fd0;  1 drivers
v0000029a8726f340_0 .net *"_ivl_153", 0 0, L_0000029a87325010;  1 drivers
v0000029a8726ee40_0 .net *"_ivl_155", 0 0, L_0000029a87324430;  1 drivers
v0000029a8726d0e0_0 .net *"_ivl_156", 0 0, L_0000029a8731b850;  1 drivers
v0000029a8726dc20_0 .net *"_ivl_159", 0 0, L_0000029a87323d50;  1 drivers
v0000029a8726e580_0 .net *"_ivl_161", 0 0, L_0000029a87324ed0;  1 drivers
v0000029a8726e1c0_0 .net *"_ivl_162", 0 0, L_0000029a8731a7b0;  1 drivers
v0000029a8726e440_0 .net *"_ivl_165", 0 0, L_0000029a873237b0;  1 drivers
v0000029a8726e620_0 .net *"_ivl_167", 0 0, L_0000029a873233f0;  1 drivers
v0000029a8726d7c0_0 .net *"_ivl_168", 0 0, L_0000029a8731af90;  1 drivers
v0000029a8726e4e0_0 .net *"_ivl_17", 0 0, L_0000029a872b3a00;  1 drivers
v0000029a8726f200_0 .net *"_ivl_171", 0 0, L_0000029a873244d0;  1 drivers
v0000029a8726d5e0_0 .net *"_ivl_173", 0 0, L_0000029a87322f90;  1 drivers
v0000029a8726dcc0_0 .net *"_ivl_174", 0 0, L_0000029a8731a040;  1 drivers
v0000029a8726d040_0 .net *"_ivl_177", 0 0, L_0000029a87323490;  1 drivers
v0000029a8726d680_0 .net *"_ivl_179", 0 0, L_0000029a87324570;  1 drivers
v0000029a8726e300_0 .net *"_ivl_18", 0 0, L_0000029a8731b5b0;  1 drivers
v0000029a8726eda0_0 .net *"_ivl_180", 0 0, L_0000029a8731a900;  1 drivers
v0000029a8726eee0_0 .net *"_ivl_183", 0 0, L_0000029a87324610;  1 drivers
v0000029a8726f2a0_0 .net *"_ivl_185", 0 0, L_0000029a873246b0;  1 drivers
v0000029a8726d360_0 .net *"_ivl_186", 0 0, L_0000029a8731aac0;  1 drivers
v0000029a8726ea80_0 .net *"_ivl_190", 0 0, L_0000029a873250b0;  1 drivers
v0000029a8726ef80_0 .net *"_ivl_192", 0 0, L_0000029a87324750;  1 drivers
v0000029a8726d720_0 .net *"_ivl_194", 0 0, L_0000029a873232b0;  1 drivers
v0000029a8726d180_0 .net *"_ivl_196", 0 0, L_0000029a87325150;  1 drivers
v0000029a8726e3a0_0 .net *"_ivl_198", 0 0, L_0000029a87323030;  1 drivers
v0000029a8726f520_0 .net *"_ivl_200", 0 0, L_0000029a87323850;  1 drivers
v0000029a8726d220_0 .net *"_ivl_202", 0 0, L_0000029a873238f0;  1 drivers
v0000029a8726df40_0 .net *"_ivl_204", 0 0, L_0000029a87323990;  1 drivers
v0000029a8726f020_0 .net *"_ivl_206", 0 0, L_0000029a87323df0;  1 drivers
v0000029a8726eb20_0 .net *"_ivl_208", 0 0, L_0000029a87323a30;  1 drivers
v0000029a8726de00_0 .net *"_ivl_21", 0 0, L_0000029a872b36e0;  1 drivers
v0000029a8726f160_0 .net *"_ivl_210", 0 0, L_0000029a87323b70;  1 drivers
v0000029a8726e760_0 .net *"_ivl_212", 0 0, L_0000029a87324890;  1 drivers
v0000029a8726d860_0 .net *"_ivl_214", 0 0, L_0000029a87325bf0;  1 drivers
v0000029a8726e8a0_0 .net *"_ivl_216", 0 0, L_0000029a87325d30;  1 drivers
v0000029a8726d900_0 .net *"_ivl_218", 0 0, L_0000029a87325790;  1 drivers
v0000029a8726f0c0_0 .net *"_ivl_220", 0 0, L_0000029a87325970;  1 drivers
v0000029a8726ebc0_0 .net *"_ivl_222", 0 0, L_0000029a87325ab0;  1 drivers
v0000029a8726ed00_0 .net *"_ivl_224", 0 0, L_0000029a87325a10;  1 drivers
v0000029a8726f660_0 .net *"_ivl_226", 0 0, L_0000029a87325dd0;  1 drivers
v0000029a8726e940_0 .net *"_ivl_228", 0 0, L_0000029a87325830;  1 drivers
v0000029a8726e260_0 .net *"_ivl_23", 0 0, L_0000029a872b3d20;  1 drivers
v0000029a8726f5c0_0 .net *"_ivl_230", 0 0, L_0000029a87325b50;  1 drivers
v0000029a8726d9a0_0 .net *"_ivl_232", 0 0, L_0000029a873258d0;  1 drivers
v0000029a8726da40_0 .net *"_ivl_234", 0 0, L_0000029a87325c90;  1 drivers
v0000029a8726dae0_0 .net *"_ivl_236", 0 0, L_0000029a87325e70;  1 drivers
v0000029a8726f3e0_0 .net *"_ivl_238", 0 0, L_0000029a8731e3f0;  1 drivers
v0000029a8726f480_0 .net *"_ivl_24", 0 0, L_0000029a8731b930;  1 drivers
v0000029a8726dea0_0 .net *"_ivl_240", 0 0, L_0000029a8731f610;  1 drivers
v0000029a8726dfe0_0 .net *"_ivl_242", 0 0, L_0000029a8731e030;  1 drivers
v0000029a8726cf00_0 .net *"_ivl_244", 0 0, L_0000029a8731e670;  1 drivers
v0000029a8726e080_0 .net *"_ivl_246", 0 0, L_0000029a8731ed50;  1 drivers
v0000029a8726cfa0_0 .net *"_ivl_248", 0 0, L_0000029a8731f4d0;  1 drivers
v0000029a8726d2c0_0 .net *"_ivl_250", 0 0, L_0000029a8731ecb0;  1 drivers
v0000029a8726e120_0 .net *"_ivl_252", 0 0, L_0000029a8731f930;  1 drivers
v0000029a87191b70_0 .net *"_ivl_254", 0 0, L_0000029a8731e350;  1 drivers
v0000029a87273210_0 .net *"_ivl_256", 0 0, L_0000029a8731e990;  1 drivers
v0000029a87271ff0_0 .net *"_ivl_27", 0 0, L_0000029a872b3aa0;  1 drivers
v0000029a87272d10_0 .net *"_ivl_29", 0 0, L_0000029a872b3c80;  1 drivers
v0000029a87273670_0 .net *"_ivl_3", 0 0, L_0000029a872b3820;  1 drivers
v0000029a872729f0_0 .net *"_ivl_30", 0 0, L_0000029a8731b230;  1 drivers
v0000029a872728b0_0 .net *"_ivl_33", 0 0, L_0000029a872b3dc0;  1 drivers
v0000029a87270f10_0 .net *"_ivl_35", 0 0, L_0000029a87324f70;  1 drivers
v0000029a87270fb0_0 .net *"_ivl_36", 0 0, L_0000029a8731b000;  1 drivers
v0000029a87271eb0_0 .net *"_ivl_39", 0 0, L_0000029a87325290;  1 drivers
v0000029a87271a50_0 .net *"_ivl_41", 0 0, L_0000029a87324070;  1 drivers
v0000029a872715f0_0 .net *"_ivl_42", 0 0, L_0000029a8731b540;  1 drivers
v0000029a87273030_0 .net *"_ivl_45", 0 0, L_0000029a87324a70;  1 drivers
v0000029a87272270_0 .net *"_ivl_47", 0 0, L_0000029a87324930;  1 drivers
v0000029a872712d0_0 .net *"_ivl_48", 0 0, L_0000029a8731baf0;  1 drivers
v0000029a872724f0_0 .net *"_ivl_5", 0 0, L_0000029a872b38c0;  1 drivers
v0000029a87271cd0_0 .net *"_ivl_51", 0 0, L_0000029a87323f30;  1 drivers
v0000029a87272090_0 .net *"_ivl_53", 0 0, L_0000029a87323ad0;  1 drivers
v0000029a87272950_0 .net *"_ivl_54", 0 0, L_0000029a8731a510;  1 drivers
v0000029a87271550_0 .net *"_ivl_57", 0 0, L_0000029a873242f0;  1 drivers
v0000029a87272810_0 .net *"_ivl_59", 0 0, L_0000029a87323350;  1 drivers
v0000029a87271f50_0 .net *"_ivl_6", 0 0, L_0000029a8731b770;  1 drivers
v0000029a87271050_0 .net *"_ivl_60", 0 0, L_0000029a8731b150;  1 drivers
v0000029a872710f0_0 .net *"_ivl_63", 0 0, L_0000029a87324110;  1 drivers
v0000029a87271230_0 .net *"_ivl_65", 0 0, L_0000029a873249d0;  1 drivers
v0000029a87271af0_0 .net *"_ivl_66", 0 0, L_0000029a8731b2a0;  1 drivers
v0000029a87272c70_0 .net *"_ivl_69", 0 0, L_0000029a87324250;  1 drivers
v0000029a87272db0_0 .net *"_ivl_71", 0 0, L_0000029a87323210;  1 drivers
v0000029a87271d70_0 .net *"_ivl_72", 0 0, L_0000029a8731b380;  1 drivers
v0000029a87272a90_0 .net *"_ivl_75", 0 0, L_0000029a873247f0;  1 drivers
v0000029a87271b90_0 .net *"_ivl_77", 0 0, L_0000029a87324390;  1 drivers
v0000029a87271730_0 .net *"_ivl_78", 0 0, L_0000029a8731a200;  1 drivers
v0000029a87272770_0 .net *"_ivl_81", 0 0, L_0000029a87324b10;  1 drivers
v0000029a87271690_0 .net *"_ivl_83", 0 0, L_0000029a87323e90;  1 drivers
v0000029a87272b30_0 .net *"_ivl_84", 0 0, L_0000029a8731aa50;  1 drivers
v0000029a87272bd0_0 .net *"_ivl_87", 0 0, L_0000029a87323670;  1 drivers
v0000029a872717d0_0 .net *"_ivl_89", 0 0, L_0000029a87325330;  1 drivers
v0000029a87271190_0 .net *"_ivl_9", 0 0, L_0000029a872b3be0;  1 drivers
v0000029a87271370_0 .net *"_ivl_90", 0 0, L_0000029a8731b310;  1 drivers
v0000029a872730d0_0 .net *"_ivl_93", 0 0, L_0000029a873241b0;  1 drivers
v0000029a87272e50_0 .net *"_ivl_95", 0 0, L_0000029a87324bb0;  1 drivers
v0000029a872733f0_0 .net *"_ivl_96", 0 0, L_0000029a8731a890;  1 drivers
v0000029a87271870_0 .net *"_ivl_99", 0 0, L_0000029a87323fd0;  1 drivers
v0000029a87273530_0 .net "a", 31 0, v0000029a872805e0_0;  alias, 1 drivers
v0000029a87271910_0 .net "b", 31 0, v0000029a87280540_0;  alias, 1 drivers
v0000029a872719b0_0 .net "out", 0 0, L_0000029a8731b8c0;  alias, 1 drivers
v0000029a87271410_0 .net "temp", 31 0, L_0000029a873251f0;  1 drivers
L_0000029a872b3820 .part v0000029a872805e0_0, 0, 1;
L_0000029a872b38c0 .part v0000029a87280540_0, 0, 1;
L_0000029a872b3be0 .part v0000029a872805e0_0, 1, 1;
L_0000029a872b3780 .part v0000029a87280540_0, 1, 1;
L_0000029a872b3960 .part v0000029a872805e0_0, 2, 1;
L_0000029a872b3a00 .part v0000029a87280540_0, 2, 1;
L_0000029a872b36e0 .part v0000029a872805e0_0, 3, 1;
L_0000029a872b3d20 .part v0000029a87280540_0, 3, 1;
L_0000029a872b3aa0 .part v0000029a872805e0_0, 4, 1;
L_0000029a872b3c80 .part v0000029a87280540_0, 4, 1;
L_0000029a872b3dc0 .part v0000029a872805e0_0, 5, 1;
L_0000029a87324f70 .part v0000029a87280540_0, 5, 1;
L_0000029a87325290 .part v0000029a872805e0_0, 6, 1;
L_0000029a87324070 .part v0000029a87280540_0, 6, 1;
L_0000029a87324a70 .part v0000029a872805e0_0, 7, 1;
L_0000029a87324930 .part v0000029a87280540_0, 7, 1;
L_0000029a87323f30 .part v0000029a872805e0_0, 8, 1;
L_0000029a87323ad0 .part v0000029a87280540_0, 8, 1;
L_0000029a873242f0 .part v0000029a872805e0_0, 9, 1;
L_0000029a87323350 .part v0000029a87280540_0, 9, 1;
L_0000029a87324110 .part v0000029a872805e0_0, 10, 1;
L_0000029a873249d0 .part v0000029a87280540_0, 10, 1;
L_0000029a87324250 .part v0000029a872805e0_0, 11, 1;
L_0000029a87323210 .part v0000029a87280540_0, 11, 1;
L_0000029a873247f0 .part v0000029a872805e0_0, 12, 1;
L_0000029a87324390 .part v0000029a87280540_0, 12, 1;
L_0000029a87324b10 .part v0000029a872805e0_0, 13, 1;
L_0000029a87323e90 .part v0000029a87280540_0, 13, 1;
L_0000029a87323670 .part v0000029a872805e0_0, 14, 1;
L_0000029a87325330 .part v0000029a87280540_0, 14, 1;
L_0000029a873241b0 .part v0000029a872805e0_0, 15, 1;
L_0000029a87324bb0 .part v0000029a87280540_0, 15, 1;
L_0000029a87323fd0 .part v0000029a872805e0_0, 16, 1;
L_0000029a873253d0 .part v0000029a87280540_0, 16, 1;
L_0000029a87324d90 .part v0000029a872805e0_0, 17, 1;
L_0000029a87323530 .part v0000029a87280540_0, 17, 1;
L_0000029a873235d0 .part v0000029a872805e0_0, 18, 1;
L_0000029a873255b0 .part v0000029a87280540_0, 18, 1;
L_0000029a87325650 .part v0000029a872805e0_0, 19, 1;
L_0000029a87325470 .part v0000029a87280540_0, 19, 1;
L_0000029a87323cb0 .part v0000029a872805e0_0, 20, 1;
L_0000029a873230d0 .part v0000029a87280540_0, 20, 1;
L_0000029a87324c50 .part v0000029a872805e0_0, 21, 1;
L_0000029a87324cf0 .part v0000029a87280540_0, 21, 1;
L_0000029a873256f0 .part v0000029a872805e0_0, 22, 1;
L_0000029a87325510 .part v0000029a87280540_0, 22, 1;
L_0000029a87324e30 .part v0000029a872805e0_0, 23, 1;
L_0000029a87323170 .part v0000029a87280540_0, 23, 1;
L_0000029a87323c10 .part v0000029a872805e0_0, 24, 1;
L_0000029a87323710 .part v0000029a87280540_0, 24, 1;
L_0000029a87325010 .part v0000029a872805e0_0, 25, 1;
L_0000029a87324430 .part v0000029a87280540_0, 25, 1;
L_0000029a87323d50 .part v0000029a872805e0_0, 26, 1;
L_0000029a87324ed0 .part v0000029a87280540_0, 26, 1;
L_0000029a873237b0 .part v0000029a872805e0_0, 27, 1;
L_0000029a873233f0 .part v0000029a87280540_0, 27, 1;
L_0000029a873244d0 .part v0000029a872805e0_0, 28, 1;
L_0000029a87322f90 .part v0000029a87280540_0, 28, 1;
L_0000029a87323490 .part v0000029a872805e0_0, 29, 1;
L_0000029a87324570 .part v0000029a87280540_0, 29, 1;
L_0000029a87324610 .part v0000029a872805e0_0, 30, 1;
L_0000029a873246b0 .part v0000029a87280540_0, 30, 1;
LS_0000029a873251f0_0_0 .concat8 [ 1 1 1 1], L_0000029a8731acf0, L_0000029a8731b770, L_0000029a8731a3c0, L_0000029a8731b5b0;
LS_0000029a873251f0_0_4 .concat8 [ 1 1 1 1], L_0000029a8731b930, L_0000029a8731b230, L_0000029a8731b000, L_0000029a8731b540;
LS_0000029a873251f0_0_8 .concat8 [ 1 1 1 1], L_0000029a8731baf0, L_0000029a8731a510, L_0000029a8731b150, L_0000029a8731b2a0;
LS_0000029a873251f0_0_12 .concat8 [ 1 1 1 1], L_0000029a8731b380, L_0000029a8731a200, L_0000029a8731aa50, L_0000029a8731b310;
LS_0000029a873251f0_0_16 .concat8 [ 1 1 1 1], L_0000029a8731a890, L_0000029a8731a6d0, L_0000029a8731ba10, L_0000029a8731ad60;
LS_0000029a873251f0_0_20 .concat8 [ 1 1 1 1], L_0000029a8731b3f0, L_0000029a8731a9e0, L_0000029a8731b620, L_0000029a8731b700;
LS_0000029a873251f0_0_24 .concat8 [ 1 1 1 1], L_0000029a8731a740, L_0000029a87319fd0, L_0000029a8731b850, L_0000029a8731a7b0;
LS_0000029a873251f0_0_28 .concat8 [ 1 1 1 1], L_0000029a8731af90, L_0000029a8731a040, L_0000029a8731a900, L_0000029a8731aac0;
LS_0000029a873251f0_1_0 .concat8 [ 4 4 4 4], LS_0000029a873251f0_0_0, LS_0000029a873251f0_0_4, LS_0000029a873251f0_0_8, LS_0000029a873251f0_0_12;
LS_0000029a873251f0_1_4 .concat8 [ 4 4 4 4], LS_0000029a873251f0_0_16, LS_0000029a873251f0_0_20, LS_0000029a873251f0_0_24, LS_0000029a873251f0_0_28;
L_0000029a873251f0 .concat8 [ 16 16 0 0], LS_0000029a873251f0_1_0, LS_0000029a873251f0_1_4;
L_0000029a873250b0 .part v0000029a872805e0_0, 31, 1;
L_0000029a87324750 .part v0000029a87280540_0, 31, 1;
L_0000029a873232b0 .part L_0000029a873251f0, 0, 1;
L_0000029a87325150 .part L_0000029a873251f0, 1, 1;
L_0000029a87323030 .part L_0000029a873251f0, 2, 1;
L_0000029a87323850 .part L_0000029a873251f0, 3, 1;
L_0000029a873238f0 .part L_0000029a873251f0, 4, 1;
L_0000029a87323990 .part L_0000029a873251f0, 5, 1;
L_0000029a87323df0 .part L_0000029a873251f0, 6, 1;
L_0000029a87323a30 .part L_0000029a873251f0, 7, 1;
L_0000029a87323b70 .part L_0000029a873251f0, 8, 1;
L_0000029a87324890 .part L_0000029a873251f0, 9, 1;
L_0000029a87325bf0 .part L_0000029a873251f0, 10, 1;
L_0000029a87325d30 .part L_0000029a873251f0, 11, 1;
L_0000029a87325790 .part L_0000029a873251f0, 12, 1;
L_0000029a87325970 .part L_0000029a873251f0, 13, 1;
L_0000029a87325ab0 .part L_0000029a873251f0, 14, 1;
L_0000029a87325a10 .part L_0000029a873251f0, 15, 1;
L_0000029a87325dd0 .part L_0000029a873251f0, 16, 1;
L_0000029a87325830 .part L_0000029a873251f0, 17, 1;
L_0000029a87325b50 .part L_0000029a873251f0, 18, 1;
L_0000029a873258d0 .part L_0000029a873251f0, 19, 1;
L_0000029a87325c90 .part L_0000029a873251f0, 20, 1;
L_0000029a87325e70 .part L_0000029a873251f0, 21, 1;
L_0000029a8731e3f0 .part L_0000029a873251f0, 22, 1;
L_0000029a8731f610 .part L_0000029a873251f0, 23, 1;
L_0000029a8731e030 .part L_0000029a873251f0, 24, 1;
L_0000029a8731e670 .part L_0000029a873251f0, 25, 1;
L_0000029a8731ed50 .part L_0000029a873251f0, 26, 1;
L_0000029a8731f4d0 .part L_0000029a873251f0, 27, 1;
L_0000029a8731ecb0 .part L_0000029a873251f0, 28, 1;
L_0000029a8731f930 .part L_0000029a873251f0, 29, 1;
L_0000029a8731e350 .part L_0000029a873251f0, 30, 1;
L_0000029a8731e990 .part L_0000029a873251f0, 31, 1;
S_0000029a8706c8c0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000029a870c6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000029a87209590 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000029a8731af20 .functor NOT 1, L_0000029a872b2420, C4<0>, C4<0>, C4<0>;
v0000029a872721d0_0 .net "A", 31 0, v0000029a872805e0_0;  alias, 1 drivers
v0000029a872732b0_0 .net "ALUOP", 3 0, v0000029a87272450_0;  alias, 1 drivers
v0000029a872726d0_0 .net "B", 31 0, v0000029a87280540_0;  alias, 1 drivers
v0000029a87272310_0 .var "CF", 0 0;
v0000029a872723b0_0 .net "ZF", 0 0, L_0000029a8731af20;  alias, 1 drivers
v0000029a87273350_0 .net *"_ivl_1", 0 0, L_0000029a872b2420;  1 drivers
v0000029a87273490_0 .var "res", 31 0;
E_0000029a87208bd0 .event anyedge, v0000029a872732b0_0, v0000029a87273530_0, v0000029a87271910_0, v0000029a87272310_0;
L_0000029a872b2420 .reduce/or v0000029a87273490_0;
S_0000029a8706ca50 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000029a870c6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000029a8721fd30 .param/l "add" 0 9 6, C4<000000100000>;
P_0000029a8721fd68 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000029a8721fda0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000029a8721fdd8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000029a8721fe10 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000029a8721fe48 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000029a8721fe80 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000029a8721feb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000029a8721fef0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000029a8721ff28 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000029a8721ff60 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000029a8721ff98 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000029a8721ffd0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000029a87220008 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000029a87220040 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000029a87220078 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000029a872200b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000029a872200e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000029a87220120 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000029a87220158 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000029a87220190 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000029a872201c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000029a87220200 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000029a87220238 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000029a87220270 .param/l "xori" 0 9 12, C4<001110000000>;
v0000029a87272450_0 .var "ALU_OP", 3 0;
v0000029a87272630_0 .net "opcode", 11 0, v0000029a8727f8c0_0;  alias, 1 drivers
E_0000029a87208a50 .event anyedge, v0000029a8726f8e0_0;
S_0000029a87073170 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000029a87039f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000029a8727d480_0 .net "EX1_forward_to_B", 31 0, v0000029a8727dd40_0;  alias, 1 drivers
v0000029a8727c8a0_0 .net "EX_PFC", 31 0, v0000029a8727d160_0;  alias, 1 drivers
v0000029a8727c940_0 .net "EX_PFC_to_IF", 31 0, L_0000029a872b1ca0;  alias, 1 drivers
v0000029a8727e240_0 .net "alu_selA", 1 0, L_0000029a872ad2e0;  alias, 1 drivers
v0000029a8727d700_0 .net "alu_selB", 1 0, L_0000029a872aee60;  alias, 1 drivers
v0000029a8727d0c0_0 .net "ex_haz", 31 0, v0000029a87270d80_0;  alias, 1 drivers
v0000029a8727e060_0 .net "id_haz", 31 0, L_0000029a872b3b40;  alias, 1 drivers
v0000029a8727e4c0_0 .net "is_jr", 0 0, v0000029a8727dfc0_0;  alias, 1 drivers
v0000029a8727e100_0 .net "mem_haz", 31 0, L_0000029a8731be00;  alias, 1 drivers
v0000029a8727eec0_0 .net "oper1", 31 0, L_0000029a872b5d10;  alias, 1 drivers
v0000029a8727c760_0 .net "oper2", 31 0, L_0000029a8731a580;  alias, 1 drivers
v0000029a8727d7a0_0 .net "pc", 31 0, v0000029a8727e1a0_0;  alias, 1 drivers
v0000029a8727d2a0_0 .net "rs1", 31 0, v0000029a8727ca80_0;  alias, 1 drivers
v0000029a8727ce40_0 .net "rs2_in", 31 0, v0000029a8727d5c0_0;  alias, 1 drivers
v0000029a8727e880_0 .net "rs2_out", 31 0, L_0000029a8731a970;  alias, 1 drivers
v0000029a8727dac0_0 .net "store_rs2_forward", 1 0, L_0000029a872affe0;  alias, 1 drivers
L_0000029a872b1ca0 .functor MUXZ 32, v0000029a8727d160_0, L_0000029a872b5d10, v0000029a8727dfc0_0, C4<>;
S_0000029a87073300 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000029a87073170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000029a87208e10 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000029a872b4260 .functor NOT 1, L_0000029a872b1020, C4<0>, C4<0>, C4<0>;
L_0000029a872b40a0 .functor NOT 1, L_0000029a872b3000, C4<0>, C4<0>, C4<0>;
L_0000029a872b4810 .functor NOT 1, L_0000029a872b1660, C4<0>, C4<0>, C4<0>;
L_0000029a872b5290 .functor NOT 1, L_0000029a872b1c00, C4<0>, C4<0>, C4<0>;
L_0000029a872b4110 .functor AND 32, L_0000029a872b41f0, v0000029a8727ca80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029a872b55a0 .functor AND 32, L_0000029a872b47a0, L_0000029a8731be00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029a872b4960 .functor OR 32, L_0000029a872b4110, L_0000029a872b55a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029a872b49d0 .functor AND 32, L_0000029a872b5220, v0000029a87270d80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029a872b4c00 .functor OR 32, L_0000029a872b4960, L_0000029a872b49d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029a872b5ca0 .functor AND 32, L_0000029a872b4b20, L_0000029a872b3b40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029a872b5d10 .functor OR 32, L_0000029a872b4c00, L_0000029a872b5ca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029a87274110_0 .net *"_ivl_1", 0 0, L_0000029a872b1020;  1 drivers
v0000029a872741b0_0 .net *"_ivl_13", 0 0, L_0000029a872b1660;  1 drivers
v0000029a87273ad0_0 .net *"_ivl_14", 0 0, L_0000029a872b4810;  1 drivers
v0000029a87274430_0 .net *"_ivl_19", 0 0, L_0000029a872b13e0;  1 drivers
v0000029a872789a0_0 .net *"_ivl_2", 0 0, L_0000029a872b4260;  1 drivers
v0000029a87278a40_0 .net *"_ivl_23", 0 0, L_0000029a872b2600;  1 drivers
v0000029a87278860_0 .net *"_ivl_27", 0 0, L_0000029a872b1c00;  1 drivers
v0000029a87278c20_0 .net *"_ivl_28", 0 0, L_0000029a872b5290;  1 drivers
v0000029a87276920_0 .net *"_ivl_33", 0 0, L_0000029a872b1f20;  1 drivers
v0000029a87276d80_0 .net *"_ivl_37", 0 0, L_0000029a872b3320;  1 drivers
v0000029a87278d60_0 .net *"_ivl_40", 31 0, L_0000029a872b4110;  1 drivers
v0000029a87278360_0 .net *"_ivl_42", 31 0, L_0000029a872b55a0;  1 drivers
v0000029a872780e0_0 .net *"_ivl_44", 31 0, L_0000029a872b4960;  1 drivers
v0000029a87278220_0 .net *"_ivl_46", 31 0, L_0000029a872b49d0;  1 drivers
v0000029a872767e0_0 .net *"_ivl_48", 31 0, L_0000029a872b4c00;  1 drivers
v0000029a87278cc0_0 .net *"_ivl_50", 31 0, L_0000029a872b5ca0;  1 drivers
v0000029a87278ae0_0 .net *"_ivl_7", 0 0, L_0000029a872b3000;  1 drivers
v0000029a87277820_0 .net *"_ivl_8", 0 0, L_0000029a872b40a0;  1 drivers
v0000029a87278540_0 .net "ina", 31 0, v0000029a8727ca80_0;  alias, 1 drivers
v0000029a87278ea0_0 .net "inb", 31 0, L_0000029a8731be00;  alias, 1 drivers
v0000029a872782c0_0 .net "inc", 31 0, v0000029a87270d80_0;  alias, 1 drivers
v0000029a87278180_0 .net "ind", 31 0, L_0000029a872b3b40;  alias, 1 drivers
v0000029a87276740_0 .net "out", 31 0, L_0000029a872b5d10;  alias, 1 drivers
v0000029a87276880_0 .net "s0", 31 0, L_0000029a872b41f0;  1 drivers
v0000029a872776e0_0 .net "s1", 31 0, L_0000029a872b47a0;  1 drivers
v0000029a87277280_0 .net "s2", 31 0, L_0000029a872b5220;  1 drivers
v0000029a87276e20_0 .net "s3", 31 0, L_0000029a872b4b20;  1 drivers
v0000029a87278900_0 .net "sel", 1 0, L_0000029a872ad2e0;  alias, 1 drivers
L_0000029a872b1020 .part L_0000029a872ad2e0, 1, 1;
LS_0000029a872b2d80_0_0 .concat [ 1 1 1 1], L_0000029a872b4260, L_0000029a872b4260, L_0000029a872b4260, L_0000029a872b4260;
LS_0000029a872b2d80_0_4 .concat [ 1 1 1 1], L_0000029a872b4260, L_0000029a872b4260, L_0000029a872b4260, L_0000029a872b4260;
LS_0000029a872b2d80_0_8 .concat [ 1 1 1 1], L_0000029a872b4260, L_0000029a872b4260, L_0000029a872b4260, L_0000029a872b4260;
LS_0000029a872b2d80_0_12 .concat [ 1 1 1 1], L_0000029a872b4260, L_0000029a872b4260, L_0000029a872b4260, L_0000029a872b4260;
LS_0000029a872b2d80_0_16 .concat [ 1 1 1 1], L_0000029a872b4260, L_0000029a872b4260, L_0000029a872b4260, L_0000029a872b4260;
LS_0000029a872b2d80_0_20 .concat [ 1 1 1 1], L_0000029a872b4260, L_0000029a872b4260, L_0000029a872b4260, L_0000029a872b4260;
LS_0000029a872b2d80_0_24 .concat [ 1 1 1 1], L_0000029a872b4260, L_0000029a872b4260, L_0000029a872b4260, L_0000029a872b4260;
LS_0000029a872b2d80_0_28 .concat [ 1 1 1 1], L_0000029a872b4260, L_0000029a872b4260, L_0000029a872b4260, L_0000029a872b4260;
LS_0000029a872b2d80_1_0 .concat [ 4 4 4 4], LS_0000029a872b2d80_0_0, LS_0000029a872b2d80_0_4, LS_0000029a872b2d80_0_8, LS_0000029a872b2d80_0_12;
LS_0000029a872b2d80_1_4 .concat [ 4 4 4 4], LS_0000029a872b2d80_0_16, LS_0000029a872b2d80_0_20, LS_0000029a872b2d80_0_24, LS_0000029a872b2d80_0_28;
L_0000029a872b2d80 .concat [ 16 16 0 0], LS_0000029a872b2d80_1_0, LS_0000029a872b2d80_1_4;
L_0000029a872b3000 .part L_0000029a872ad2e0, 0, 1;
LS_0000029a872b2ec0_0_0 .concat [ 1 1 1 1], L_0000029a872b40a0, L_0000029a872b40a0, L_0000029a872b40a0, L_0000029a872b40a0;
LS_0000029a872b2ec0_0_4 .concat [ 1 1 1 1], L_0000029a872b40a0, L_0000029a872b40a0, L_0000029a872b40a0, L_0000029a872b40a0;
LS_0000029a872b2ec0_0_8 .concat [ 1 1 1 1], L_0000029a872b40a0, L_0000029a872b40a0, L_0000029a872b40a0, L_0000029a872b40a0;
LS_0000029a872b2ec0_0_12 .concat [ 1 1 1 1], L_0000029a872b40a0, L_0000029a872b40a0, L_0000029a872b40a0, L_0000029a872b40a0;
LS_0000029a872b2ec0_0_16 .concat [ 1 1 1 1], L_0000029a872b40a0, L_0000029a872b40a0, L_0000029a872b40a0, L_0000029a872b40a0;
LS_0000029a872b2ec0_0_20 .concat [ 1 1 1 1], L_0000029a872b40a0, L_0000029a872b40a0, L_0000029a872b40a0, L_0000029a872b40a0;
LS_0000029a872b2ec0_0_24 .concat [ 1 1 1 1], L_0000029a872b40a0, L_0000029a872b40a0, L_0000029a872b40a0, L_0000029a872b40a0;
LS_0000029a872b2ec0_0_28 .concat [ 1 1 1 1], L_0000029a872b40a0, L_0000029a872b40a0, L_0000029a872b40a0, L_0000029a872b40a0;
LS_0000029a872b2ec0_1_0 .concat [ 4 4 4 4], LS_0000029a872b2ec0_0_0, LS_0000029a872b2ec0_0_4, LS_0000029a872b2ec0_0_8, LS_0000029a872b2ec0_0_12;
LS_0000029a872b2ec0_1_4 .concat [ 4 4 4 4], LS_0000029a872b2ec0_0_16, LS_0000029a872b2ec0_0_20, LS_0000029a872b2ec0_0_24, LS_0000029a872b2ec0_0_28;
L_0000029a872b2ec0 .concat [ 16 16 0 0], LS_0000029a872b2ec0_1_0, LS_0000029a872b2ec0_1_4;
L_0000029a872b1660 .part L_0000029a872ad2e0, 1, 1;
LS_0000029a872b2f60_0_0 .concat [ 1 1 1 1], L_0000029a872b4810, L_0000029a872b4810, L_0000029a872b4810, L_0000029a872b4810;
LS_0000029a872b2f60_0_4 .concat [ 1 1 1 1], L_0000029a872b4810, L_0000029a872b4810, L_0000029a872b4810, L_0000029a872b4810;
LS_0000029a872b2f60_0_8 .concat [ 1 1 1 1], L_0000029a872b4810, L_0000029a872b4810, L_0000029a872b4810, L_0000029a872b4810;
LS_0000029a872b2f60_0_12 .concat [ 1 1 1 1], L_0000029a872b4810, L_0000029a872b4810, L_0000029a872b4810, L_0000029a872b4810;
LS_0000029a872b2f60_0_16 .concat [ 1 1 1 1], L_0000029a872b4810, L_0000029a872b4810, L_0000029a872b4810, L_0000029a872b4810;
LS_0000029a872b2f60_0_20 .concat [ 1 1 1 1], L_0000029a872b4810, L_0000029a872b4810, L_0000029a872b4810, L_0000029a872b4810;
LS_0000029a872b2f60_0_24 .concat [ 1 1 1 1], L_0000029a872b4810, L_0000029a872b4810, L_0000029a872b4810, L_0000029a872b4810;
LS_0000029a872b2f60_0_28 .concat [ 1 1 1 1], L_0000029a872b4810, L_0000029a872b4810, L_0000029a872b4810, L_0000029a872b4810;
LS_0000029a872b2f60_1_0 .concat [ 4 4 4 4], LS_0000029a872b2f60_0_0, LS_0000029a872b2f60_0_4, LS_0000029a872b2f60_0_8, LS_0000029a872b2f60_0_12;
LS_0000029a872b2f60_1_4 .concat [ 4 4 4 4], LS_0000029a872b2f60_0_16, LS_0000029a872b2f60_0_20, LS_0000029a872b2f60_0_24, LS_0000029a872b2f60_0_28;
L_0000029a872b2f60 .concat [ 16 16 0 0], LS_0000029a872b2f60_1_0, LS_0000029a872b2f60_1_4;
L_0000029a872b13e0 .part L_0000029a872ad2e0, 0, 1;
LS_0000029a872b2c40_0_0 .concat [ 1 1 1 1], L_0000029a872b13e0, L_0000029a872b13e0, L_0000029a872b13e0, L_0000029a872b13e0;
LS_0000029a872b2c40_0_4 .concat [ 1 1 1 1], L_0000029a872b13e0, L_0000029a872b13e0, L_0000029a872b13e0, L_0000029a872b13e0;
LS_0000029a872b2c40_0_8 .concat [ 1 1 1 1], L_0000029a872b13e0, L_0000029a872b13e0, L_0000029a872b13e0, L_0000029a872b13e0;
LS_0000029a872b2c40_0_12 .concat [ 1 1 1 1], L_0000029a872b13e0, L_0000029a872b13e0, L_0000029a872b13e0, L_0000029a872b13e0;
LS_0000029a872b2c40_0_16 .concat [ 1 1 1 1], L_0000029a872b13e0, L_0000029a872b13e0, L_0000029a872b13e0, L_0000029a872b13e0;
LS_0000029a872b2c40_0_20 .concat [ 1 1 1 1], L_0000029a872b13e0, L_0000029a872b13e0, L_0000029a872b13e0, L_0000029a872b13e0;
LS_0000029a872b2c40_0_24 .concat [ 1 1 1 1], L_0000029a872b13e0, L_0000029a872b13e0, L_0000029a872b13e0, L_0000029a872b13e0;
LS_0000029a872b2c40_0_28 .concat [ 1 1 1 1], L_0000029a872b13e0, L_0000029a872b13e0, L_0000029a872b13e0, L_0000029a872b13e0;
LS_0000029a872b2c40_1_0 .concat [ 4 4 4 4], LS_0000029a872b2c40_0_0, LS_0000029a872b2c40_0_4, LS_0000029a872b2c40_0_8, LS_0000029a872b2c40_0_12;
LS_0000029a872b2c40_1_4 .concat [ 4 4 4 4], LS_0000029a872b2c40_0_16, LS_0000029a872b2c40_0_20, LS_0000029a872b2c40_0_24, LS_0000029a872b2c40_0_28;
L_0000029a872b2c40 .concat [ 16 16 0 0], LS_0000029a872b2c40_1_0, LS_0000029a872b2c40_1_4;
L_0000029a872b2600 .part L_0000029a872ad2e0, 1, 1;
LS_0000029a872b15c0_0_0 .concat [ 1 1 1 1], L_0000029a872b2600, L_0000029a872b2600, L_0000029a872b2600, L_0000029a872b2600;
LS_0000029a872b15c0_0_4 .concat [ 1 1 1 1], L_0000029a872b2600, L_0000029a872b2600, L_0000029a872b2600, L_0000029a872b2600;
LS_0000029a872b15c0_0_8 .concat [ 1 1 1 1], L_0000029a872b2600, L_0000029a872b2600, L_0000029a872b2600, L_0000029a872b2600;
LS_0000029a872b15c0_0_12 .concat [ 1 1 1 1], L_0000029a872b2600, L_0000029a872b2600, L_0000029a872b2600, L_0000029a872b2600;
LS_0000029a872b15c0_0_16 .concat [ 1 1 1 1], L_0000029a872b2600, L_0000029a872b2600, L_0000029a872b2600, L_0000029a872b2600;
LS_0000029a872b15c0_0_20 .concat [ 1 1 1 1], L_0000029a872b2600, L_0000029a872b2600, L_0000029a872b2600, L_0000029a872b2600;
LS_0000029a872b15c0_0_24 .concat [ 1 1 1 1], L_0000029a872b2600, L_0000029a872b2600, L_0000029a872b2600, L_0000029a872b2600;
LS_0000029a872b15c0_0_28 .concat [ 1 1 1 1], L_0000029a872b2600, L_0000029a872b2600, L_0000029a872b2600, L_0000029a872b2600;
LS_0000029a872b15c0_1_0 .concat [ 4 4 4 4], LS_0000029a872b15c0_0_0, LS_0000029a872b15c0_0_4, LS_0000029a872b15c0_0_8, LS_0000029a872b15c0_0_12;
LS_0000029a872b15c0_1_4 .concat [ 4 4 4 4], LS_0000029a872b15c0_0_16, LS_0000029a872b15c0_0_20, LS_0000029a872b15c0_0_24, LS_0000029a872b15c0_0_28;
L_0000029a872b15c0 .concat [ 16 16 0 0], LS_0000029a872b15c0_1_0, LS_0000029a872b15c0_1_4;
L_0000029a872b1c00 .part L_0000029a872ad2e0, 0, 1;
LS_0000029a872b3500_0_0 .concat [ 1 1 1 1], L_0000029a872b5290, L_0000029a872b5290, L_0000029a872b5290, L_0000029a872b5290;
LS_0000029a872b3500_0_4 .concat [ 1 1 1 1], L_0000029a872b5290, L_0000029a872b5290, L_0000029a872b5290, L_0000029a872b5290;
LS_0000029a872b3500_0_8 .concat [ 1 1 1 1], L_0000029a872b5290, L_0000029a872b5290, L_0000029a872b5290, L_0000029a872b5290;
LS_0000029a872b3500_0_12 .concat [ 1 1 1 1], L_0000029a872b5290, L_0000029a872b5290, L_0000029a872b5290, L_0000029a872b5290;
LS_0000029a872b3500_0_16 .concat [ 1 1 1 1], L_0000029a872b5290, L_0000029a872b5290, L_0000029a872b5290, L_0000029a872b5290;
LS_0000029a872b3500_0_20 .concat [ 1 1 1 1], L_0000029a872b5290, L_0000029a872b5290, L_0000029a872b5290, L_0000029a872b5290;
LS_0000029a872b3500_0_24 .concat [ 1 1 1 1], L_0000029a872b5290, L_0000029a872b5290, L_0000029a872b5290, L_0000029a872b5290;
LS_0000029a872b3500_0_28 .concat [ 1 1 1 1], L_0000029a872b5290, L_0000029a872b5290, L_0000029a872b5290, L_0000029a872b5290;
LS_0000029a872b3500_1_0 .concat [ 4 4 4 4], LS_0000029a872b3500_0_0, LS_0000029a872b3500_0_4, LS_0000029a872b3500_0_8, LS_0000029a872b3500_0_12;
LS_0000029a872b3500_1_4 .concat [ 4 4 4 4], LS_0000029a872b3500_0_16, LS_0000029a872b3500_0_20, LS_0000029a872b3500_0_24, LS_0000029a872b3500_0_28;
L_0000029a872b3500 .concat [ 16 16 0 0], LS_0000029a872b3500_1_0, LS_0000029a872b3500_1_4;
L_0000029a872b1f20 .part L_0000029a872ad2e0, 1, 1;
LS_0000029a872b26a0_0_0 .concat [ 1 1 1 1], L_0000029a872b1f20, L_0000029a872b1f20, L_0000029a872b1f20, L_0000029a872b1f20;
LS_0000029a872b26a0_0_4 .concat [ 1 1 1 1], L_0000029a872b1f20, L_0000029a872b1f20, L_0000029a872b1f20, L_0000029a872b1f20;
LS_0000029a872b26a0_0_8 .concat [ 1 1 1 1], L_0000029a872b1f20, L_0000029a872b1f20, L_0000029a872b1f20, L_0000029a872b1f20;
LS_0000029a872b26a0_0_12 .concat [ 1 1 1 1], L_0000029a872b1f20, L_0000029a872b1f20, L_0000029a872b1f20, L_0000029a872b1f20;
LS_0000029a872b26a0_0_16 .concat [ 1 1 1 1], L_0000029a872b1f20, L_0000029a872b1f20, L_0000029a872b1f20, L_0000029a872b1f20;
LS_0000029a872b26a0_0_20 .concat [ 1 1 1 1], L_0000029a872b1f20, L_0000029a872b1f20, L_0000029a872b1f20, L_0000029a872b1f20;
LS_0000029a872b26a0_0_24 .concat [ 1 1 1 1], L_0000029a872b1f20, L_0000029a872b1f20, L_0000029a872b1f20, L_0000029a872b1f20;
LS_0000029a872b26a0_0_28 .concat [ 1 1 1 1], L_0000029a872b1f20, L_0000029a872b1f20, L_0000029a872b1f20, L_0000029a872b1f20;
LS_0000029a872b26a0_1_0 .concat [ 4 4 4 4], LS_0000029a872b26a0_0_0, LS_0000029a872b26a0_0_4, LS_0000029a872b26a0_0_8, LS_0000029a872b26a0_0_12;
LS_0000029a872b26a0_1_4 .concat [ 4 4 4 4], LS_0000029a872b26a0_0_16, LS_0000029a872b26a0_0_20, LS_0000029a872b26a0_0_24, LS_0000029a872b26a0_0_28;
L_0000029a872b26a0 .concat [ 16 16 0 0], LS_0000029a872b26a0_1_0, LS_0000029a872b26a0_1_4;
L_0000029a872b3320 .part L_0000029a872ad2e0, 0, 1;
LS_0000029a872b1980_0_0 .concat [ 1 1 1 1], L_0000029a872b3320, L_0000029a872b3320, L_0000029a872b3320, L_0000029a872b3320;
LS_0000029a872b1980_0_4 .concat [ 1 1 1 1], L_0000029a872b3320, L_0000029a872b3320, L_0000029a872b3320, L_0000029a872b3320;
LS_0000029a872b1980_0_8 .concat [ 1 1 1 1], L_0000029a872b3320, L_0000029a872b3320, L_0000029a872b3320, L_0000029a872b3320;
LS_0000029a872b1980_0_12 .concat [ 1 1 1 1], L_0000029a872b3320, L_0000029a872b3320, L_0000029a872b3320, L_0000029a872b3320;
LS_0000029a872b1980_0_16 .concat [ 1 1 1 1], L_0000029a872b3320, L_0000029a872b3320, L_0000029a872b3320, L_0000029a872b3320;
LS_0000029a872b1980_0_20 .concat [ 1 1 1 1], L_0000029a872b3320, L_0000029a872b3320, L_0000029a872b3320, L_0000029a872b3320;
LS_0000029a872b1980_0_24 .concat [ 1 1 1 1], L_0000029a872b3320, L_0000029a872b3320, L_0000029a872b3320, L_0000029a872b3320;
LS_0000029a872b1980_0_28 .concat [ 1 1 1 1], L_0000029a872b3320, L_0000029a872b3320, L_0000029a872b3320, L_0000029a872b3320;
LS_0000029a872b1980_1_0 .concat [ 4 4 4 4], LS_0000029a872b1980_0_0, LS_0000029a872b1980_0_4, LS_0000029a872b1980_0_8, LS_0000029a872b1980_0_12;
LS_0000029a872b1980_1_4 .concat [ 4 4 4 4], LS_0000029a872b1980_0_16, LS_0000029a872b1980_0_20, LS_0000029a872b1980_0_24, LS_0000029a872b1980_0_28;
L_0000029a872b1980 .concat [ 16 16 0 0], LS_0000029a872b1980_1_0, LS_0000029a872b1980_1_4;
S_0000029a87028230 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000029a87073300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029a872b41f0 .functor AND 32, L_0000029a872b2d80, L_0000029a872b2ec0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000029a87274b10_0 .net "in1", 31 0, L_0000029a872b2d80;  1 drivers
v0000029a87274c50_0 .net "in2", 31 0, L_0000029a872b2ec0;  1 drivers
v0000029a87274d90_0 .net "out", 31 0, L_0000029a872b41f0;  alias, 1 drivers
S_0000029a870283c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000029a87073300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029a872b47a0 .functor AND 32, L_0000029a872b2f60, L_0000029a872b2c40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000029a87274cf0_0 .net "in1", 31 0, L_0000029a872b2f60;  1 drivers
v0000029a87273fd0_0 .net "in2", 31 0, L_0000029a872b2c40;  1 drivers
v0000029a87273710_0 .net "out", 31 0, L_0000029a872b47a0;  alias, 1 drivers
S_0000029a87061570 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000029a87073300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029a872b5220 .functor AND 32, L_0000029a872b15c0, L_0000029a872b3500, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000029a87274570_0 .net "in1", 31 0, L_0000029a872b15c0;  1 drivers
v0000029a87274610_0 .net "in2", 31 0, L_0000029a872b3500;  1 drivers
v0000029a87274070_0 .net "out", 31 0, L_0000029a872b5220;  alias, 1 drivers
S_0000029a87276210 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000029a87073300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029a872b4b20 .functor AND 32, L_0000029a872b26a0, L_0000029a872b1980, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000029a872738f0_0 .net "in1", 31 0, L_0000029a872b26a0;  1 drivers
v0000029a872737b0_0 .net "in2", 31 0, L_0000029a872b1980;  1 drivers
v0000029a87273990_0 .net "out", 31 0, L_0000029a872b4b20;  alias, 1 drivers
S_0000029a872763a0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000029a87073170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000029a872098d0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000029a872b5df0 .functor NOT 1, L_0000029a872b3460, C4<0>, C4<0>, C4<0>;
L_0000029a872b5bc0 .functor NOT 1, L_0000029a872b1b60, C4<0>, C4<0>, C4<0>;
L_0000029a872b5b50 .functor NOT 1, L_0000029a872b1520, C4<0>, C4<0>, C4<0>;
L_0000029a871ec2a0 .functor NOT 1, L_0000029a872b35a0, C4<0>, C4<0>, C4<0>;
L_0000029a8731ba80 .functor AND 32, L_0000029a872b5d80, v0000029a8727dd40_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029a8731a2e0 .functor AND 32, L_0000029a872b5ae0, L_0000029a8731be00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029a8731ae40 .functor OR 32, L_0000029a8731ba80, L_0000029a8731a2e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029a87319f60 .functor AND 32, L_0000029a872b5c30, v0000029a87270d80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029a8731b0e0 .functor OR 32, L_0000029a8731ae40, L_0000029a87319f60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029a8731a660 .functor AND 32, L_0000029a8731a820, L_0000029a872b3b40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029a8731a580 .functor OR 32, L_0000029a8731b0e0, L_0000029a8731a660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029a87277960_0 .net *"_ivl_1", 0 0, L_0000029a872b3460;  1 drivers
v0000029a872784a0_0 .net *"_ivl_13", 0 0, L_0000029a872b1520;  1 drivers
v0000029a87276c40_0 .net *"_ivl_14", 0 0, L_0000029a872b5b50;  1 drivers
v0000029a87278680_0 .net *"_ivl_19", 0 0, L_0000029a872b2b00;  1 drivers
v0000029a87277140_0 .net *"_ivl_2", 0 0, L_0000029a872b5df0;  1 drivers
v0000029a872787c0_0 .net *"_ivl_23", 0 0, L_0000029a872b22e0;  1 drivers
v0000029a87276ce0_0 .net *"_ivl_27", 0 0, L_0000029a872b35a0;  1 drivers
v0000029a87276f60_0 .net *"_ivl_28", 0 0, L_0000029a871ec2a0;  1 drivers
v0000029a87277000_0 .net *"_ivl_33", 0 0, L_0000029a872b1ac0;  1 drivers
v0000029a872770a0_0 .net *"_ivl_37", 0 0, L_0000029a872b1fc0;  1 drivers
v0000029a87277500_0 .net *"_ivl_40", 31 0, L_0000029a8731ba80;  1 drivers
v0000029a872771e0_0 .net *"_ivl_42", 31 0, L_0000029a8731a2e0;  1 drivers
v0000029a87277b40_0 .net *"_ivl_44", 31 0, L_0000029a8731ae40;  1 drivers
v0000029a87277320_0 .net *"_ivl_46", 31 0, L_0000029a87319f60;  1 drivers
v0000029a872773c0_0 .net *"_ivl_48", 31 0, L_0000029a8731b0e0;  1 drivers
v0000029a872775a0_0 .net *"_ivl_50", 31 0, L_0000029a8731a660;  1 drivers
v0000029a87277640_0 .net *"_ivl_7", 0 0, L_0000029a872b1b60;  1 drivers
v0000029a87277f00_0 .net *"_ivl_8", 0 0, L_0000029a872b5bc0;  1 drivers
v0000029a87277780_0 .net "ina", 31 0, v0000029a8727dd40_0;  alias, 1 drivers
v0000029a872778c0_0 .net "inb", 31 0, L_0000029a8731be00;  alias, 1 drivers
v0000029a87277a00_0 .net "inc", 31 0, v0000029a87270d80_0;  alias, 1 drivers
v0000029a87277aa0_0 .net "ind", 31 0, L_0000029a872b3b40;  alias, 1 drivers
v0000029a87277be0_0 .net "out", 31 0, L_0000029a8731a580;  alias, 1 drivers
v0000029a87277dc0_0 .net "s0", 31 0, L_0000029a872b5d80;  1 drivers
v0000029a87277c80_0 .net "s1", 31 0, L_0000029a872b5ae0;  1 drivers
v0000029a87277d20_0 .net "s2", 31 0, L_0000029a872b5c30;  1 drivers
v0000029a87277e60_0 .net "s3", 31 0, L_0000029a8731a820;  1 drivers
v0000029a87277fa0_0 .net "sel", 1 0, L_0000029a872aee60;  alias, 1 drivers
L_0000029a872b3460 .part L_0000029a872aee60, 1, 1;
LS_0000029a872b1e80_0_0 .concat [ 1 1 1 1], L_0000029a872b5df0, L_0000029a872b5df0, L_0000029a872b5df0, L_0000029a872b5df0;
LS_0000029a872b1e80_0_4 .concat [ 1 1 1 1], L_0000029a872b5df0, L_0000029a872b5df0, L_0000029a872b5df0, L_0000029a872b5df0;
LS_0000029a872b1e80_0_8 .concat [ 1 1 1 1], L_0000029a872b5df0, L_0000029a872b5df0, L_0000029a872b5df0, L_0000029a872b5df0;
LS_0000029a872b1e80_0_12 .concat [ 1 1 1 1], L_0000029a872b5df0, L_0000029a872b5df0, L_0000029a872b5df0, L_0000029a872b5df0;
LS_0000029a872b1e80_0_16 .concat [ 1 1 1 1], L_0000029a872b5df0, L_0000029a872b5df0, L_0000029a872b5df0, L_0000029a872b5df0;
LS_0000029a872b1e80_0_20 .concat [ 1 1 1 1], L_0000029a872b5df0, L_0000029a872b5df0, L_0000029a872b5df0, L_0000029a872b5df0;
LS_0000029a872b1e80_0_24 .concat [ 1 1 1 1], L_0000029a872b5df0, L_0000029a872b5df0, L_0000029a872b5df0, L_0000029a872b5df0;
LS_0000029a872b1e80_0_28 .concat [ 1 1 1 1], L_0000029a872b5df0, L_0000029a872b5df0, L_0000029a872b5df0, L_0000029a872b5df0;
LS_0000029a872b1e80_1_0 .concat [ 4 4 4 4], LS_0000029a872b1e80_0_0, LS_0000029a872b1e80_0_4, LS_0000029a872b1e80_0_8, LS_0000029a872b1e80_0_12;
LS_0000029a872b1e80_1_4 .concat [ 4 4 4 4], LS_0000029a872b1e80_0_16, LS_0000029a872b1e80_0_20, LS_0000029a872b1e80_0_24, LS_0000029a872b1e80_0_28;
L_0000029a872b1e80 .concat [ 16 16 0 0], LS_0000029a872b1e80_1_0, LS_0000029a872b1e80_1_4;
L_0000029a872b1b60 .part L_0000029a872aee60, 0, 1;
LS_0000029a872b2740_0_0 .concat [ 1 1 1 1], L_0000029a872b5bc0, L_0000029a872b5bc0, L_0000029a872b5bc0, L_0000029a872b5bc0;
LS_0000029a872b2740_0_4 .concat [ 1 1 1 1], L_0000029a872b5bc0, L_0000029a872b5bc0, L_0000029a872b5bc0, L_0000029a872b5bc0;
LS_0000029a872b2740_0_8 .concat [ 1 1 1 1], L_0000029a872b5bc0, L_0000029a872b5bc0, L_0000029a872b5bc0, L_0000029a872b5bc0;
LS_0000029a872b2740_0_12 .concat [ 1 1 1 1], L_0000029a872b5bc0, L_0000029a872b5bc0, L_0000029a872b5bc0, L_0000029a872b5bc0;
LS_0000029a872b2740_0_16 .concat [ 1 1 1 1], L_0000029a872b5bc0, L_0000029a872b5bc0, L_0000029a872b5bc0, L_0000029a872b5bc0;
LS_0000029a872b2740_0_20 .concat [ 1 1 1 1], L_0000029a872b5bc0, L_0000029a872b5bc0, L_0000029a872b5bc0, L_0000029a872b5bc0;
LS_0000029a872b2740_0_24 .concat [ 1 1 1 1], L_0000029a872b5bc0, L_0000029a872b5bc0, L_0000029a872b5bc0, L_0000029a872b5bc0;
LS_0000029a872b2740_0_28 .concat [ 1 1 1 1], L_0000029a872b5bc0, L_0000029a872b5bc0, L_0000029a872b5bc0, L_0000029a872b5bc0;
LS_0000029a872b2740_1_0 .concat [ 4 4 4 4], LS_0000029a872b2740_0_0, LS_0000029a872b2740_0_4, LS_0000029a872b2740_0_8, LS_0000029a872b2740_0_12;
LS_0000029a872b2740_1_4 .concat [ 4 4 4 4], LS_0000029a872b2740_0_16, LS_0000029a872b2740_0_20, LS_0000029a872b2740_0_24, LS_0000029a872b2740_0_28;
L_0000029a872b2740 .concat [ 16 16 0 0], LS_0000029a872b2740_1_0, LS_0000029a872b2740_1_4;
L_0000029a872b1520 .part L_0000029a872aee60, 1, 1;
LS_0000029a872b1700_0_0 .concat [ 1 1 1 1], L_0000029a872b5b50, L_0000029a872b5b50, L_0000029a872b5b50, L_0000029a872b5b50;
LS_0000029a872b1700_0_4 .concat [ 1 1 1 1], L_0000029a872b5b50, L_0000029a872b5b50, L_0000029a872b5b50, L_0000029a872b5b50;
LS_0000029a872b1700_0_8 .concat [ 1 1 1 1], L_0000029a872b5b50, L_0000029a872b5b50, L_0000029a872b5b50, L_0000029a872b5b50;
LS_0000029a872b1700_0_12 .concat [ 1 1 1 1], L_0000029a872b5b50, L_0000029a872b5b50, L_0000029a872b5b50, L_0000029a872b5b50;
LS_0000029a872b1700_0_16 .concat [ 1 1 1 1], L_0000029a872b5b50, L_0000029a872b5b50, L_0000029a872b5b50, L_0000029a872b5b50;
LS_0000029a872b1700_0_20 .concat [ 1 1 1 1], L_0000029a872b5b50, L_0000029a872b5b50, L_0000029a872b5b50, L_0000029a872b5b50;
LS_0000029a872b1700_0_24 .concat [ 1 1 1 1], L_0000029a872b5b50, L_0000029a872b5b50, L_0000029a872b5b50, L_0000029a872b5b50;
LS_0000029a872b1700_0_28 .concat [ 1 1 1 1], L_0000029a872b5b50, L_0000029a872b5b50, L_0000029a872b5b50, L_0000029a872b5b50;
LS_0000029a872b1700_1_0 .concat [ 4 4 4 4], LS_0000029a872b1700_0_0, LS_0000029a872b1700_0_4, LS_0000029a872b1700_0_8, LS_0000029a872b1700_0_12;
LS_0000029a872b1700_1_4 .concat [ 4 4 4 4], LS_0000029a872b1700_0_16, LS_0000029a872b1700_0_20, LS_0000029a872b1700_0_24, LS_0000029a872b1700_0_28;
L_0000029a872b1700 .concat [ 16 16 0 0], LS_0000029a872b1700_1_0, LS_0000029a872b1700_1_4;
L_0000029a872b2b00 .part L_0000029a872aee60, 0, 1;
LS_0000029a872b1de0_0_0 .concat [ 1 1 1 1], L_0000029a872b2b00, L_0000029a872b2b00, L_0000029a872b2b00, L_0000029a872b2b00;
LS_0000029a872b1de0_0_4 .concat [ 1 1 1 1], L_0000029a872b2b00, L_0000029a872b2b00, L_0000029a872b2b00, L_0000029a872b2b00;
LS_0000029a872b1de0_0_8 .concat [ 1 1 1 1], L_0000029a872b2b00, L_0000029a872b2b00, L_0000029a872b2b00, L_0000029a872b2b00;
LS_0000029a872b1de0_0_12 .concat [ 1 1 1 1], L_0000029a872b2b00, L_0000029a872b2b00, L_0000029a872b2b00, L_0000029a872b2b00;
LS_0000029a872b1de0_0_16 .concat [ 1 1 1 1], L_0000029a872b2b00, L_0000029a872b2b00, L_0000029a872b2b00, L_0000029a872b2b00;
LS_0000029a872b1de0_0_20 .concat [ 1 1 1 1], L_0000029a872b2b00, L_0000029a872b2b00, L_0000029a872b2b00, L_0000029a872b2b00;
LS_0000029a872b1de0_0_24 .concat [ 1 1 1 1], L_0000029a872b2b00, L_0000029a872b2b00, L_0000029a872b2b00, L_0000029a872b2b00;
LS_0000029a872b1de0_0_28 .concat [ 1 1 1 1], L_0000029a872b2b00, L_0000029a872b2b00, L_0000029a872b2b00, L_0000029a872b2b00;
LS_0000029a872b1de0_1_0 .concat [ 4 4 4 4], LS_0000029a872b1de0_0_0, LS_0000029a872b1de0_0_4, LS_0000029a872b1de0_0_8, LS_0000029a872b1de0_0_12;
LS_0000029a872b1de0_1_4 .concat [ 4 4 4 4], LS_0000029a872b1de0_0_16, LS_0000029a872b1de0_0_20, LS_0000029a872b1de0_0_24, LS_0000029a872b1de0_0_28;
L_0000029a872b1de0 .concat [ 16 16 0 0], LS_0000029a872b1de0_1_0, LS_0000029a872b1de0_1_4;
L_0000029a872b22e0 .part L_0000029a872aee60, 1, 1;
LS_0000029a872b30a0_0_0 .concat [ 1 1 1 1], L_0000029a872b22e0, L_0000029a872b22e0, L_0000029a872b22e0, L_0000029a872b22e0;
LS_0000029a872b30a0_0_4 .concat [ 1 1 1 1], L_0000029a872b22e0, L_0000029a872b22e0, L_0000029a872b22e0, L_0000029a872b22e0;
LS_0000029a872b30a0_0_8 .concat [ 1 1 1 1], L_0000029a872b22e0, L_0000029a872b22e0, L_0000029a872b22e0, L_0000029a872b22e0;
LS_0000029a872b30a0_0_12 .concat [ 1 1 1 1], L_0000029a872b22e0, L_0000029a872b22e0, L_0000029a872b22e0, L_0000029a872b22e0;
LS_0000029a872b30a0_0_16 .concat [ 1 1 1 1], L_0000029a872b22e0, L_0000029a872b22e0, L_0000029a872b22e0, L_0000029a872b22e0;
LS_0000029a872b30a0_0_20 .concat [ 1 1 1 1], L_0000029a872b22e0, L_0000029a872b22e0, L_0000029a872b22e0, L_0000029a872b22e0;
LS_0000029a872b30a0_0_24 .concat [ 1 1 1 1], L_0000029a872b22e0, L_0000029a872b22e0, L_0000029a872b22e0, L_0000029a872b22e0;
LS_0000029a872b30a0_0_28 .concat [ 1 1 1 1], L_0000029a872b22e0, L_0000029a872b22e0, L_0000029a872b22e0, L_0000029a872b22e0;
LS_0000029a872b30a0_1_0 .concat [ 4 4 4 4], LS_0000029a872b30a0_0_0, LS_0000029a872b30a0_0_4, LS_0000029a872b30a0_0_8, LS_0000029a872b30a0_0_12;
LS_0000029a872b30a0_1_4 .concat [ 4 4 4 4], LS_0000029a872b30a0_0_16, LS_0000029a872b30a0_0_20, LS_0000029a872b30a0_0_24, LS_0000029a872b30a0_0_28;
L_0000029a872b30a0 .concat [ 16 16 0 0], LS_0000029a872b30a0_1_0, LS_0000029a872b30a0_1_4;
L_0000029a872b35a0 .part L_0000029a872aee60, 0, 1;
LS_0000029a872b33c0_0_0 .concat [ 1 1 1 1], L_0000029a871ec2a0, L_0000029a871ec2a0, L_0000029a871ec2a0, L_0000029a871ec2a0;
LS_0000029a872b33c0_0_4 .concat [ 1 1 1 1], L_0000029a871ec2a0, L_0000029a871ec2a0, L_0000029a871ec2a0, L_0000029a871ec2a0;
LS_0000029a872b33c0_0_8 .concat [ 1 1 1 1], L_0000029a871ec2a0, L_0000029a871ec2a0, L_0000029a871ec2a0, L_0000029a871ec2a0;
LS_0000029a872b33c0_0_12 .concat [ 1 1 1 1], L_0000029a871ec2a0, L_0000029a871ec2a0, L_0000029a871ec2a0, L_0000029a871ec2a0;
LS_0000029a872b33c0_0_16 .concat [ 1 1 1 1], L_0000029a871ec2a0, L_0000029a871ec2a0, L_0000029a871ec2a0, L_0000029a871ec2a0;
LS_0000029a872b33c0_0_20 .concat [ 1 1 1 1], L_0000029a871ec2a0, L_0000029a871ec2a0, L_0000029a871ec2a0, L_0000029a871ec2a0;
LS_0000029a872b33c0_0_24 .concat [ 1 1 1 1], L_0000029a871ec2a0, L_0000029a871ec2a0, L_0000029a871ec2a0, L_0000029a871ec2a0;
LS_0000029a872b33c0_0_28 .concat [ 1 1 1 1], L_0000029a871ec2a0, L_0000029a871ec2a0, L_0000029a871ec2a0, L_0000029a871ec2a0;
LS_0000029a872b33c0_1_0 .concat [ 4 4 4 4], LS_0000029a872b33c0_0_0, LS_0000029a872b33c0_0_4, LS_0000029a872b33c0_0_8, LS_0000029a872b33c0_0_12;
LS_0000029a872b33c0_1_4 .concat [ 4 4 4 4], LS_0000029a872b33c0_0_16, LS_0000029a872b33c0_0_20, LS_0000029a872b33c0_0_24, LS_0000029a872b33c0_0_28;
L_0000029a872b33c0 .concat [ 16 16 0 0], LS_0000029a872b33c0_1_0, LS_0000029a872b33c0_1_4;
L_0000029a872b1ac0 .part L_0000029a872aee60, 1, 1;
LS_0000029a872b27e0_0_0 .concat [ 1 1 1 1], L_0000029a872b1ac0, L_0000029a872b1ac0, L_0000029a872b1ac0, L_0000029a872b1ac0;
LS_0000029a872b27e0_0_4 .concat [ 1 1 1 1], L_0000029a872b1ac0, L_0000029a872b1ac0, L_0000029a872b1ac0, L_0000029a872b1ac0;
LS_0000029a872b27e0_0_8 .concat [ 1 1 1 1], L_0000029a872b1ac0, L_0000029a872b1ac0, L_0000029a872b1ac0, L_0000029a872b1ac0;
LS_0000029a872b27e0_0_12 .concat [ 1 1 1 1], L_0000029a872b1ac0, L_0000029a872b1ac0, L_0000029a872b1ac0, L_0000029a872b1ac0;
LS_0000029a872b27e0_0_16 .concat [ 1 1 1 1], L_0000029a872b1ac0, L_0000029a872b1ac0, L_0000029a872b1ac0, L_0000029a872b1ac0;
LS_0000029a872b27e0_0_20 .concat [ 1 1 1 1], L_0000029a872b1ac0, L_0000029a872b1ac0, L_0000029a872b1ac0, L_0000029a872b1ac0;
LS_0000029a872b27e0_0_24 .concat [ 1 1 1 1], L_0000029a872b1ac0, L_0000029a872b1ac0, L_0000029a872b1ac0, L_0000029a872b1ac0;
LS_0000029a872b27e0_0_28 .concat [ 1 1 1 1], L_0000029a872b1ac0, L_0000029a872b1ac0, L_0000029a872b1ac0, L_0000029a872b1ac0;
LS_0000029a872b27e0_1_0 .concat [ 4 4 4 4], LS_0000029a872b27e0_0_0, LS_0000029a872b27e0_0_4, LS_0000029a872b27e0_0_8, LS_0000029a872b27e0_0_12;
LS_0000029a872b27e0_1_4 .concat [ 4 4 4 4], LS_0000029a872b27e0_0_16, LS_0000029a872b27e0_0_20, LS_0000029a872b27e0_0_24, LS_0000029a872b27e0_0_28;
L_0000029a872b27e0 .concat [ 16 16 0 0], LS_0000029a872b27e0_1_0, LS_0000029a872b27e0_1_4;
L_0000029a872b1fc0 .part L_0000029a872aee60, 0, 1;
LS_0000029a872b31e0_0_0 .concat [ 1 1 1 1], L_0000029a872b1fc0, L_0000029a872b1fc0, L_0000029a872b1fc0, L_0000029a872b1fc0;
LS_0000029a872b31e0_0_4 .concat [ 1 1 1 1], L_0000029a872b1fc0, L_0000029a872b1fc0, L_0000029a872b1fc0, L_0000029a872b1fc0;
LS_0000029a872b31e0_0_8 .concat [ 1 1 1 1], L_0000029a872b1fc0, L_0000029a872b1fc0, L_0000029a872b1fc0, L_0000029a872b1fc0;
LS_0000029a872b31e0_0_12 .concat [ 1 1 1 1], L_0000029a872b1fc0, L_0000029a872b1fc0, L_0000029a872b1fc0, L_0000029a872b1fc0;
LS_0000029a872b31e0_0_16 .concat [ 1 1 1 1], L_0000029a872b1fc0, L_0000029a872b1fc0, L_0000029a872b1fc0, L_0000029a872b1fc0;
LS_0000029a872b31e0_0_20 .concat [ 1 1 1 1], L_0000029a872b1fc0, L_0000029a872b1fc0, L_0000029a872b1fc0, L_0000029a872b1fc0;
LS_0000029a872b31e0_0_24 .concat [ 1 1 1 1], L_0000029a872b1fc0, L_0000029a872b1fc0, L_0000029a872b1fc0, L_0000029a872b1fc0;
LS_0000029a872b31e0_0_28 .concat [ 1 1 1 1], L_0000029a872b1fc0, L_0000029a872b1fc0, L_0000029a872b1fc0, L_0000029a872b1fc0;
LS_0000029a872b31e0_1_0 .concat [ 4 4 4 4], LS_0000029a872b31e0_0_0, LS_0000029a872b31e0_0_4, LS_0000029a872b31e0_0_8, LS_0000029a872b31e0_0_12;
LS_0000029a872b31e0_1_4 .concat [ 4 4 4 4], LS_0000029a872b31e0_0_16, LS_0000029a872b31e0_0_20, LS_0000029a872b31e0_0_24, LS_0000029a872b31e0_0_28;
L_0000029a872b31e0 .concat [ 16 16 0 0], LS_0000029a872b31e0_1_0, LS_0000029a872b31e0_1_4;
S_0000029a87276530 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000029a872763a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029a872b5d80 .functor AND 32, L_0000029a872b1e80, L_0000029a872b2740, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000029a87278040_0 .net "in1", 31 0, L_0000029a872b1e80;  1 drivers
v0000029a87277460_0 .net "in2", 31 0, L_0000029a872b2740;  1 drivers
v0000029a87278b80_0 .net "out", 31 0, L_0000029a872b5d80;  alias, 1 drivers
S_0000029a87275ef0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000029a872763a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029a872b5ae0 .functor AND 32, L_0000029a872b1700, L_0000029a872b1de0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000029a872785e0_0 .net "in1", 31 0, L_0000029a872b1700;  1 drivers
v0000029a87278e00_0 .net "in2", 31 0, L_0000029a872b1de0;  1 drivers
v0000029a87276ba0_0 .net "out", 31 0, L_0000029a872b5ae0;  alias, 1 drivers
S_0000029a872758b0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000029a872763a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029a872b5c30 .functor AND 32, L_0000029a872b30a0, L_0000029a872b33c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000029a87278400_0 .net "in1", 31 0, L_0000029a872b30a0;  1 drivers
v0000029a87278720_0 .net "in2", 31 0, L_0000029a872b33c0;  1 drivers
v0000029a872769c0_0 .net "out", 31 0, L_0000029a872b5c30;  alias, 1 drivers
S_0000029a87275720 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000029a872763a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029a8731a820 .functor AND 32, L_0000029a872b27e0, L_0000029a872b31e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000029a87276a60_0 .net "in1", 31 0, L_0000029a872b27e0;  1 drivers
v0000029a87276ec0_0 .net "in2", 31 0, L_0000029a872b31e0;  1 drivers
v0000029a87276b00_0 .net "out", 31 0, L_0000029a8731a820;  alias, 1 drivers
S_0000029a87275a40 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000029a87073170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000029a87209810 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000029a8731b070 .functor NOT 1, L_0000029a872b2880, C4<0>, C4<0>, C4<0>;
L_0000029a8731a270 .functor NOT 1, L_0000029a872b3280, C4<0>, C4<0>, C4<0>;
L_0000029a8731b1c0 .functor NOT 1, L_0000029a872b2380, C4<0>, C4<0>, C4<0>;
L_0000029a8731a0b0 .functor NOT 1, L_0000029a872b12a0, C4<0>, C4<0>, C4<0>;
L_0000029a8731b690 .functor AND 32, L_0000029a8731b7e0, v0000029a8727d5c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029a8731a350 .functor AND 32, L_0000029a8731a5f0, L_0000029a8731be00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029a8731b4d0 .functor OR 32, L_0000029a8731b690, L_0000029a8731a350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029a8731a4a0 .functor AND 32, L_0000029a8731b460, v0000029a87270d80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029a8731aba0 .functor OR 32, L_0000029a8731b4d0, L_0000029a8731a4a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029a8731a120 .functor AND 32, L_0000029a8731a430, L_0000029a872b3b40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029a8731a970 .functor OR 32, L_0000029a8731aba0, L_0000029a8731a120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029a87279da0_0 .net *"_ivl_1", 0 0, L_0000029a872b2880;  1 drivers
v0000029a87279080_0 .net *"_ivl_13", 0 0, L_0000029a872b2380;  1 drivers
v0000029a87279440_0 .net *"_ivl_14", 0 0, L_0000029a8731b1c0;  1 drivers
v0000029a8727a340_0 .net *"_ivl_19", 0 0, L_0000029a872b2ba0;  1 drivers
v0000029a8727a020_0 .net *"_ivl_2", 0 0, L_0000029a8731b070;  1 drivers
v0000029a87279260_0 .net *"_ivl_23", 0 0, L_0000029a872b2ce0;  1 drivers
v0000029a87279760_0 .net *"_ivl_27", 0 0, L_0000029a872b12a0;  1 drivers
v0000029a87279f80_0 .net *"_ivl_28", 0 0, L_0000029a8731a0b0;  1 drivers
v0000029a87279b20_0 .net *"_ivl_33", 0 0, L_0000029a872b2060;  1 drivers
v0000029a87279620_0 .net *"_ivl_37", 0 0, L_0000029a872b1340;  1 drivers
v0000029a87279940_0 .net *"_ivl_40", 31 0, L_0000029a8731b690;  1 drivers
v0000029a87279e40_0 .net *"_ivl_42", 31 0, L_0000029a8731a350;  1 drivers
v0000029a8727a480_0 .net *"_ivl_44", 31 0, L_0000029a8731b4d0;  1 drivers
v0000029a8727a0c0_0 .net *"_ivl_46", 31 0, L_0000029a8731a4a0;  1 drivers
v0000029a872796c0_0 .net *"_ivl_48", 31 0, L_0000029a8731aba0;  1 drivers
v0000029a87279800_0 .net *"_ivl_50", 31 0, L_0000029a8731a120;  1 drivers
v0000029a8727a520_0 .net *"_ivl_7", 0 0, L_0000029a872b3280;  1 drivers
v0000029a87279580_0 .net *"_ivl_8", 0 0, L_0000029a8731a270;  1 drivers
v0000029a87279c60_0 .net "ina", 31 0, v0000029a8727d5c0_0;  alias, 1 drivers
v0000029a8727a5c0_0 .net "inb", 31 0, L_0000029a8731be00;  alias, 1 drivers
v0000029a87278fe0_0 .net "inc", 31 0, v0000029a87270d80_0;  alias, 1 drivers
v0000029a872798a0_0 .net "ind", 31 0, L_0000029a872b3b40;  alias, 1 drivers
v0000029a872799e0_0 .net "out", 31 0, L_0000029a8731a970;  alias, 1 drivers
v0000029a87279a80_0 .net "s0", 31 0, L_0000029a8731b7e0;  1 drivers
v0000029a87279d00_0 .net "s1", 31 0, L_0000029a8731a5f0;  1 drivers
v0000029a8727e7e0_0 .net "s2", 31 0, L_0000029a8731b460;  1 drivers
v0000029a8727c800_0 .net "s3", 31 0, L_0000029a8731a430;  1 drivers
v0000029a8727e6a0_0 .net "sel", 1 0, L_0000029a872affe0;  alias, 1 drivers
L_0000029a872b2880 .part L_0000029a872affe0, 1, 1;
LS_0000029a872b21a0_0_0 .concat [ 1 1 1 1], L_0000029a8731b070, L_0000029a8731b070, L_0000029a8731b070, L_0000029a8731b070;
LS_0000029a872b21a0_0_4 .concat [ 1 1 1 1], L_0000029a8731b070, L_0000029a8731b070, L_0000029a8731b070, L_0000029a8731b070;
LS_0000029a872b21a0_0_8 .concat [ 1 1 1 1], L_0000029a8731b070, L_0000029a8731b070, L_0000029a8731b070, L_0000029a8731b070;
LS_0000029a872b21a0_0_12 .concat [ 1 1 1 1], L_0000029a8731b070, L_0000029a8731b070, L_0000029a8731b070, L_0000029a8731b070;
LS_0000029a872b21a0_0_16 .concat [ 1 1 1 1], L_0000029a8731b070, L_0000029a8731b070, L_0000029a8731b070, L_0000029a8731b070;
LS_0000029a872b21a0_0_20 .concat [ 1 1 1 1], L_0000029a8731b070, L_0000029a8731b070, L_0000029a8731b070, L_0000029a8731b070;
LS_0000029a872b21a0_0_24 .concat [ 1 1 1 1], L_0000029a8731b070, L_0000029a8731b070, L_0000029a8731b070, L_0000029a8731b070;
LS_0000029a872b21a0_0_28 .concat [ 1 1 1 1], L_0000029a8731b070, L_0000029a8731b070, L_0000029a8731b070, L_0000029a8731b070;
LS_0000029a872b21a0_1_0 .concat [ 4 4 4 4], LS_0000029a872b21a0_0_0, LS_0000029a872b21a0_0_4, LS_0000029a872b21a0_0_8, LS_0000029a872b21a0_0_12;
LS_0000029a872b21a0_1_4 .concat [ 4 4 4 4], LS_0000029a872b21a0_0_16, LS_0000029a872b21a0_0_20, LS_0000029a872b21a0_0_24, LS_0000029a872b21a0_0_28;
L_0000029a872b21a0 .concat [ 16 16 0 0], LS_0000029a872b21a0_1_0, LS_0000029a872b21a0_1_4;
L_0000029a872b3280 .part L_0000029a872affe0, 0, 1;
LS_0000029a872b0ee0_0_0 .concat [ 1 1 1 1], L_0000029a8731a270, L_0000029a8731a270, L_0000029a8731a270, L_0000029a8731a270;
LS_0000029a872b0ee0_0_4 .concat [ 1 1 1 1], L_0000029a8731a270, L_0000029a8731a270, L_0000029a8731a270, L_0000029a8731a270;
LS_0000029a872b0ee0_0_8 .concat [ 1 1 1 1], L_0000029a8731a270, L_0000029a8731a270, L_0000029a8731a270, L_0000029a8731a270;
LS_0000029a872b0ee0_0_12 .concat [ 1 1 1 1], L_0000029a8731a270, L_0000029a8731a270, L_0000029a8731a270, L_0000029a8731a270;
LS_0000029a872b0ee0_0_16 .concat [ 1 1 1 1], L_0000029a8731a270, L_0000029a8731a270, L_0000029a8731a270, L_0000029a8731a270;
LS_0000029a872b0ee0_0_20 .concat [ 1 1 1 1], L_0000029a8731a270, L_0000029a8731a270, L_0000029a8731a270, L_0000029a8731a270;
LS_0000029a872b0ee0_0_24 .concat [ 1 1 1 1], L_0000029a8731a270, L_0000029a8731a270, L_0000029a8731a270, L_0000029a8731a270;
LS_0000029a872b0ee0_0_28 .concat [ 1 1 1 1], L_0000029a8731a270, L_0000029a8731a270, L_0000029a8731a270, L_0000029a8731a270;
LS_0000029a872b0ee0_1_0 .concat [ 4 4 4 4], LS_0000029a872b0ee0_0_0, LS_0000029a872b0ee0_0_4, LS_0000029a872b0ee0_0_8, LS_0000029a872b0ee0_0_12;
LS_0000029a872b0ee0_1_4 .concat [ 4 4 4 4], LS_0000029a872b0ee0_0_16, LS_0000029a872b0ee0_0_20, LS_0000029a872b0ee0_0_24, LS_0000029a872b0ee0_0_28;
L_0000029a872b0ee0 .concat [ 16 16 0 0], LS_0000029a872b0ee0_1_0, LS_0000029a872b0ee0_1_4;
L_0000029a872b2380 .part L_0000029a872affe0, 1, 1;
LS_0000029a872b1840_0_0 .concat [ 1 1 1 1], L_0000029a8731b1c0, L_0000029a8731b1c0, L_0000029a8731b1c0, L_0000029a8731b1c0;
LS_0000029a872b1840_0_4 .concat [ 1 1 1 1], L_0000029a8731b1c0, L_0000029a8731b1c0, L_0000029a8731b1c0, L_0000029a8731b1c0;
LS_0000029a872b1840_0_8 .concat [ 1 1 1 1], L_0000029a8731b1c0, L_0000029a8731b1c0, L_0000029a8731b1c0, L_0000029a8731b1c0;
LS_0000029a872b1840_0_12 .concat [ 1 1 1 1], L_0000029a8731b1c0, L_0000029a8731b1c0, L_0000029a8731b1c0, L_0000029a8731b1c0;
LS_0000029a872b1840_0_16 .concat [ 1 1 1 1], L_0000029a8731b1c0, L_0000029a8731b1c0, L_0000029a8731b1c0, L_0000029a8731b1c0;
LS_0000029a872b1840_0_20 .concat [ 1 1 1 1], L_0000029a8731b1c0, L_0000029a8731b1c0, L_0000029a8731b1c0, L_0000029a8731b1c0;
LS_0000029a872b1840_0_24 .concat [ 1 1 1 1], L_0000029a8731b1c0, L_0000029a8731b1c0, L_0000029a8731b1c0, L_0000029a8731b1c0;
LS_0000029a872b1840_0_28 .concat [ 1 1 1 1], L_0000029a8731b1c0, L_0000029a8731b1c0, L_0000029a8731b1c0, L_0000029a8731b1c0;
LS_0000029a872b1840_1_0 .concat [ 4 4 4 4], LS_0000029a872b1840_0_0, LS_0000029a872b1840_0_4, LS_0000029a872b1840_0_8, LS_0000029a872b1840_0_12;
LS_0000029a872b1840_1_4 .concat [ 4 4 4 4], LS_0000029a872b1840_0_16, LS_0000029a872b1840_0_20, LS_0000029a872b1840_0_24, LS_0000029a872b1840_0_28;
L_0000029a872b1840 .concat [ 16 16 0 0], LS_0000029a872b1840_1_0, LS_0000029a872b1840_1_4;
L_0000029a872b2ba0 .part L_0000029a872affe0, 0, 1;
LS_0000029a872b0f80_0_0 .concat [ 1 1 1 1], L_0000029a872b2ba0, L_0000029a872b2ba0, L_0000029a872b2ba0, L_0000029a872b2ba0;
LS_0000029a872b0f80_0_4 .concat [ 1 1 1 1], L_0000029a872b2ba0, L_0000029a872b2ba0, L_0000029a872b2ba0, L_0000029a872b2ba0;
LS_0000029a872b0f80_0_8 .concat [ 1 1 1 1], L_0000029a872b2ba0, L_0000029a872b2ba0, L_0000029a872b2ba0, L_0000029a872b2ba0;
LS_0000029a872b0f80_0_12 .concat [ 1 1 1 1], L_0000029a872b2ba0, L_0000029a872b2ba0, L_0000029a872b2ba0, L_0000029a872b2ba0;
LS_0000029a872b0f80_0_16 .concat [ 1 1 1 1], L_0000029a872b2ba0, L_0000029a872b2ba0, L_0000029a872b2ba0, L_0000029a872b2ba0;
LS_0000029a872b0f80_0_20 .concat [ 1 1 1 1], L_0000029a872b2ba0, L_0000029a872b2ba0, L_0000029a872b2ba0, L_0000029a872b2ba0;
LS_0000029a872b0f80_0_24 .concat [ 1 1 1 1], L_0000029a872b2ba0, L_0000029a872b2ba0, L_0000029a872b2ba0, L_0000029a872b2ba0;
LS_0000029a872b0f80_0_28 .concat [ 1 1 1 1], L_0000029a872b2ba0, L_0000029a872b2ba0, L_0000029a872b2ba0, L_0000029a872b2ba0;
LS_0000029a872b0f80_1_0 .concat [ 4 4 4 4], LS_0000029a872b0f80_0_0, LS_0000029a872b0f80_0_4, LS_0000029a872b0f80_0_8, LS_0000029a872b0f80_0_12;
LS_0000029a872b0f80_1_4 .concat [ 4 4 4 4], LS_0000029a872b0f80_0_16, LS_0000029a872b0f80_0_20, LS_0000029a872b0f80_0_24, LS_0000029a872b0f80_0_28;
L_0000029a872b0f80 .concat [ 16 16 0 0], LS_0000029a872b0f80_1_0, LS_0000029a872b0f80_1_4;
L_0000029a872b2ce0 .part L_0000029a872affe0, 1, 1;
LS_0000029a872b10c0_0_0 .concat [ 1 1 1 1], L_0000029a872b2ce0, L_0000029a872b2ce0, L_0000029a872b2ce0, L_0000029a872b2ce0;
LS_0000029a872b10c0_0_4 .concat [ 1 1 1 1], L_0000029a872b2ce0, L_0000029a872b2ce0, L_0000029a872b2ce0, L_0000029a872b2ce0;
LS_0000029a872b10c0_0_8 .concat [ 1 1 1 1], L_0000029a872b2ce0, L_0000029a872b2ce0, L_0000029a872b2ce0, L_0000029a872b2ce0;
LS_0000029a872b10c0_0_12 .concat [ 1 1 1 1], L_0000029a872b2ce0, L_0000029a872b2ce0, L_0000029a872b2ce0, L_0000029a872b2ce0;
LS_0000029a872b10c0_0_16 .concat [ 1 1 1 1], L_0000029a872b2ce0, L_0000029a872b2ce0, L_0000029a872b2ce0, L_0000029a872b2ce0;
LS_0000029a872b10c0_0_20 .concat [ 1 1 1 1], L_0000029a872b2ce0, L_0000029a872b2ce0, L_0000029a872b2ce0, L_0000029a872b2ce0;
LS_0000029a872b10c0_0_24 .concat [ 1 1 1 1], L_0000029a872b2ce0, L_0000029a872b2ce0, L_0000029a872b2ce0, L_0000029a872b2ce0;
LS_0000029a872b10c0_0_28 .concat [ 1 1 1 1], L_0000029a872b2ce0, L_0000029a872b2ce0, L_0000029a872b2ce0, L_0000029a872b2ce0;
LS_0000029a872b10c0_1_0 .concat [ 4 4 4 4], LS_0000029a872b10c0_0_0, LS_0000029a872b10c0_0_4, LS_0000029a872b10c0_0_8, LS_0000029a872b10c0_0_12;
LS_0000029a872b10c0_1_4 .concat [ 4 4 4 4], LS_0000029a872b10c0_0_16, LS_0000029a872b10c0_0_20, LS_0000029a872b10c0_0_24, LS_0000029a872b10c0_0_28;
L_0000029a872b10c0 .concat [ 16 16 0 0], LS_0000029a872b10c0_1_0, LS_0000029a872b10c0_1_4;
L_0000029a872b12a0 .part L_0000029a872affe0, 0, 1;
LS_0000029a872b17a0_0_0 .concat [ 1 1 1 1], L_0000029a8731a0b0, L_0000029a8731a0b0, L_0000029a8731a0b0, L_0000029a8731a0b0;
LS_0000029a872b17a0_0_4 .concat [ 1 1 1 1], L_0000029a8731a0b0, L_0000029a8731a0b0, L_0000029a8731a0b0, L_0000029a8731a0b0;
LS_0000029a872b17a0_0_8 .concat [ 1 1 1 1], L_0000029a8731a0b0, L_0000029a8731a0b0, L_0000029a8731a0b0, L_0000029a8731a0b0;
LS_0000029a872b17a0_0_12 .concat [ 1 1 1 1], L_0000029a8731a0b0, L_0000029a8731a0b0, L_0000029a8731a0b0, L_0000029a8731a0b0;
LS_0000029a872b17a0_0_16 .concat [ 1 1 1 1], L_0000029a8731a0b0, L_0000029a8731a0b0, L_0000029a8731a0b0, L_0000029a8731a0b0;
LS_0000029a872b17a0_0_20 .concat [ 1 1 1 1], L_0000029a8731a0b0, L_0000029a8731a0b0, L_0000029a8731a0b0, L_0000029a8731a0b0;
LS_0000029a872b17a0_0_24 .concat [ 1 1 1 1], L_0000029a8731a0b0, L_0000029a8731a0b0, L_0000029a8731a0b0, L_0000029a8731a0b0;
LS_0000029a872b17a0_0_28 .concat [ 1 1 1 1], L_0000029a8731a0b0, L_0000029a8731a0b0, L_0000029a8731a0b0, L_0000029a8731a0b0;
LS_0000029a872b17a0_1_0 .concat [ 4 4 4 4], LS_0000029a872b17a0_0_0, LS_0000029a872b17a0_0_4, LS_0000029a872b17a0_0_8, LS_0000029a872b17a0_0_12;
LS_0000029a872b17a0_1_4 .concat [ 4 4 4 4], LS_0000029a872b17a0_0_16, LS_0000029a872b17a0_0_20, LS_0000029a872b17a0_0_24, LS_0000029a872b17a0_0_28;
L_0000029a872b17a0 .concat [ 16 16 0 0], LS_0000029a872b17a0_1_0, LS_0000029a872b17a0_1_4;
L_0000029a872b2060 .part L_0000029a872affe0, 1, 1;
LS_0000029a872b2100_0_0 .concat [ 1 1 1 1], L_0000029a872b2060, L_0000029a872b2060, L_0000029a872b2060, L_0000029a872b2060;
LS_0000029a872b2100_0_4 .concat [ 1 1 1 1], L_0000029a872b2060, L_0000029a872b2060, L_0000029a872b2060, L_0000029a872b2060;
LS_0000029a872b2100_0_8 .concat [ 1 1 1 1], L_0000029a872b2060, L_0000029a872b2060, L_0000029a872b2060, L_0000029a872b2060;
LS_0000029a872b2100_0_12 .concat [ 1 1 1 1], L_0000029a872b2060, L_0000029a872b2060, L_0000029a872b2060, L_0000029a872b2060;
LS_0000029a872b2100_0_16 .concat [ 1 1 1 1], L_0000029a872b2060, L_0000029a872b2060, L_0000029a872b2060, L_0000029a872b2060;
LS_0000029a872b2100_0_20 .concat [ 1 1 1 1], L_0000029a872b2060, L_0000029a872b2060, L_0000029a872b2060, L_0000029a872b2060;
LS_0000029a872b2100_0_24 .concat [ 1 1 1 1], L_0000029a872b2060, L_0000029a872b2060, L_0000029a872b2060, L_0000029a872b2060;
LS_0000029a872b2100_0_28 .concat [ 1 1 1 1], L_0000029a872b2060, L_0000029a872b2060, L_0000029a872b2060, L_0000029a872b2060;
LS_0000029a872b2100_1_0 .concat [ 4 4 4 4], LS_0000029a872b2100_0_0, LS_0000029a872b2100_0_4, LS_0000029a872b2100_0_8, LS_0000029a872b2100_0_12;
LS_0000029a872b2100_1_4 .concat [ 4 4 4 4], LS_0000029a872b2100_0_16, LS_0000029a872b2100_0_20, LS_0000029a872b2100_0_24, LS_0000029a872b2100_0_28;
L_0000029a872b2100 .concat [ 16 16 0 0], LS_0000029a872b2100_1_0, LS_0000029a872b2100_1_4;
L_0000029a872b1340 .part L_0000029a872affe0, 0, 1;
LS_0000029a872b1a20_0_0 .concat [ 1 1 1 1], L_0000029a872b1340, L_0000029a872b1340, L_0000029a872b1340, L_0000029a872b1340;
LS_0000029a872b1a20_0_4 .concat [ 1 1 1 1], L_0000029a872b1340, L_0000029a872b1340, L_0000029a872b1340, L_0000029a872b1340;
LS_0000029a872b1a20_0_8 .concat [ 1 1 1 1], L_0000029a872b1340, L_0000029a872b1340, L_0000029a872b1340, L_0000029a872b1340;
LS_0000029a872b1a20_0_12 .concat [ 1 1 1 1], L_0000029a872b1340, L_0000029a872b1340, L_0000029a872b1340, L_0000029a872b1340;
LS_0000029a872b1a20_0_16 .concat [ 1 1 1 1], L_0000029a872b1340, L_0000029a872b1340, L_0000029a872b1340, L_0000029a872b1340;
LS_0000029a872b1a20_0_20 .concat [ 1 1 1 1], L_0000029a872b1340, L_0000029a872b1340, L_0000029a872b1340, L_0000029a872b1340;
LS_0000029a872b1a20_0_24 .concat [ 1 1 1 1], L_0000029a872b1340, L_0000029a872b1340, L_0000029a872b1340, L_0000029a872b1340;
LS_0000029a872b1a20_0_28 .concat [ 1 1 1 1], L_0000029a872b1340, L_0000029a872b1340, L_0000029a872b1340, L_0000029a872b1340;
LS_0000029a872b1a20_1_0 .concat [ 4 4 4 4], LS_0000029a872b1a20_0_0, LS_0000029a872b1a20_0_4, LS_0000029a872b1a20_0_8, LS_0000029a872b1a20_0_12;
LS_0000029a872b1a20_1_4 .concat [ 4 4 4 4], LS_0000029a872b1a20_0_16, LS_0000029a872b1a20_0_20, LS_0000029a872b1a20_0_24, LS_0000029a872b1a20_0_28;
L_0000029a872b1a20 .concat [ 16 16 0 0], LS_0000029a872b1a20_1_0, LS_0000029a872b1a20_1_4;
S_0000029a87275bd0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000029a87275a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029a8731b7e0 .functor AND 32, L_0000029a872b21a0, L_0000029a872b0ee0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000029a8727a2a0_0 .net "in1", 31 0, L_0000029a872b21a0;  1 drivers
v0000029a87279bc0_0 .net "in2", 31 0, L_0000029a872b0ee0;  1 drivers
v0000029a87279ee0_0 .net "out", 31 0, L_0000029a8731b7e0;  alias, 1 drivers
S_0000029a87276080 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000029a87275a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029a8731a5f0 .functor AND 32, L_0000029a872b1840, L_0000029a872b0f80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000029a872793a0_0 .net "in1", 31 0, L_0000029a872b1840;  1 drivers
v0000029a87279300_0 .net "in2", 31 0, L_0000029a872b0f80;  1 drivers
v0000029a87278f40_0 .net "out", 31 0, L_0000029a8731a5f0;  alias, 1 drivers
S_0000029a87275d60 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000029a87275a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029a8731b460 .functor AND 32, L_0000029a872b10c0, L_0000029a872b17a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000029a8727a3e0_0 .net "in1", 31 0, L_0000029a872b10c0;  1 drivers
v0000029a8727a200_0 .net "in2", 31 0, L_0000029a872b17a0;  1 drivers
v0000029a87279120_0 .net "out", 31 0, L_0000029a8731b460;  alias, 1 drivers
S_0000029a8727b6e0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000029a87275a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029a8731a430 .functor AND 32, L_0000029a872b2100, L_0000029a872b1a20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000029a872791c0_0 .net "in1", 31 0, L_0000029a872b2100;  1 drivers
v0000029a8727a160_0 .net "in2", 31 0, L_0000029a872b1a20;  1 drivers
v0000029a872794e0_0 .net "out", 31 0, L_0000029a8731a430;  alias, 1 drivers
S_0000029a8727c040 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000029a87039f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000029a87280710 .param/l "add" 0 9 6, C4<000000100000>;
P_0000029a87280748 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000029a87280780 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000029a872807b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000029a872807f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000029a87280828 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000029a87280860 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000029a87280898 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000029a872808d0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000029a87280908 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000029a87280940 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000029a87280978 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000029a872809b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000029a872809e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000029a87280a20 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000029a87280a58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000029a87280a90 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000029a87280ac8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000029a87280b00 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000029a87280b38 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000029a87280b70 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000029a87280ba8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000029a87280be0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000029a87280c18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000029a87280c50 .param/l "xori" 0 9 12, C4<001110000000>;
v0000029a8727e1a0_0 .var "EX1_PC", 31 0;
v0000029a8727d160_0 .var "EX1_PFC", 31 0;
v0000029a8727dd40_0 .var "EX1_forward_to_B", 31 0;
v0000029a8727cc60_0 .var "EX1_is_beq", 0 0;
v0000029a8727d8e0_0 .var "EX1_is_bne", 0 0;
v0000029a8727e2e0_0 .var "EX1_is_jal", 0 0;
v0000029a8727dfc0_0 .var "EX1_is_jr", 0 0;
v0000029a8727e740_0 .var "EX1_is_oper2_immed", 0 0;
v0000029a8727e380_0 .var "EX1_memread", 0 0;
v0000029a8727d840_0 .var "EX1_memwrite", 0 0;
v0000029a8727c9e0_0 .var "EX1_opcode", 11 0;
v0000029a8727ea60_0 .var "EX1_predicted", 0 0;
v0000029a8727d980_0 .var "EX1_rd_ind", 4 0;
v0000029a8727e560_0 .var "EX1_rd_indzero", 0 0;
v0000029a8727d340_0 .var "EX1_regwrite", 0 0;
v0000029a8727ca80_0 .var "EX1_rs1", 31 0;
v0000029a8727e420_0 .var "EX1_rs1_ind", 4 0;
v0000029a8727d5c0_0 .var "EX1_rs2", 31 0;
v0000029a8727e600_0 .var "EX1_rs2_ind", 4 0;
v0000029a8727d3e0_0 .net "FLUSH", 0 0, v0000029a87283bb0_0;  alias, 1 drivers
v0000029a8727d520_0 .net "ID_PC", 31 0, v0000029a87296000_0;  alias, 1 drivers
v0000029a8727cb20_0 .net "ID_PFC_to_EX", 31 0, L_0000029a872af180;  alias, 1 drivers
v0000029a8727dde0_0 .net "ID_forward_to_B", 31 0, L_0000029a872ae8c0;  alias, 1 drivers
v0000029a8727cbc0_0 .net "ID_is_beq", 0 0, L_0000029a872afea0;  alias, 1 drivers
v0000029a8727e920_0 .net "ID_is_bne", 0 0, L_0000029a872b0620;  alias, 1 drivers
v0000029a8727e9c0_0 .net "ID_is_jal", 0 0, L_0000029a872b18e0;  alias, 1 drivers
v0000029a8727eba0_0 .net "ID_is_jr", 0 0, L_0000029a872b3140;  alias, 1 drivers
v0000029a8727eb00_0 .net "ID_is_oper2_immed", 0 0, L_0000029a872b4730;  alias, 1 drivers
v0000029a8727ee20_0 .net "ID_memread", 0 0, L_0000029a872b1480;  alias, 1 drivers
v0000029a8727ec40_0 .net "ID_memwrite", 0 0, L_0000029a872b2e20;  alias, 1 drivers
v0000029a8727ece0_0 .net "ID_opcode", 11 0, v0000029a87296e60_0;  alias, 1 drivers
v0000029a8727ed80_0 .net "ID_predicted", 0 0, v0000029a872857d0_0;  alias, 1 drivers
v0000029a8727cd00_0 .net "ID_rd_ind", 4 0, v0000029a87297220_0;  alias, 1 drivers
v0000029a8727cda0_0 .net "ID_rd_indzero", 0 0, L_0000029a872b1d40;  1 drivers
v0000029a8727d660_0 .net "ID_regwrite", 0 0, L_0000029a872b2a60;  alias, 1 drivers
v0000029a8727dc00_0 .net "ID_rs1", 31 0, v0000029a87288a70_0;  alias, 1 drivers
v0000029a8727cee0_0 .net "ID_rs1_ind", 4 0, v0000029a87295ce0_0;  alias, 1 drivers
v0000029a8727db60_0 .net "ID_rs2", 31 0, v0000029a87288e30_0;  alias, 1 drivers
v0000029a8727da20_0 .net "ID_rs2_ind", 4 0, v0000029a87297f40_0;  alias, 1 drivers
v0000029a8727cf80_0 .net "clk", 0 0, L_0000029a872b4490;  1 drivers
v0000029a8727d020_0 .net "rst", 0 0, v0000029a872ae500_0;  alias, 1 drivers
E_0000029a87209950 .event posedge, v0000029a87270740_0, v0000029a8727cf80_0;
S_0000029a8727abf0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000029a87039f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000029a87280c90 .param/l "add" 0 9 6, C4<000000100000>;
P_0000029a87280cc8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000029a87280d00 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000029a87280d38 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000029a87280d70 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000029a87280da8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000029a87280de0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000029a87280e18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000029a87280e50 .param/l "j" 0 9 19, C4<000010000000>;
P_0000029a87280e88 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000029a87280ec0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000029a87280ef8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000029a87280f30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000029a87280f68 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000029a87280fa0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000029a87280fd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000029a87281010 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000029a87281048 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000029a87281080 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000029a872810b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000029a872810f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000029a87281128 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000029a87281160 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000029a87281198 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000029a872811d0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000029a8727d200_0 .net "EX1_ALU_OPER1", 31 0, L_0000029a872b5d10;  alias, 1 drivers
v0000029a8727dca0_0 .net "EX1_ALU_OPER2", 31 0, L_0000029a8731a580;  alias, 1 drivers
v0000029a8727de80_0 .net "EX1_PC", 31 0, v0000029a8727e1a0_0;  alias, 1 drivers
v0000029a8727df20_0 .net "EX1_PFC_to_IF", 31 0, L_0000029a872b1ca0;  alias, 1 drivers
v0000029a8727f460_0 .net "EX1_forward_to_B", 31 0, v0000029a8727dd40_0;  alias, 1 drivers
v0000029a87280360_0 .net "EX1_is_beq", 0 0, v0000029a8727cc60_0;  alias, 1 drivers
v0000029a8727ffa0_0 .net "EX1_is_bne", 0 0, v0000029a8727d8e0_0;  alias, 1 drivers
v0000029a872802c0_0 .net "EX1_is_jal", 0 0, v0000029a8727e2e0_0;  alias, 1 drivers
v0000029a872804a0_0 .net "EX1_is_jr", 0 0, v0000029a8727dfc0_0;  alias, 1 drivers
v0000029a8727f640_0 .net "EX1_is_oper2_immed", 0 0, v0000029a8727e740_0;  alias, 1 drivers
v0000029a8727fd20_0 .net "EX1_memread", 0 0, v0000029a8727e380_0;  alias, 1 drivers
v0000029a8727f6e0_0 .net "EX1_memwrite", 0 0, v0000029a8727d840_0;  alias, 1 drivers
v0000029a87280040_0 .net "EX1_opcode", 11 0, v0000029a8727c9e0_0;  alias, 1 drivers
v0000029a87280220_0 .net "EX1_predicted", 0 0, v0000029a8727ea60_0;  alias, 1 drivers
v0000029a872800e0_0 .net "EX1_rd_ind", 4 0, v0000029a8727d980_0;  alias, 1 drivers
v0000029a87280400_0 .net "EX1_rd_indzero", 0 0, v0000029a8727e560_0;  alias, 1 drivers
v0000029a8727f0a0_0 .net "EX1_regwrite", 0 0, v0000029a8727d340_0;  alias, 1 drivers
v0000029a87280180_0 .net "EX1_rs1", 31 0, v0000029a8727ca80_0;  alias, 1 drivers
v0000029a8727fe60_0 .net "EX1_rs1_ind", 4 0, v0000029a8727e420_0;  alias, 1 drivers
v0000029a8727ff00_0 .net "EX1_rs2_ind", 4 0, v0000029a8727e600_0;  alias, 1 drivers
v0000029a8727ef60_0 .net "EX1_rs2_out", 31 0, L_0000029a8731a970;  alias, 1 drivers
v0000029a872805e0_0 .var "EX2_ALU_OPER1", 31 0;
v0000029a87280540_0 .var "EX2_ALU_OPER2", 31 0;
v0000029a8727f000_0 .var "EX2_PC", 31 0;
v0000029a8727f320_0 .var "EX2_PFC_to_IF", 31 0;
v0000029a8727f780_0 .var "EX2_forward_to_B", 31 0;
v0000029a8727f140_0 .var "EX2_is_beq", 0 0;
v0000029a8727f1e0_0 .var "EX2_is_bne", 0 0;
v0000029a8727f280_0 .var "EX2_is_jal", 0 0;
v0000029a8727f3c0_0 .var "EX2_is_jr", 0 0;
v0000029a8727f500_0 .var "EX2_is_oper2_immed", 0 0;
v0000029a8727f5a0_0 .var "EX2_memread", 0 0;
v0000029a8727f820_0 .var "EX2_memwrite", 0 0;
v0000029a8727f8c0_0 .var "EX2_opcode", 11 0;
v0000029a8727f960_0 .var "EX2_predicted", 0 0;
v0000029a8727fa00_0 .var "EX2_rd_ind", 4 0;
v0000029a8727faa0_0 .var "EX2_rd_indzero", 0 0;
v0000029a8727fb40_0 .var "EX2_regwrite", 0 0;
v0000029a8727fbe0_0 .var "EX2_rs1", 31 0;
v0000029a8727fc80_0 .var "EX2_rs1_ind", 4 0;
v0000029a8727fdc0_0 .var "EX2_rs2_ind", 4 0;
v0000029a87283e30_0 .var "EX2_rs2_out", 31 0;
v0000029a87285230_0 .net "FLUSH", 0 0, v0000029a87283cf0_0;  alias, 1 drivers
v0000029a87285410_0 .net "clk", 0 0, L_0000029a8731a190;  1 drivers
v0000029a872852d0_0 .net "rst", 0 0, v0000029a872ae500_0;  alias, 1 drivers
E_0000029a8720a050 .event posedge, v0000029a87270740_0, v0000029a87285410_0;
S_0000029a8727bb90 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000029a87039f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000029a87289220 .param/l "add" 0 9 6, C4<000000100000>;
P_0000029a87289258 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000029a87289290 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000029a872892c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000029a87289300 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000029a87289338 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000029a87289370 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000029a872893a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000029a872893e0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000029a87289418 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000029a87289450 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000029a87289488 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000029a872894c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000029a872894f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000029a87289530 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000029a87289568 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000029a872895a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000029a872895d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000029a87289610 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000029a87289648 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000029a87289680 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000029a872896b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000029a872896f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000029a87289728 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000029a87289760 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000029a872b5530 .functor OR 1, L_0000029a872afea0, L_0000029a872b0620, C4<0>, C4<0>;
L_0000029a872b4ff0 .functor AND 1, L_0000029a872b5530, L_0000029a872b4420, C4<1>, C4<1>;
L_0000029a872b56f0 .functor OR 1, L_0000029a872afea0, L_0000029a872b0620, C4<0>, C4<0>;
L_0000029a872b4ab0 .functor AND 1, L_0000029a872b56f0, L_0000029a872b4420, C4<1>, C4<1>;
L_0000029a872b57d0 .functor OR 1, L_0000029a872afea0, L_0000029a872b0620, C4<0>, C4<0>;
L_0000029a872b48f0 .functor AND 1, L_0000029a872b57d0, v0000029a872857d0_0, C4<1>, C4<1>;
v0000029a872834d0_0 .net "EX1_memread", 0 0, v0000029a8727e380_0;  alias, 1 drivers
v0000029a87283930_0 .net "EX1_opcode", 11 0, v0000029a8727c9e0_0;  alias, 1 drivers
v0000029a87283570_0 .net "EX1_rd_ind", 4 0, v0000029a8727d980_0;  alias, 1 drivers
v0000029a87283390_0 .net "EX1_rd_indzero", 0 0, v0000029a8727e560_0;  alias, 1 drivers
v0000029a87283250_0 .net "EX2_memread", 0 0, v0000029a8727f5a0_0;  alias, 1 drivers
v0000029a87283110_0 .net "EX2_opcode", 11 0, v0000029a8727f8c0_0;  alias, 1 drivers
v0000029a87281450_0 .net "EX2_rd_ind", 4 0, v0000029a8727fa00_0;  alias, 1 drivers
v0000029a872814f0_0 .net "EX2_rd_indzero", 0 0, v0000029a8727faa0_0;  alias, 1 drivers
v0000029a872818b0_0 .net "ID_EX1_flush", 0 0, v0000029a87283bb0_0;  alias, 1 drivers
v0000029a87283890_0 .net "ID_EX2_flush", 0 0, v0000029a87283cf0_0;  alias, 1 drivers
v0000029a87282710_0 .net "ID_is_beq", 0 0, L_0000029a872afea0;  alias, 1 drivers
v0000029a872825d0_0 .net "ID_is_bne", 0 0, L_0000029a872b0620;  alias, 1 drivers
v0000029a87281590_0 .net "ID_is_j", 0 0, L_0000029a872b1200;  alias, 1 drivers
v0000029a87283070_0 .net "ID_is_jal", 0 0, L_0000029a872b18e0;  alias, 1 drivers
v0000029a872831b0_0 .net "ID_is_jr", 0 0, L_0000029a872b3140;  alias, 1 drivers
v0000029a87281630_0 .net "ID_opcode", 11 0, v0000029a87296e60_0;  alias, 1 drivers
v0000029a87281bd0_0 .net "ID_rs1_ind", 4 0, v0000029a87295ce0_0;  alias, 1 drivers
v0000029a87281770_0 .net "ID_rs2_ind", 4 0, v0000029a87297f40_0;  alias, 1 drivers
v0000029a87283610_0 .net "IF_ID_flush", 0 0, v0000029a87286450_0;  alias, 1 drivers
v0000029a87282fd0_0 .net "IF_ID_write", 0 0, v0000029a87288110_0;  alias, 1 drivers
v0000029a87282b70_0 .net "PC_src", 2 0, L_0000029a872aec80;  alias, 1 drivers
v0000029a872816d0_0 .net "PFC_to_EX", 31 0, L_0000029a872af180;  alias, 1 drivers
v0000029a87281810_0 .net "PFC_to_IF", 31 0, L_0000029a872b0300;  alias, 1 drivers
v0000029a87281950_0 .net "WB_rd_ind", 4 0, v0000029a87299200_0;  alias, 1 drivers
v0000029a872836b0_0 .net "Wrong_prediction", 0 0, L_0000029a8731be70;  alias, 1 drivers
v0000029a872819f0_0 .net *"_ivl_11", 0 0, L_0000029a872b4ab0;  1 drivers
v0000029a87281b30_0 .net *"_ivl_13", 9 0, L_0000029a872ae6e0;  1 drivers
v0000029a872827b0_0 .net *"_ivl_15", 9 0, L_0000029a872b0440;  1 drivers
v0000029a87282c10_0 .net *"_ivl_16", 9 0, L_0000029a872b0940;  1 drivers
v0000029a87281a90_0 .net *"_ivl_19", 9 0, L_0000029a872b0760;  1 drivers
v0000029a87281c70_0 .net *"_ivl_20", 9 0, L_0000029a872aea00;  1 drivers
v0000029a87281e50_0 .net *"_ivl_25", 0 0, L_0000029a872b57d0;  1 drivers
v0000029a87281d10_0 .net *"_ivl_27", 0 0, L_0000029a872b48f0;  1 drivers
v0000029a87281db0_0 .net *"_ivl_29", 9 0, L_0000029a872b0260;  1 drivers
v0000029a87281ef0_0 .net *"_ivl_3", 0 0, L_0000029a872b5530;  1 drivers
L_0000029a872d01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000029a872832f0_0 .net/2u *"_ivl_30", 9 0, L_0000029a872d01f0;  1 drivers
v0000029a87282a30_0 .net *"_ivl_32", 9 0, L_0000029a872b04e0;  1 drivers
v0000029a87281f90_0 .net *"_ivl_35", 9 0, L_0000029a872b0b20;  1 drivers
v0000029a87282030_0 .net *"_ivl_37", 9 0, L_0000029a872aeaa0;  1 drivers
v0000029a87283750_0 .net *"_ivl_38", 9 0, L_0000029a872aebe0;  1 drivers
v0000029a872820d0_0 .net *"_ivl_40", 9 0, L_0000029a872af0e0;  1 drivers
L_0000029a872d0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a872828f0_0 .net/2s *"_ivl_45", 21 0, L_0000029a872d0238;  1 drivers
L_0000029a872d0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a87282170_0 .net/2s *"_ivl_50", 21 0, L_0000029a872d0280;  1 drivers
v0000029a872837f0_0 .net *"_ivl_9", 0 0, L_0000029a872b56f0;  1 drivers
v0000029a87282f30_0 .net "clk", 0 0, L_0000029a871ec930;  alias, 1 drivers
v0000029a872839d0_0 .net "forward_to_B", 31 0, L_0000029a872ae8c0;  alias, 1 drivers
v0000029a87281270_0 .net "imm", 31 0, v0000029a87287710_0;  1 drivers
v0000029a87282210_0 .net "inst", 31 0, v0000029a87282d50_0;  alias, 1 drivers
v0000029a87281310_0 .net "is_branch_and_taken", 0 0, L_0000029a872b4ff0;  alias, 1 drivers
v0000029a87282df0_0 .net "is_oper2_immed", 0 0, L_0000029a872b4730;  alias, 1 drivers
v0000029a87282990_0 .net "mem_read", 0 0, L_0000029a872b1480;  alias, 1 drivers
v0000029a87283430_0 .net "mem_write", 0 0, L_0000029a872b2e20;  alias, 1 drivers
v0000029a872813b0_0 .net "pc", 31 0, v0000029a87296000_0;  alias, 1 drivers
v0000029a872822b0_0 .net "pc_write", 0 0, v0000029a872864f0_0;  alias, 1 drivers
v0000029a87282350_0 .net "predicted", 0 0, L_0000029a872b4420;  1 drivers
v0000029a87282e90_0 .net "predicted_to_EX", 0 0, v0000029a872857d0_0;  alias, 1 drivers
v0000029a872823f0_0 .net "reg_write", 0 0, L_0000029a872b2a60;  alias, 1 drivers
v0000029a87282cb0_0 .net "reg_write_from_wb", 0 0, v0000029a8729a560_0;  alias, 1 drivers
v0000029a87282490_0 .net "rs1", 31 0, v0000029a87288a70_0;  alias, 1 drivers
v0000029a87282ad0_0 .net "rs2", 31 0, v0000029a87288e30_0;  alias, 1 drivers
v0000029a87282530_0 .net "rst", 0 0, v0000029a872ae500_0;  alias, 1 drivers
v0000029a87282670_0 .net "wr_reg_data", 31 0, L_0000029a8731be00;  alias, 1 drivers
L_0000029a872ae8c0 .functor MUXZ 32, v0000029a87288e30_0, v0000029a87287710_0, L_0000029a872b4730, C4<>;
L_0000029a872ae6e0 .part v0000029a87296000_0, 0, 10;
L_0000029a872b0440 .part v0000029a87282d50_0, 0, 10;
L_0000029a872b0940 .arith/sum 10, L_0000029a872ae6e0, L_0000029a872b0440;
L_0000029a872b0760 .part v0000029a87282d50_0, 0, 10;
L_0000029a872aea00 .functor MUXZ 10, L_0000029a872b0760, L_0000029a872b0940, L_0000029a872b4ab0, C4<>;
L_0000029a872b0260 .part v0000029a87296000_0, 0, 10;
L_0000029a872b04e0 .arith/sum 10, L_0000029a872b0260, L_0000029a872d01f0;
L_0000029a872b0b20 .part v0000029a87296000_0, 0, 10;
L_0000029a872aeaa0 .part v0000029a87282d50_0, 0, 10;
L_0000029a872aebe0 .arith/sum 10, L_0000029a872b0b20, L_0000029a872aeaa0;
L_0000029a872af0e0 .functor MUXZ 10, L_0000029a872aebe0, L_0000029a872b04e0, L_0000029a872b48f0, C4<>;
L_0000029a872b0300 .concat8 [ 10 22 0 0], L_0000029a872aea00, L_0000029a872d0238;
L_0000029a872af180 .concat8 [ 10 22 0 0], L_0000029a872af0e0, L_0000029a872d0280;
S_0000029a8727af10 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000029a8727bb90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000029a872897a0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000029a872897d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000029a87289810 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000029a87289848 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000029a87289880 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000029a872898b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000029a872898f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000029a87289928 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000029a87289960 .param/l "j" 0 9 19, C4<000010000000>;
P_0000029a87289998 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000029a872899d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000029a87289a08 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000029a87289a40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000029a87289a78 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000029a87289ab0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000029a87289ae8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000029a87289b20 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000029a87289b58 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000029a87289b90 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000029a87289bc8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000029a87289c00 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000029a87289c38 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000029a87289c70 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000029a87289ca8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000029a87289ce0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000029a872b5920 .functor OR 1, L_0000029a872b4420, L_0000029a872b0da0, C4<0>, C4<0>;
L_0000029a872b4030 .functor OR 1, L_0000029a872b5920, L_0000029a872b0580, C4<0>, C4<0>;
v0000029a87285e10_0 .net "EX1_opcode", 11 0, v0000029a8727c9e0_0;  alias, 1 drivers
v0000029a872845b0_0 .net "EX2_opcode", 11 0, v0000029a8727f8c0_0;  alias, 1 drivers
v0000029a87284830_0 .net "ID_opcode", 11 0, v0000029a87296e60_0;  alias, 1 drivers
v0000029a87283f70_0 .net "PC_src", 2 0, L_0000029a872aec80;  alias, 1 drivers
v0000029a87284010_0 .net "Wrong_prediction", 0 0, L_0000029a8731be70;  alias, 1 drivers
L_0000029a872d03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000029a87285370_0 .net/2u *"_ivl_0", 2 0, L_0000029a872d03e8;  1 drivers
v0000029a87285550_0 .net *"_ivl_10", 0 0, L_0000029a872af400;  1 drivers
L_0000029a872d0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000029a872848d0_0 .net/2u *"_ivl_12", 2 0, L_0000029a872d0508;  1 drivers
L_0000029a872d0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000029a87284970_0 .net/2u *"_ivl_14", 11 0, L_0000029a872d0550;  1 drivers
v0000029a87284d30_0 .net *"_ivl_16", 0 0, L_0000029a872b0da0;  1 drivers
v0000029a87284a10_0 .net *"_ivl_19", 0 0, L_0000029a872b5920;  1 drivers
L_0000029a872d0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000029a87284e70_0 .net/2u *"_ivl_2", 11 0, L_0000029a872d0430;  1 drivers
L_0000029a872d0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000029a872854b0_0 .net/2u *"_ivl_20", 11 0, L_0000029a872d0598;  1 drivers
v0000029a87284ab0_0 .net *"_ivl_22", 0 0, L_0000029a872b0580;  1 drivers
v0000029a87285f50_0 .net *"_ivl_25", 0 0, L_0000029a872b4030;  1 drivers
L_0000029a872d05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000029a872861d0_0 .net/2u *"_ivl_26", 2 0, L_0000029a872d05e0;  1 drivers
L_0000029a872d0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000029a87285ff0_0 .net/2u *"_ivl_28", 2 0, L_0000029a872d0628;  1 drivers
v0000029a87284b50_0 .net *"_ivl_30", 2 0, L_0000029a872ae780;  1 drivers
v0000029a87284bf0_0 .net *"_ivl_32", 2 0, L_0000029a872b03a0;  1 drivers
v0000029a87284f10_0 .net *"_ivl_34", 2 0, L_0000029a872ae820;  1 drivers
v0000029a87283b10_0 .net *"_ivl_4", 0 0, L_0000029a872b0c60;  1 drivers
L_0000029a872d0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000029a87283d90_0 .net/2u *"_ivl_6", 2 0, L_0000029a872d0478;  1 drivers
L_0000029a872d04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000029a87284c90_0 .net/2u *"_ivl_8", 11 0, L_0000029a872d04c0;  1 drivers
v0000029a87285af0_0 .net "clk", 0 0, L_0000029a871ec930;  alias, 1 drivers
v0000029a87284dd0_0 .net "predicted", 0 0, L_0000029a872b4420;  alias, 1 drivers
v0000029a87285b90_0 .net "predicted_to_EX", 0 0, v0000029a872857d0_0;  alias, 1 drivers
v0000029a872855f0_0 .net "rst", 0 0, v0000029a872ae500_0;  alias, 1 drivers
v0000029a87285c30_0 .net "state", 1 0, v0000029a87285910_0;  1 drivers
L_0000029a872b0c60 .cmp/eq 12, v0000029a87296e60_0, L_0000029a872d0430;
L_0000029a872af400 .cmp/eq 12, v0000029a8727c9e0_0, L_0000029a872d04c0;
L_0000029a872b0da0 .cmp/eq 12, v0000029a87296e60_0, L_0000029a872d0550;
L_0000029a872b0580 .cmp/eq 12, v0000029a87296e60_0, L_0000029a872d0598;
L_0000029a872ae780 .functor MUXZ 3, L_0000029a872d0628, L_0000029a872d05e0, L_0000029a872b4030, C4<>;
L_0000029a872b03a0 .functor MUXZ 3, L_0000029a872ae780, L_0000029a872d0508, L_0000029a872af400, C4<>;
L_0000029a872ae820 .functor MUXZ 3, L_0000029a872b03a0, L_0000029a872d0478, L_0000029a872b0c60, C4<>;
L_0000029a872aec80 .functor MUXZ 3, L_0000029a872ae820, L_0000029a872d03e8, L_0000029a8731be70, C4<>;
S_0000029a8727c1d0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000029a8727af10;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000029a87289d20 .param/l "add" 0 9 6, C4<000000100000>;
P_0000029a87289d58 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000029a87289d90 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000029a87289dc8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000029a87289e00 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000029a87289e38 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000029a87289e70 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000029a87289ea8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000029a87289ee0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000029a87289f18 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000029a87289f50 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000029a87289f88 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000029a87289fc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000029a87289ff8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000029a8728a030 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000029a8728a068 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000029a8728a0a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000029a8728a0d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000029a8728a110 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000029a8728a148 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000029a8728a180 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000029a8728a1b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000029a8728a1f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000029a8728a228 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000029a8728a260 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000029a872b4ea0 .functor OR 1, L_0000029a872af7c0, L_0000029a872b0a80, C4<0>, C4<0>;
L_0000029a872b5a00 .functor OR 1, L_0000029a872b0bc0, L_0000029a872afd60, C4<0>, C4<0>;
L_0000029a872b5840 .functor AND 1, L_0000029a872b4ea0, L_0000029a872b5a00, C4<1>, C4<1>;
L_0000029a872b45e0 .functor NOT 1, L_0000029a872b5840, C4<0>, C4<0>, C4<0>;
L_0000029a872b4500 .functor OR 1, v0000029a872ae500_0, L_0000029a872b45e0, C4<0>, C4<0>;
L_0000029a872b4420 .functor NOT 1, L_0000029a872b4500, C4<0>, C4<0>, C4<0>;
v0000029a872850f0_0 .net "EX_opcode", 11 0, v0000029a8727f8c0_0;  alias, 1 drivers
v0000029a87285190_0 .net "ID_opcode", 11 0, v0000029a87296e60_0;  alias, 1 drivers
v0000029a87284650_0 .net "Wrong_prediction", 0 0, L_0000029a8731be70;  alias, 1 drivers
L_0000029a872d02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000029a87285eb0_0 .net/2u *"_ivl_0", 11 0, L_0000029a872d02c8;  1 drivers
L_0000029a872d0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000029a87284510_0 .net/2u *"_ivl_10", 1 0, L_0000029a872d0358;  1 drivers
v0000029a87285050_0 .net *"_ivl_12", 0 0, L_0000029a872b0bc0;  1 drivers
L_0000029a872d03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000029a87284330_0 .net/2u *"_ivl_14", 1 0, L_0000029a872d03a0;  1 drivers
v0000029a87285d70_0 .net *"_ivl_16", 0 0, L_0000029a872afd60;  1 drivers
v0000029a87285730_0 .net *"_ivl_19", 0 0, L_0000029a872b5a00;  1 drivers
v0000029a87285690_0 .net *"_ivl_2", 0 0, L_0000029a872af7c0;  1 drivers
v0000029a87284150_0 .net *"_ivl_21", 0 0, L_0000029a872b5840;  1 drivers
v0000029a872846f0_0 .net *"_ivl_22", 0 0, L_0000029a872b45e0;  1 drivers
v0000029a87284790_0 .net *"_ivl_25", 0 0, L_0000029a872b4500;  1 drivers
L_0000029a872d0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000029a872843d0_0 .net/2u *"_ivl_4", 11 0, L_0000029a872d0310;  1 drivers
v0000029a87285a50_0 .net *"_ivl_6", 0 0, L_0000029a872b0a80;  1 drivers
v0000029a87285870_0 .net *"_ivl_9", 0 0, L_0000029a872b4ea0;  1 drivers
v0000029a872859b0_0 .net "clk", 0 0, L_0000029a871ec930;  alias, 1 drivers
v0000029a87283c50_0 .net "predicted", 0 0, L_0000029a872b4420;  alias, 1 drivers
v0000029a872857d0_0 .var "predicted_to_EX", 0 0;
v0000029a87284470_0 .net "rst", 0 0, v0000029a872ae500_0;  alias, 1 drivers
v0000029a87285910_0 .var "state", 1 0;
E_0000029a87209990 .event posedge, v0000029a872859b0_0, v0000029a87270740_0;
L_0000029a872af7c0 .cmp/eq 12, v0000029a87296e60_0, L_0000029a872d02c8;
L_0000029a872b0a80 .cmp/eq 12, v0000029a87296e60_0, L_0000029a872d0310;
L_0000029a872b0bc0 .cmp/eq 2, v0000029a87285910_0, L_0000029a872d0358;
L_0000029a872afd60 .cmp/eq 2, v0000029a87285910_0, L_0000029a872d03a0;
S_0000029a8727b230 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000029a8727bb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000029a8728c2b0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000029a8728c2e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000029a8728c320 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000029a8728c358 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000029a8728c390 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000029a8728c3c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000029a8728c400 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000029a8728c438 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000029a8728c470 .param/l "j" 0 9 19, C4<000010000000>;
P_0000029a8728c4a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000029a8728c4e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000029a8728c518 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000029a8728c550 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000029a8728c588 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000029a8728c5c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000029a8728c5f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000029a8728c630 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000029a8728c668 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000029a8728c6a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000029a8728c6d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000029a8728c710 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000029a8728c748 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000029a8728c780 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000029a8728c7b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000029a8728c7f0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000029a87283ed0_0 .net "EX1_memread", 0 0, v0000029a8727e380_0;  alias, 1 drivers
v0000029a87284fb0_0 .net "EX1_rd_ind", 4 0, v0000029a8727d980_0;  alias, 1 drivers
v0000029a87286090_0 .net "EX1_rd_indzero", 0 0, v0000029a8727e560_0;  alias, 1 drivers
v0000029a872841f0_0 .net "EX2_memread", 0 0, v0000029a8727f5a0_0;  alias, 1 drivers
v0000029a87283a70_0 .net "EX2_rd_ind", 4 0, v0000029a8727fa00_0;  alias, 1 drivers
v0000029a87286130_0 .net "EX2_rd_indzero", 0 0, v0000029a8727faa0_0;  alias, 1 drivers
v0000029a87283bb0_0 .var "ID_EX1_flush", 0 0;
v0000029a87283cf0_0 .var "ID_EX2_flush", 0 0;
v0000029a872840b0_0 .net "ID_opcode", 11 0, v0000029a87296e60_0;  alias, 1 drivers
v0000029a87284290_0 .net "ID_rs1_ind", 4 0, v0000029a87295ce0_0;  alias, 1 drivers
v0000029a87288390_0 .net "ID_rs2_ind", 4 0, v0000029a87297f40_0;  alias, 1 drivers
v0000029a87288110_0 .var "IF_ID_Write", 0 0;
v0000029a87286450_0 .var "IF_ID_flush", 0 0;
v0000029a872864f0_0 .var "PC_Write", 0 0;
v0000029a872868b0_0 .net "Wrong_prediction", 0 0, L_0000029a8731be70;  alias, 1 drivers
E_0000029a87209c90/0 .event anyedge, v0000029a87273df0_0, v0000029a8727e380_0, v0000029a8727e560_0, v0000029a8727cee0_0;
E_0000029a87209c90/1 .event anyedge, v0000029a8727d980_0, v0000029a8727da20_0, v0000029a8716d7d0_0, v0000029a8727faa0_0;
E_0000029a87209c90/2 .event anyedge, v0000029a8726f980_0, v0000029a8727ece0_0;
E_0000029a87209c90 .event/or E_0000029a87209c90/0, E_0000029a87209c90/1, E_0000029a87209c90/2;
S_0000029a8727ad80 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000029a8727bb90;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000029a8728c830 .param/l "add" 0 9 6, C4<000000100000>;
P_0000029a8728c868 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000029a8728c8a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000029a8728c8d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000029a8728c910 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000029a8728c948 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000029a8728c980 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000029a8728c9b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000029a8728c9f0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000029a8728ca28 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000029a8728ca60 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000029a8728ca98 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000029a8728cad0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000029a8728cb08 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000029a8728cb40 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000029a8728cb78 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000029a8728cbb0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000029a8728cbe8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000029a8728cc20 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000029a8728cc58 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000029a8728cc90 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000029a8728ccc8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000029a8728cd00 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000029a8728cd38 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000029a8728cd70 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000029a872b4340 .functor OR 1, L_0000029a872af360, L_0000029a872af680, C4<0>, C4<0>;
L_0000029a872b51b0 .functor OR 1, L_0000029a872b4340, L_0000029a872af4a0, C4<0>, C4<0>;
L_0000029a872b4570 .functor OR 1, L_0000029a872b51b0, L_0000029a872af860, C4<0>, C4<0>;
L_0000029a872b46c0 .functor OR 1, L_0000029a872b4570, L_0000029a872af900, C4<0>, C4<0>;
L_0000029a872b3ee0 .functor OR 1, L_0000029a872b46c0, L_0000029a872af9a0, C4<0>, C4<0>;
L_0000029a872b4650 .functor OR 1, L_0000029a872b3ee0, L_0000029a872afa40, C4<0>, C4<0>;
L_0000029a872b5a70 .functor OR 1, L_0000029a872b4650, L_0000029a872afc20, C4<0>, C4<0>;
L_0000029a872b4730 .functor OR 1, L_0000029a872b5a70, L_0000029a872afe00, C4<0>, C4<0>;
L_0000029a872b3fc0 .functor OR 1, L_0000029a872b3640, L_0000029a872b2560, C4<0>, C4<0>;
L_0000029a872b4e30 .functor OR 1, L_0000029a872b3fc0, L_0000029a872b29c0, C4<0>, C4<0>;
L_0000029a872b4b90 .functor OR 1, L_0000029a872b4e30, L_0000029a872b2240, C4<0>, C4<0>;
L_0000029a872b50d0 .functor OR 1, L_0000029a872b4b90, L_0000029a872b2920, C4<0>, C4<0>;
v0000029a87286c70_0 .net "ID_opcode", 11 0, v0000029a87296e60_0;  alias, 1 drivers
L_0000029a872d0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000029a872882f0_0 .net/2u *"_ivl_0", 11 0, L_0000029a872d0670;  1 drivers
L_0000029a872d0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000029a87287d50_0 .net/2u *"_ivl_10", 11 0, L_0000029a872d0700;  1 drivers
L_0000029a872d0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000029a87287ad0_0 .net/2u *"_ivl_102", 11 0, L_0000029a872d0bc8;  1 drivers
L_0000029a872d0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000029a87286810_0 .net/2u *"_ivl_106", 11 0, L_0000029a872d0c10;  1 drivers
v0000029a87286d10_0 .net *"_ivl_12", 0 0, L_0000029a872af4a0;  1 drivers
v0000029a87287670_0 .net *"_ivl_15", 0 0, L_0000029a872b51b0;  1 drivers
L_0000029a872d0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000029a87287850_0 .net/2u *"_ivl_16", 11 0, L_0000029a872d0748;  1 drivers
v0000029a87288930_0 .net *"_ivl_18", 0 0, L_0000029a872af860;  1 drivers
v0000029a87288610_0 .net *"_ivl_2", 0 0, L_0000029a872af360;  1 drivers
v0000029a872889d0_0 .net *"_ivl_21", 0 0, L_0000029a872b4570;  1 drivers
L_0000029a872d0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000029a87287e90_0 .net/2u *"_ivl_22", 11 0, L_0000029a872d0790;  1 drivers
v0000029a87286a90_0 .net *"_ivl_24", 0 0, L_0000029a872af900;  1 drivers
v0000029a87286db0_0 .net *"_ivl_27", 0 0, L_0000029a872b46c0;  1 drivers
L_0000029a872d07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000029a87288750_0 .net/2u *"_ivl_28", 11 0, L_0000029a872d07d8;  1 drivers
v0000029a87286b30_0 .net *"_ivl_30", 0 0, L_0000029a872af9a0;  1 drivers
v0000029a87286e50_0 .net *"_ivl_33", 0 0, L_0000029a872b3ee0;  1 drivers
L_0000029a872d0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a87288070_0 .net/2u *"_ivl_34", 11 0, L_0000029a872d0820;  1 drivers
v0000029a872886b0_0 .net *"_ivl_36", 0 0, L_0000029a872afa40;  1 drivers
v0000029a87286590_0 .net *"_ivl_39", 0 0, L_0000029a872b4650;  1 drivers
L_0000029a872d06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000029a87287f30_0 .net/2u *"_ivl_4", 11 0, L_0000029a872d06b8;  1 drivers
L_0000029a872d0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000029a87287c10_0 .net/2u *"_ivl_40", 11 0, L_0000029a872d0868;  1 drivers
v0000029a87287df0_0 .net *"_ivl_42", 0 0, L_0000029a872afc20;  1 drivers
v0000029a87287990_0 .net *"_ivl_45", 0 0, L_0000029a872b5a70;  1 drivers
L_0000029a872d08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000029a87287a30_0 .net/2u *"_ivl_46", 11 0, L_0000029a872d08b0;  1 drivers
v0000029a872863b0_0 .net *"_ivl_48", 0 0, L_0000029a872afe00;  1 drivers
L_0000029a872d08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000029a872884d0_0 .net/2u *"_ivl_52", 11 0, L_0000029a872d08f8;  1 drivers
L_0000029a872d0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000029a87286270_0 .net/2u *"_ivl_56", 11 0, L_0000029a872d0940;  1 drivers
v0000029a87286630_0 .net *"_ivl_6", 0 0, L_0000029a872af680;  1 drivers
L_0000029a872d0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000029a872881b0_0 .net/2u *"_ivl_60", 11 0, L_0000029a872d0988;  1 drivers
L_0000029a872d09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000029a872866d0_0 .net/2u *"_ivl_64", 11 0, L_0000029a872d09d0;  1 drivers
L_0000029a872d0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000029a87287fd0_0 .net/2u *"_ivl_68", 11 0, L_0000029a872d0a18;  1 drivers
L_0000029a872d0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000029a87286310_0 .net/2u *"_ivl_72", 11 0, L_0000029a872d0a60;  1 drivers
v0000029a87286770_0 .net *"_ivl_74", 0 0, L_0000029a872b3640;  1 drivers
L_0000029a872d0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000029a87286950_0 .net/2u *"_ivl_76", 11 0, L_0000029a872d0aa8;  1 drivers
v0000029a87287210_0 .net *"_ivl_78", 0 0, L_0000029a872b2560;  1 drivers
v0000029a872869f0_0 .net *"_ivl_81", 0 0, L_0000029a872b3fc0;  1 drivers
L_0000029a872d0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000029a87286bd0_0 .net/2u *"_ivl_82", 11 0, L_0000029a872d0af0;  1 drivers
v0000029a87286ef0_0 .net *"_ivl_84", 0 0, L_0000029a872b29c0;  1 drivers
v0000029a87288430_0 .net *"_ivl_87", 0 0, L_0000029a872b4e30;  1 drivers
L_0000029a872d0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000029a872872b0_0 .net/2u *"_ivl_88", 11 0, L_0000029a872d0b38;  1 drivers
v0000029a87286f90_0 .net *"_ivl_9", 0 0, L_0000029a872b4340;  1 drivers
v0000029a87287030_0 .net *"_ivl_90", 0 0, L_0000029a872b2240;  1 drivers
v0000029a87287490_0 .net *"_ivl_93", 0 0, L_0000029a872b4b90;  1 drivers
L_0000029a872d0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000029a872870d0_0 .net/2u *"_ivl_94", 11 0, L_0000029a872d0b80;  1 drivers
v0000029a87287170_0 .net *"_ivl_96", 0 0, L_0000029a872b2920;  1 drivers
v0000029a87287b70_0 .net *"_ivl_99", 0 0, L_0000029a872b50d0;  1 drivers
v0000029a87287cb0_0 .net "is_beq", 0 0, L_0000029a872afea0;  alias, 1 drivers
v0000029a87288250_0 .net "is_bne", 0 0, L_0000029a872b0620;  alias, 1 drivers
v0000029a87288570_0 .net "is_j", 0 0, L_0000029a872b1200;  alias, 1 drivers
v0000029a872887f0_0 .net "is_jal", 0 0, L_0000029a872b18e0;  alias, 1 drivers
v0000029a87288890_0 .net "is_jr", 0 0, L_0000029a872b3140;  alias, 1 drivers
v0000029a87287350_0 .net "is_oper2_immed", 0 0, L_0000029a872b4730;  alias, 1 drivers
v0000029a872873f0_0 .net "memread", 0 0, L_0000029a872b1480;  alias, 1 drivers
v0000029a87287530_0 .net "memwrite", 0 0, L_0000029a872b2e20;  alias, 1 drivers
v0000029a872875d0_0 .net "regwrite", 0 0, L_0000029a872b2a60;  alias, 1 drivers
L_0000029a872af360 .cmp/eq 12, v0000029a87296e60_0, L_0000029a872d0670;
L_0000029a872af680 .cmp/eq 12, v0000029a87296e60_0, L_0000029a872d06b8;
L_0000029a872af4a0 .cmp/eq 12, v0000029a87296e60_0, L_0000029a872d0700;
L_0000029a872af860 .cmp/eq 12, v0000029a87296e60_0, L_0000029a872d0748;
L_0000029a872af900 .cmp/eq 12, v0000029a87296e60_0, L_0000029a872d0790;
L_0000029a872af9a0 .cmp/eq 12, v0000029a87296e60_0, L_0000029a872d07d8;
L_0000029a872afa40 .cmp/eq 12, v0000029a87296e60_0, L_0000029a872d0820;
L_0000029a872afc20 .cmp/eq 12, v0000029a87296e60_0, L_0000029a872d0868;
L_0000029a872afe00 .cmp/eq 12, v0000029a87296e60_0, L_0000029a872d08b0;
L_0000029a872afea0 .cmp/eq 12, v0000029a87296e60_0, L_0000029a872d08f8;
L_0000029a872b0620 .cmp/eq 12, v0000029a87296e60_0, L_0000029a872d0940;
L_0000029a872b3140 .cmp/eq 12, v0000029a87296e60_0, L_0000029a872d0988;
L_0000029a872b18e0 .cmp/eq 12, v0000029a87296e60_0, L_0000029a872d09d0;
L_0000029a872b1200 .cmp/eq 12, v0000029a87296e60_0, L_0000029a872d0a18;
L_0000029a872b3640 .cmp/eq 12, v0000029a87296e60_0, L_0000029a872d0a60;
L_0000029a872b2560 .cmp/eq 12, v0000029a87296e60_0, L_0000029a872d0aa8;
L_0000029a872b29c0 .cmp/eq 12, v0000029a87296e60_0, L_0000029a872d0af0;
L_0000029a872b2240 .cmp/eq 12, v0000029a87296e60_0, L_0000029a872d0b38;
L_0000029a872b2920 .cmp/eq 12, v0000029a87296e60_0, L_0000029a872d0b80;
L_0000029a872b2a60 .reduce/nor L_0000029a872b50d0;
L_0000029a872b1480 .cmp/eq 12, v0000029a87296e60_0, L_0000029a872d0bc8;
L_0000029a872b2e20 .cmp/eq 12, v0000029a87296e60_0, L_0000029a872d0c10;
S_0000029a8727c4f0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000029a8727bb90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000029a87294dc0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000029a87294df8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000029a87294e30 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000029a87294e68 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000029a87294ea0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000029a87294ed8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000029a87294f10 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000029a87294f48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000029a87294f80 .param/l "j" 0 9 19, C4<000010000000>;
P_0000029a87294fb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000029a87294ff0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000029a87295028 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000029a87295060 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000029a87295098 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000029a872950d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000029a87295108 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000029a87295140 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000029a87295178 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000029a872951b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000029a872951e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000029a87295220 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000029a87295258 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000029a87295290 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000029a872952c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000029a87295300 .param/l "xori" 0 9 12, C4<001110000000>;
v0000029a87287710_0 .var "Immed", 31 0;
v0000029a872877b0_0 .net "Inst", 31 0, v0000029a87282d50_0;  alias, 1 drivers
v0000029a872878f0_0 .net "opcode", 11 0, v0000029a87296e60_0;  alias, 1 drivers
E_0000029a872099d0 .event anyedge, v0000029a8727ece0_0, v0000029a872877b0_0;
S_0000029a8727b3c0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000029a8727bb90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000029a87288a70_0 .var "Read_data1", 31 0;
v0000029a87288e30_0 .var "Read_data2", 31 0;
v0000029a87288bb0_0 .net "Read_reg1", 4 0, v0000029a87295ce0_0;  alias, 1 drivers
v0000029a87289150_0 .net "Read_reg2", 4 0, v0000029a87297f40_0;  alias, 1 drivers
v0000029a87288b10_0 .net "Write_data", 31 0, L_0000029a8731be00;  alias, 1 drivers
v0000029a87288c50_0 .net "Write_en", 0 0, v0000029a8729a560_0;  alias, 1 drivers
v0000029a87288cf0_0 .net "Write_reg", 4 0, v0000029a87299200_0;  alias, 1 drivers
v0000029a87288f70_0 .net "clk", 0 0, L_0000029a871ec930;  alias, 1 drivers
v0000029a87288d90_0 .var/i "i", 31 0;
v0000029a87288ed0 .array "reg_file", 0 31, 31 0;
v0000029a87282850_0 .net "rst", 0 0, v0000029a872ae500_0;  alias, 1 drivers
E_0000029a8720a090 .event posedge, v0000029a872859b0_0;
S_0000029a8727c360 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000029a8727b3c0;
 .timescale 0 0;
v0000029a87289010_0 .var/i "i", 31 0;
S_0000029a8727beb0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000029a87039f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000029a87295340 .param/l "add" 0 9 6, C4<000000100000>;
P_0000029a87295378 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000029a872953b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000029a872953e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000029a87295420 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000029a87295458 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000029a87295490 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000029a872954c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000029a87295500 .param/l "j" 0 9 19, C4<000010000000>;
P_0000029a87295538 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000029a87295570 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000029a872955a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000029a872955e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000029a87295618 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000029a87295650 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000029a87295688 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000029a872956c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000029a872956f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000029a87295730 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000029a87295768 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000029a872957a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000029a872957d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000029a87295810 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000029a87295848 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000029a87295880 .param/l "xori" 0 9 12, C4<001110000000>;
v0000029a87282d50_0 .var "ID_INST", 31 0;
v0000029a87296000_0 .var "ID_PC", 31 0;
v0000029a87296e60_0 .var "ID_opcode", 11 0;
v0000029a87297220_0 .var "ID_rd_ind", 4 0;
v0000029a87295ce0_0 .var "ID_rs1_ind", 4 0;
v0000029a87297f40_0 .var "ID_rs2_ind", 4 0;
v0000029a872960a0_0 .net "IF_FLUSH", 0 0, v0000029a87286450_0;  alias, 1 drivers
v0000029a87296960_0 .net "IF_INST", 31 0, L_0000029a872b4dc0;  alias, 1 drivers
v0000029a87297180_0 .net "IF_PC", 31 0, v0000029a87298080_0;  alias, 1 drivers
v0000029a87296fa0_0 .net "clk", 0 0, L_0000029a872b4c70;  1 drivers
v0000029a872970e0_0 .net "if_id_Write", 0 0, v0000029a87288110_0;  alias, 1 drivers
v0000029a87297040_0 .net "rst", 0 0, v0000029a872ae500_0;  alias, 1 drivers
E_0000029a87209a90 .event posedge, v0000029a87270740_0, v0000029a87296fa0_0;
S_0000029a8727b870 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000029a87039f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000029a87298bc0_0 .net "EX1_PFC", 31 0, L_0000029a872b1ca0;  alias, 1 drivers
v0000029a87298d00_0 .net "EX2_PFC", 31 0, v0000029a8727f320_0;  alias, 1 drivers
v0000029a87299520_0 .net "ID_PFC", 31 0, L_0000029a872b0300;  alias, 1 drivers
v0000029a87299840_0 .net "PC_src", 2 0, L_0000029a872aec80;  alias, 1 drivers
v0000029a872998e0_0 .net "PC_write", 0 0, v0000029a872864f0_0;  alias, 1 drivers
L_0000029a872d0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000029a872989e0_0 .net/2u *"_ivl_0", 31 0, L_0000029a872d0088;  1 drivers
v0000029a8729a420_0 .net "clk", 0 0, L_0000029a871ec930;  alias, 1 drivers
v0000029a8729a4c0_0 .net "inst", 31 0, L_0000029a872b4dc0;  alias, 1 drivers
v0000029a8729a2e0_0 .net "inst_mem_in", 31 0, v0000029a87298080_0;  alias, 1 drivers
v0000029a87298b20_0 .net "pc_reg_in", 31 0, L_0000029a872b42d0;  1 drivers
v0000029a87298c60_0 .net "rst", 0 0, v0000029a872ae500_0;  alias, 1 drivers
L_0000029a872b01c0 .arith/sum 32, v0000029a87298080_0, L_0000029a872d0088;
S_0000029a8727a740 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000029a8727b870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000029a872b4dc0 .functor BUFZ 32, L_0000029a872b09e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029a87297540_0 .net "Data_Out", 31 0, L_0000029a872b4dc0;  alias, 1 drivers
v0000029a872965a0 .array "InstMem", 0 1023, 31 0;
v0000029a87297e00_0 .net *"_ivl_0", 31 0, L_0000029a872b09e0;  1 drivers
v0000029a87296dc0_0 .net *"_ivl_3", 9 0, L_0000029a872b08a0;  1 drivers
v0000029a872959c0_0 .net *"_ivl_4", 11 0, L_0000029a872aefa0;  1 drivers
L_0000029a872d01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029a87297cc0_0 .net *"_ivl_7", 1 0, L_0000029a872d01a8;  1 drivers
v0000029a87296aa0_0 .net "addr", 31 0, v0000029a87298080_0;  alias, 1 drivers
v0000029a87296280_0 .net "clk", 0 0, L_0000029a871ec930;  alias, 1 drivers
v0000029a872977c0_0 .var/i "i", 31 0;
L_0000029a872b09e0 .array/port v0000029a872965a0, L_0000029a872aefa0;
L_0000029a872b08a0 .part v0000029a87298080_0, 0, 10;
L_0000029a872aefa0 .concat [ 10 2 0 0], L_0000029a872b08a0, L_0000029a872d01a8;
S_0000029a8727a8d0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000029a8727b870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000029a8720a490 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000029a87295c40_0 .net "DataIn", 31 0, L_0000029a872b42d0;  alias, 1 drivers
v0000029a87298080_0 .var "DataOut", 31 0;
v0000029a87297680_0 .net "PC_Write", 0 0, v0000029a872864f0_0;  alias, 1 drivers
v0000029a87297fe0_0 .net "clk", 0 0, L_0000029a871ec930;  alias, 1 drivers
v0000029a87297ae0_0 .net "rst", 0 0, v0000029a872ae500_0;  alias, 1 drivers
S_0000029a8727aa60 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000029a8727b870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000029a87209ad0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000029a871ed420 .functor NOT 1, L_0000029a872b0e40, C4<0>, C4<0>, C4<0>;
L_0000029a871ed2d0 .functor NOT 1, L_0000029a872afae0, C4<0>, C4<0>, C4<0>;
L_0000029a871ed340 .functor AND 1, L_0000029a871ed420, L_0000029a871ed2d0, C4<1>, C4<1>;
L_0000029a871ed3b0 .functor NOT 1, L_0000029a872aed20, C4<0>, C4<0>, C4<0>;
L_0000029a8718be50 .functor AND 1, L_0000029a871ed340, L_0000029a871ed3b0, C4<1>, C4<1>;
L_0000029a8718b2f0 .functor AND 32, L_0000029a872b0120, L_0000029a872b01c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029a8718b8a0 .functor NOT 1, L_0000029a872aedc0, C4<0>, C4<0>, C4<0>;
L_0000029a8718b6e0 .functor NOT 1, L_0000029a872afcc0, C4<0>, C4<0>, C4<0>;
L_0000029a872b53e0 .functor AND 1, L_0000029a8718b8a0, L_0000029a8718b6e0, C4<1>, C4<1>;
L_0000029a872b4ce0 .functor AND 1, L_0000029a872b53e0, L_0000029a872af5e0, C4<1>, C4<1>;
L_0000029a872b5760 .functor AND 32, L_0000029a872b06c0, L_0000029a872b0300, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029a872b4f80 .functor OR 32, L_0000029a8718b2f0, L_0000029a872b5760, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029a872b54c0 .functor NOT 1, L_0000029a872b0d00, C4<0>, C4<0>, C4<0>;
L_0000029a872b5370 .functor AND 1, L_0000029a872b54c0, L_0000029a872af220, C4<1>, C4<1>;
L_0000029a872b5140 .functor NOT 1, L_0000029a872af540, C4<0>, C4<0>, C4<0>;
L_0000029a872b5610 .functor AND 1, L_0000029a872b5370, L_0000029a872b5140, C4<1>, C4<1>;
L_0000029a872b5300 .functor AND 32, L_0000029a872aeb40, v0000029a87298080_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029a872b5680 .functor OR 32, L_0000029a872b4f80, L_0000029a872b5300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029a872b58b0 .functor NOT 1, L_0000029a872b0800, C4<0>, C4<0>, C4<0>;
L_0000029a872b4d50 .functor AND 1, L_0000029a872b58b0, L_0000029a872ae960, C4<1>, C4<1>;
L_0000029a872b4f10 .functor AND 1, L_0000029a872b4d50, L_0000029a872af2c0, C4<1>, C4<1>;
L_0000029a872b5450 .functor AND 32, L_0000029a872af040, L_0000029a872b1ca0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029a872b43b0 .functor OR 32, L_0000029a872b5680, L_0000029a872b5450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029a872b3f50 .functor NOT 1, L_0000029a872afb80, C4<0>, C4<0>, C4<0>;
L_0000029a872b4880 .functor AND 1, L_0000029a872aef00, L_0000029a872b3f50, C4<1>, C4<1>;
L_0000029a872b4180 .functor NOT 1, L_0000029a872b0080, C4<0>, C4<0>, C4<0>;
L_0000029a872b5990 .functor AND 1, L_0000029a872b4880, L_0000029a872b4180, C4<1>, C4<1>;
L_0000029a872b4a40 .functor AND 32, L_0000029a872af720, v0000029a8727f320_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029a872b42d0 .functor OR 32, L_0000029a872b43b0, L_0000029a872b4a40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029a872972c0_0 .net *"_ivl_1", 0 0, L_0000029a872b0e40;  1 drivers
v0000029a87296320_0 .net *"_ivl_11", 0 0, L_0000029a872aed20;  1 drivers
v0000029a87296b40_0 .net *"_ivl_12", 0 0, L_0000029a871ed3b0;  1 drivers
v0000029a87295d80_0 .net *"_ivl_14", 0 0, L_0000029a8718be50;  1 drivers
v0000029a87295920_0 .net *"_ivl_16", 31 0, L_0000029a872b0120;  1 drivers
v0000029a872979a0_0 .net *"_ivl_18", 31 0, L_0000029a8718b2f0;  1 drivers
v0000029a87295b00_0 .net *"_ivl_2", 0 0, L_0000029a871ed420;  1 drivers
v0000029a87296d20_0 .net *"_ivl_21", 0 0, L_0000029a872aedc0;  1 drivers
v0000029a87297c20_0 .net *"_ivl_22", 0 0, L_0000029a8718b8a0;  1 drivers
v0000029a87296c80_0 .net *"_ivl_25", 0 0, L_0000029a872afcc0;  1 drivers
v0000029a87295e20_0 .net *"_ivl_26", 0 0, L_0000029a8718b6e0;  1 drivers
v0000029a87296be0_0 .net *"_ivl_28", 0 0, L_0000029a872b53e0;  1 drivers
v0000029a87296f00_0 .net *"_ivl_31", 0 0, L_0000029a872af5e0;  1 drivers
v0000029a87297360_0 .net *"_ivl_32", 0 0, L_0000029a872b4ce0;  1 drivers
v0000029a87297400_0 .net *"_ivl_34", 31 0, L_0000029a872b06c0;  1 drivers
v0000029a87295f60_0 .net *"_ivl_36", 31 0, L_0000029a872b5760;  1 drivers
v0000029a872974a0_0 .net *"_ivl_38", 31 0, L_0000029a872b4f80;  1 drivers
v0000029a87295ec0_0 .net *"_ivl_41", 0 0, L_0000029a872b0d00;  1 drivers
v0000029a87297d60_0 .net *"_ivl_42", 0 0, L_0000029a872b54c0;  1 drivers
v0000029a872961e0_0 .net *"_ivl_45", 0 0, L_0000029a872af220;  1 drivers
v0000029a87296140_0 .net *"_ivl_46", 0 0, L_0000029a872b5370;  1 drivers
v0000029a87295ba0_0 .net *"_ivl_49", 0 0, L_0000029a872af540;  1 drivers
v0000029a872975e0_0 .net *"_ivl_5", 0 0, L_0000029a872afae0;  1 drivers
v0000029a87295a60_0 .net *"_ivl_50", 0 0, L_0000029a872b5140;  1 drivers
v0000029a87296780_0 .net *"_ivl_52", 0 0, L_0000029a872b5610;  1 drivers
v0000029a872963c0_0 .net *"_ivl_54", 31 0, L_0000029a872aeb40;  1 drivers
v0000029a87296500_0 .net *"_ivl_56", 31 0, L_0000029a872b5300;  1 drivers
v0000029a87296460_0 .net *"_ivl_58", 31 0, L_0000029a872b5680;  1 drivers
v0000029a87297720_0 .net *"_ivl_6", 0 0, L_0000029a871ed2d0;  1 drivers
v0000029a87296640_0 .net *"_ivl_61", 0 0, L_0000029a872b0800;  1 drivers
v0000029a87297860_0 .net *"_ivl_62", 0 0, L_0000029a872b58b0;  1 drivers
v0000029a87297ea0_0 .net *"_ivl_65", 0 0, L_0000029a872ae960;  1 drivers
v0000029a87297a40_0 .net *"_ivl_66", 0 0, L_0000029a872b4d50;  1 drivers
v0000029a87296820_0 .net *"_ivl_69", 0 0, L_0000029a872af2c0;  1 drivers
v0000029a87297b80_0 .net *"_ivl_70", 0 0, L_0000029a872b4f10;  1 drivers
v0000029a872968c0_0 .net *"_ivl_72", 31 0, L_0000029a872af040;  1 drivers
v0000029a87296a00_0 .net *"_ivl_74", 31 0, L_0000029a872b5450;  1 drivers
v0000029a87297900_0 .net *"_ivl_76", 31 0, L_0000029a872b43b0;  1 drivers
v0000029a872995c0_0 .net *"_ivl_79", 0 0, L_0000029a872aef00;  1 drivers
v0000029a87299660_0 .net *"_ivl_8", 0 0, L_0000029a871ed340;  1 drivers
v0000029a87298940_0 .net *"_ivl_81", 0 0, L_0000029a872afb80;  1 drivers
v0000029a87299f20_0 .net *"_ivl_82", 0 0, L_0000029a872b3f50;  1 drivers
v0000029a872993e0_0 .net *"_ivl_84", 0 0, L_0000029a872b4880;  1 drivers
v0000029a87298a80_0 .net *"_ivl_87", 0 0, L_0000029a872b0080;  1 drivers
v0000029a87298620_0 .net *"_ivl_88", 0 0, L_0000029a872b4180;  1 drivers
v0000029a87299700_0 .net *"_ivl_90", 0 0, L_0000029a872b5990;  1 drivers
v0000029a87299a20_0 .net *"_ivl_92", 31 0, L_0000029a872af720;  1 drivers
v0000029a87298300_0 .net *"_ivl_94", 31 0, L_0000029a872b4a40;  1 drivers
v0000029a872984e0_0 .net "ina", 31 0, L_0000029a872b01c0;  1 drivers
v0000029a87298580_0 .net "inb", 31 0, L_0000029a872b0300;  alias, 1 drivers
v0000029a872997a0_0 .net "inc", 31 0, v0000029a87298080_0;  alias, 1 drivers
v0000029a87298800_0 .net "ind", 31 0, L_0000029a872b1ca0;  alias, 1 drivers
v0000029a87298ee0_0 .net "ine", 31 0, v0000029a8727f320_0;  alias, 1 drivers
L_0000029a872d00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a8729a880_0 .net "inf", 31 0, L_0000029a872d00d0;  1 drivers
L_0000029a872d0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a87299ac0_0 .net "ing", 31 0, L_0000029a872d0118;  1 drivers
L_0000029a872d0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a87299480_0 .net "inh", 31 0, L_0000029a872d0160;  1 drivers
v0000029a8729a740_0 .net "out", 31 0, L_0000029a872b42d0;  alias, 1 drivers
v0000029a872988a0_0 .net "sel", 2 0, L_0000029a872aec80;  alias, 1 drivers
L_0000029a872b0e40 .part L_0000029a872aec80, 2, 1;
L_0000029a872afae0 .part L_0000029a872aec80, 1, 1;
L_0000029a872aed20 .part L_0000029a872aec80, 0, 1;
LS_0000029a872b0120_0_0 .concat [ 1 1 1 1], L_0000029a8718be50, L_0000029a8718be50, L_0000029a8718be50, L_0000029a8718be50;
LS_0000029a872b0120_0_4 .concat [ 1 1 1 1], L_0000029a8718be50, L_0000029a8718be50, L_0000029a8718be50, L_0000029a8718be50;
LS_0000029a872b0120_0_8 .concat [ 1 1 1 1], L_0000029a8718be50, L_0000029a8718be50, L_0000029a8718be50, L_0000029a8718be50;
LS_0000029a872b0120_0_12 .concat [ 1 1 1 1], L_0000029a8718be50, L_0000029a8718be50, L_0000029a8718be50, L_0000029a8718be50;
LS_0000029a872b0120_0_16 .concat [ 1 1 1 1], L_0000029a8718be50, L_0000029a8718be50, L_0000029a8718be50, L_0000029a8718be50;
LS_0000029a872b0120_0_20 .concat [ 1 1 1 1], L_0000029a8718be50, L_0000029a8718be50, L_0000029a8718be50, L_0000029a8718be50;
LS_0000029a872b0120_0_24 .concat [ 1 1 1 1], L_0000029a8718be50, L_0000029a8718be50, L_0000029a8718be50, L_0000029a8718be50;
LS_0000029a872b0120_0_28 .concat [ 1 1 1 1], L_0000029a8718be50, L_0000029a8718be50, L_0000029a8718be50, L_0000029a8718be50;
LS_0000029a872b0120_1_0 .concat [ 4 4 4 4], LS_0000029a872b0120_0_0, LS_0000029a872b0120_0_4, LS_0000029a872b0120_0_8, LS_0000029a872b0120_0_12;
LS_0000029a872b0120_1_4 .concat [ 4 4 4 4], LS_0000029a872b0120_0_16, LS_0000029a872b0120_0_20, LS_0000029a872b0120_0_24, LS_0000029a872b0120_0_28;
L_0000029a872b0120 .concat [ 16 16 0 0], LS_0000029a872b0120_1_0, LS_0000029a872b0120_1_4;
L_0000029a872aedc0 .part L_0000029a872aec80, 2, 1;
L_0000029a872afcc0 .part L_0000029a872aec80, 1, 1;
L_0000029a872af5e0 .part L_0000029a872aec80, 0, 1;
LS_0000029a872b06c0_0_0 .concat [ 1 1 1 1], L_0000029a872b4ce0, L_0000029a872b4ce0, L_0000029a872b4ce0, L_0000029a872b4ce0;
LS_0000029a872b06c0_0_4 .concat [ 1 1 1 1], L_0000029a872b4ce0, L_0000029a872b4ce0, L_0000029a872b4ce0, L_0000029a872b4ce0;
LS_0000029a872b06c0_0_8 .concat [ 1 1 1 1], L_0000029a872b4ce0, L_0000029a872b4ce0, L_0000029a872b4ce0, L_0000029a872b4ce0;
LS_0000029a872b06c0_0_12 .concat [ 1 1 1 1], L_0000029a872b4ce0, L_0000029a872b4ce0, L_0000029a872b4ce0, L_0000029a872b4ce0;
LS_0000029a872b06c0_0_16 .concat [ 1 1 1 1], L_0000029a872b4ce0, L_0000029a872b4ce0, L_0000029a872b4ce0, L_0000029a872b4ce0;
LS_0000029a872b06c0_0_20 .concat [ 1 1 1 1], L_0000029a872b4ce0, L_0000029a872b4ce0, L_0000029a872b4ce0, L_0000029a872b4ce0;
LS_0000029a872b06c0_0_24 .concat [ 1 1 1 1], L_0000029a872b4ce0, L_0000029a872b4ce0, L_0000029a872b4ce0, L_0000029a872b4ce0;
LS_0000029a872b06c0_0_28 .concat [ 1 1 1 1], L_0000029a872b4ce0, L_0000029a872b4ce0, L_0000029a872b4ce0, L_0000029a872b4ce0;
LS_0000029a872b06c0_1_0 .concat [ 4 4 4 4], LS_0000029a872b06c0_0_0, LS_0000029a872b06c0_0_4, LS_0000029a872b06c0_0_8, LS_0000029a872b06c0_0_12;
LS_0000029a872b06c0_1_4 .concat [ 4 4 4 4], LS_0000029a872b06c0_0_16, LS_0000029a872b06c0_0_20, LS_0000029a872b06c0_0_24, LS_0000029a872b06c0_0_28;
L_0000029a872b06c0 .concat [ 16 16 0 0], LS_0000029a872b06c0_1_0, LS_0000029a872b06c0_1_4;
L_0000029a872b0d00 .part L_0000029a872aec80, 2, 1;
L_0000029a872af220 .part L_0000029a872aec80, 1, 1;
L_0000029a872af540 .part L_0000029a872aec80, 0, 1;
LS_0000029a872aeb40_0_0 .concat [ 1 1 1 1], L_0000029a872b5610, L_0000029a872b5610, L_0000029a872b5610, L_0000029a872b5610;
LS_0000029a872aeb40_0_4 .concat [ 1 1 1 1], L_0000029a872b5610, L_0000029a872b5610, L_0000029a872b5610, L_0000029a872b5610;
LS_0000029a872aeb40_0_8 .concat [ 1 1 1 1], L_0000029a872b5610, L_0000029a872b5610, L_0000029a872b5610, L_0000029a872b5610;
LS_0000029a872aeb40_0_12 .concat [ 1 1 1 1], L_0000029a872b5610, L_0000029a872b5610, L_0000029a872b5610, L_0000029a872b5610;
LS_0000029a872aeb40_0_16 .concat [ 1 1 1 1], L_0000029a872b5610, L_0000029a872b5610, L_0000029a872b5610, L_0000029a872b5610;
LS_0000029a872aeb40_0_20 .concat [ 1 1 1 1], L_0000029a872b5610, L_0000029a872b5610, L_0000029a872b5610, L_0000029a872b5610;
LS_0000029a872aeb40_0_24 .concat [ 1 1 1 1], L_0000029a872b5610, L_0000029a872b5610, L_0000029a872b5610, L_0000029a872b5610;
LS_0000029a872aeb40_0_28 .concat [ 1 1 1 1], L_0000029a872b5610, L_0000029a872b5610, L_0000029a872b5610, L_0000029a872b5610;
LS_0000029a872aeb40_1_0 .concat [ 4 4 4 4], LS_0000029a872aeb40_0_0, LS_0000029a872aeb40_0_4, LS_0000029a872aeb40_0_8, LS_0000029a872aeb40_0_12;
LS_0000029a872aeb40_1_4 .concat [ 4 4 4 4], LS_0000029a872aeb40_0_16, LS_0000029a872aeb40_0_20, LS_0000029a872aeb40_0_24, LS_0000029a872aeb40_0_28;
L_0000029a872aeb40 .concat [ 16 16 0 0], LS_0000029a872aeb40_1_0, LS_0000029a872aeb40_1_4;
L_0000029a872b0800 .part L_0000029a872aec80, 2, 1;
L_0000029a872ae960 .part L_0000029a872aec80, 1, 1;
L_0000029a872af2c0 .part L_0000029a872aec80, 0, 1;
LS_0000029a872af040_0_0 .concat [ 1 1 1 1], L_0000029a872b4f10, L_0000029a872b4f10, L_0000029a872b4f10, L_0000029a872b4f10;
LS_0000029a872af040_0_4 .concat [ 1 1 1 1], L_0000029a872b4f10, L_0000029a872b4f10, L_0000029a872b4f10, L_0000029a872b4f10;
LS_0000029a872af040_0_8 .concat [ 1 1 1 1], L_0000029a872b4f10, L_0000029a872b4f10, L_0000029a872b4f10, L_0000029a872b4f10;
LS_0000029a872af040_0_12 .concat [ 1 1 1 1], L_0000029a872b4f10, L_0000029a872b4f10, L_0000029a872b4f10, L_0000029a872b4f10;
LS_0000029a872af040_0_16 .concat [ 1 1 1 1], L_0000029a872b4f10, L_0000029a872b4f10, L_0000029a872b4f10, L_0000029a872b4f10;
LS_0000029a872af040_0_20 .concat [ 1 1 1 1], L_0000029a872b4f10, L_0000029a872b4f10, L_0000029a872b4f10, L_0000029a872b4f10;
LS_0000029a872af040_0_24 .concat [ 1 1 1 1], L_0000029a872b4f10, L_0000029a872b4f10, L_0000029a872b4f10, L_0000029a872b4f10;
LS_0000029a872af040_0_28 .concat [ 1 1 1 1], L_0000029a872b4f10, L_0000029a872b4f10, L_0000029a872b4f10, L_0000029a872b4f10;
LS_0000029a872af040_1_0 .concat [ 4 4 4 4], LS_0000029a872af040_0_0, LS_0000029a872af040_0_4, LS_0000029a872af040_0_8, LS_0000029a872af040_0_12;
LS_0000029a872af040_1_4 .concat [ 4 4 4 4], LS_0000029a872af040_0_16, LS_0000029a872af040_0_20, LS_0000029a872af040_0_24, LS_0000029a872af040_0_28;
L_0000029a872af040 .concat [ 16 16 0 0], LS_0000029a872af040_1_0, LS_0000029a872af040_1_4;
L_0000029a872aef00 .part L_0000029a872aec80, 2, 1;
L_0000029a872afb80 .part L_0000029a872aec80, 1, 1;
L_0000029a872b0080 .part L_0000029a872aec80, 0, 1;
LS_0000029a872af720_0_0 .concat [ 1 1 1 1], L_0000029a872b5990, L_0000029a872b5990, L_0000029a872b5990, L_0000029a872b5990;
LS_0000029a872af720_0_4 .concat [ 1 1 1 1], L_0000029a872b5990, L_0000029a872b5990, L_0000029a872b5990, L_0000029a872b5990;
LS_0000029a872af720_0_8 .concat [ 1 1 1 1], L_0000029a872b5990, L_0000029a872b5990, L_0000029a872b5990, L_0000029a872b5990;
LS_0000029a872af720_0_12 .concat [ 1 1 1 1], L_0000029a872b5990, L_0000029a872b5990, L_0000029a872b5990, L_0000029a872b5990;
LS_0000029a872af720_0_16 .concat [ 1 1 1 1], L_0000029a872b5990, L_0000029a872b5990, L_0000029a872b5990, L_0000029a872b5990;
LS_0000029a872af720_0_20 .concat [ 1 1 1 1], L_0000029a872b5990, L_0000029a872b5990, L_0000029a872b5990, L_0000029a872b5990;
LS_0000029a872af720_0_24 .concat [ 1 1 1 1], L_0000029a872b5990, L_0000029a872b5990, L_0000029a872b5990, L_0000029a872b5990;
LS_0000029a872af720_0_28 .concat [ 1 1 1 1], L_0000029a872b5990, L_0000029a872b5990, L_0000029a872b5990, L_0000029a872b5990;
LS_0000029a872af720_1_0 .concat [ 4 4 4 4], LS_0000029a872af720_0_0, LS_0000029a872af720_0_4, LS_0000029a872af720_0_8, LS_0000029a872af720_0_12;
LS_0000029a872af720_1_4 .concat [ 4 4 4 4], LS_0000029a872af720_0_16, LS_0000029a872af720_0_20, LS_0000029a872af720_0_24, LS_0000029a872af720_0_28;
L_0000029a872af720 .concat [ 16 16 0 0], LS_0000029a872af720_1_0, LS_0000029a872af720_1_4;
S_0000029a8727b0a0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_0000029a87039f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000029a87299b60_0 .net "Write_Data", 31 0, v0000029a8726fa20_0;  alias, 1 drivers
v0000029a872983a0_0 .net "addr", 31 0, v0000029a87270d80_0;  alias, 1 drivers
v0000029a872986c0_0 .net "clk", 0 0, L_0000029a871ec930;  alias, 1 drivers
v0000029a87298120_0 .net "mem_out", 31 0, v0000029a87298da0_0;  alias, 1 drivers
v0000029a87299ca0_0 .net "mem_read", 0 0, v0000029a872706a0_0;  alias, 1 drivers
v0000029a87298760_0 .net "mem_write", 0 0, v0000029a87270240_0;  alias, 1 drivers
S_0000029a8727b550 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000029a8727b0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000029a87299fc0 .array "DataMem", 1023 0, 31 0;
v0000029a87299980_0 .net "Data_In", 31 0, v0000029a8726fa20_0;  alias, 1 drivers
v0000029a87298da0_0 .var "Data_Out", 31 0;
v0000029a8729a380_0 .net "Write_en", 0 0, v0000029a87270240_0;  alias, 1 drivers
v0000029a87299c00_0 .net "addr", 31 0, v0000029a87270d80_0;  alias, 1 drivers
v0000029a872990c0_0 .net "clk", 0 0, L_0000029a871ec930;  alias, 1 drivers
v0000029a87298440_0 .var/i "i", 31 0;
S_0000029a8727ba00 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_0000029a87039f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000029a8729f8e0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000029a8729f918 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000029a8729f950 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000029a8729f988 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000029a8729f9c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000029a8729f9f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000029a8729fa30 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000029a8729fa68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000029a8729faa0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000029a8729fad8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000029a8729fb10 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000029a8729fb48 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000029a8729fb80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000029a8729fbb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000029a8729fbf0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000029a8729fc28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000029a8729fc60 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000029a8729fc98 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000029a8729fcd0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000029a8729fd08 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000029a8729fd40 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000029a8729fd78 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000029a8729fdb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000029a8729fde8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000029a8729fe20 .param/l "xori" 0 9 12, C4<001110000000>;
v0000029a87298f80_0 .net "MEM_ALU_OUT", 31 0, v0000029a87270d80_0;  alias, 1 drivers
v0000029a872981c0_0 .net "MEM_Data_mem_out", 31 0, v0000029a87298da0_0;  alias, 1 drivers
v0000029a87299d40_0 .net "MEM_memread", 0 0, v0000029a872706a0_0;  alias, 1 drivers
v0000029a87299de0_0 .net "MEM_opcode", 11 0, v0000029a8726fd40_0;  alias, 1 drivers
v0000029a87298260_0 .net "MEM_rd_ind", 4 0, v0000029a8726fde0_0;  alias, 1 drivers
v0000029a87299160_0 .net "MEM_rd_indzero", 0 0, v0000029a87270060_0;  alias, 1 drivers
v0000029a87298e40_0 .net "MEM_regwrite", 0 0, v0000029a8726fe80_0;  alias, 1 drivers
v0000029a87299020_0 .var "WB_ALU_OUT", 31 0;
v0000029a87299e80_0 .var "WB_Data_mem_out", 31 0;
v0000029a8729a060_0 .var "WB_memread", 0 0;
v0000029a87299200_0 .var "WB_rd_ind", 4 0;
v0000029a872992a0_0 .var "WB_rd_indzero", 0 0;
v0000029a8729a560_0 .var "WB_regwrite", 0 0;
v0000029a8729a100_0 .net "clk", 0 0, L_0000029a8731bd20;  1 drivers
v0000029a87299340_0 .var "hlt", 0 0;
v0000029a8729a1a0_0 .net "rst", 0 0, v0000029a872ae500_0;  alias, 1 drivers
E_0000029a87209b10 .event posedge, v0000029a87270740_0, v0000029a8729a100_0;
S_0000029a8727bd20 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_0000029a87039f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000029a8731bd90 .functor AND 32, v0000029a87299e80_0, L_0000029a87320010, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029a8731bcb0 .functor NOT 1, v0000029a8729a060_0, C4<0>, C4<0>, C4<0>;
L_0000029a8731bbd0 .functor AND 32, v0000029a87299020_0, L_0000029a873201f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029a8731be00 .functor OR 32, L_0000029a8731bd90, L_0000029a8731bbd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029a8729a240_0 .net "Write_Data_RegFile", 31 0, L_0000029a8731be00;  alias, 1 drivers
v0000029a8729a600_0 .net *"_ivl_0", 31 0, L_0000029a87320010;  1 drivers
v0000029a8729a6a0_0 .net *"_ivl_2", 31 0, L_0000029a8731bd90;  1 drivers
v0000029a8729a7e0_0 .net *"_ivl_4", 0 0, L_0000029a8731bcb0;  1 drivers
v0000029a8729c2c0_0 .net *"_ivl_6", 31 0, L_0000029a873201f0;  1 drivers
v0000029a8729c0e0_0 .net *"_ivl_8", 31 0, L_0000029a8731bbd0;  1 drivers
v0000029a8729c180_0 .net "alu_out", 31 0, v0000029a87299020_0;  alias, 1 drivers
v0000029a8729aa60_0 .net "mem_out", 31 0, v0000029a87299e80_0;  alias, 1 drivers
v0000029a8729cc20_0 .net "mem_read", 0 0, v0000029a8729a060_0;  alias, 1 drivers
LS_0000029a87320010_0_0 .concat [ 1 1 1 1], v0000029a8729a060_0, v0000029a8729a060_0, v0000029a8729a060_0, v0000029a8729a060_0;
LS_0000029a87320010_0_4 .concat [ 1 1 1 1], v0000029a8729a060_0, v0000029a8729a060_0, v0000029a8729a060_0, v0000029a8729a060_0;
LS_0000029a87320010_0_8 .concat [ 1 1 1 1], v0000029a8729a060_0, v0000029a8729a060_0, v0000029a8729a060_0, v0000029a8729a060_0;
LS_0000029a87320010_0_12 .concat [ 1 1 1 1], v0000029a8729a060_0, v0000029a8729a060_0, v0000029a8729a060_0, v0000029a8729a060_0;
LS_0000029a87320010_0_16 .concat [ 1 1 1 1], v0000029a8729a060_0, v0000029a8729a060_0, v0000029a8729a060_0, v0000029a8729a060_0;
LS_0000029a87320010_0_20 .concat [ 1 1 1 1], v0000029a8729a060_0, v0000029a8729a060_0, v0000029a8729a060_0, v0000029a8729a060_0;
LS_0000029a87320010_0_24 .concat [ 1 1 1 1], v0000029a8729a060_0, v0000029a8729a060_0, v0000029a8729a060_0, v0000029a8729a060_0;
LS_0000029a87320010_0_28 .concat [ 1 1 1 1], v0000029a8729a060_0, v0000029a8729a060_0, v0000029a8729a060_0, v0000029a8729a060_0;
LS_0000029a87320010_1_0 .concat [ 4 4 4 4], LS_0000029a87320010_0_0, LS_0000029a87320010_0_4, LS_0000029a87320010_0_8, LS_0000029a87320010_0_12;
LS_0000029a87320010_1_4 .concat [ 4 4 4 4], LS_0000029a87320010_0_16, LS_0000029a87320010_0_20, LS_0000029a87320010_0_24, LS_0000029a87320010_0_28;
L_0000029a87320010 .concat [ 16 16 0 0], LS_0000029a87320010_1_0, LS_0000029a87320010_1_4;
LS_0000029a873201f0_0_0 .concat [ 1 1 1 1], L_0000029a8731bcb0, L_0000029a8731bcb0, L_0000029a8731bcb0, L_0000029a8731bcb0;
LS_0000029a873201f0_0_4 .concat [ 1 1 1 1], L_0000029a8731bcb0, L_0000029a8731bcb0, L_0000029a8731bcb0, L_0000029a8731bcb0;
LS_0000029a873201f0_0_8 .concat [ 1 1 1 1], L_0000029a8731bcb0, L_0000029a8731bcb0, L_0000029a8731bcb0, L_0000029a8731bcb0;
LS_0000029a873201f0_0_12 .concat [ 1 1 1 1], L_0000029a8731bcb0, L_0000029a8731bcb0, L_0000029a8731bcb0, L_0000029a8731bcb0;
LS_0000029a873201f0_0_16 .concat [ 1 1 1 1], L_0000029a8731bcb0, L_0000029a8731bcb0, L_0000029a8731bcb0, L_0000029a8731bcb0;
LS_0000029a873201f0_0_20 .concat [ 1 1 1 1], L_0000029a8731bcb0, L_0000029a8731bcb0, L_0000029a8731bcb0, L_0000029a8731bcb0;
LS_0000029a873201f0_0_24 .concat [ 1 1 1 1], L_0000029a8731bcb0, L_0000029a8731bcb0, L_0000029a8731bcb0, L_0000029a8731bcb0;
LS_0000029a873201f0_0_28 .concat [ 1 1 1 1], L_0000029a8731bcb0, L_0000029a8731bcb0, L_0000029a8731bcb0, L_0000029a8731bcb0;
LS_0000029a873201f0_1_0 .concat [ 4 4 4 4], LS_0000029a873201f0_0_0, LS_0000029a873201f0_0_4, LS_0000029a873201f0_0_8, LS_0000029a873201f0_0_12;
LS_0000029a873201f0_1_4 .concat [ 4 4 4 4], LS_0000029a873201f0_0_16, LS_0000029a873201f0_0_20, LS_0000029a873201f0_0_24, LS_0000029a873201f0_0_28;
L_0000029a873201f0 .concat [ 16 16 0 0], LS_0000029a873201f0_1_0, LS_0000029a873201f0_1_4;
    .scope S_0000029a8727a8d0;
T_0 ;
    %wait E_0000029a87209990;
    %load/vec4 v0000029a87297ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000029a87298080_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000029a87297680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000029a87295c40_0;
    %assign/vec4 v0000029a87298080_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000029a8727a740;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029a872977c0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000029a872977c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000029a872977c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a872965a0, 0, 4;
    %load/vec4 v0000029a872977c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029a872977c0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a872965a0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a872965a0, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a872965a0, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a872965a0, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a872965a0, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a872965a0, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a872965a0, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a872965a0, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a872965a0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a872965a0, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a872965a0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a872965a0, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a872965a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a872965a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a872965a0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a872965a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a872965a0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000029a8727beb0;
T_2 ;
    %wait E_0000029a87209a90;
    %load/vec4 v0000029a87297040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000029a87296000_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029a87282d50_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029a87297220_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029a87297f40_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029a87295ce0_0, 0;
    %assign/vec4 v0000029a87296e60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000029a872970e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000029a872960a0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000029a87296000_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029a87282d50_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029a87297220_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029a87297f40_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029a87295ce0_0, 0;
    %assign/vec4 v0000029a87296e60_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000029a872970e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000029a87296960_0;
    %assign/vec4 v0000029a87282d50_0, 0;
    %load/vec4 v0000029a87297180_0;
    %assign/vec4 v0000029a87296000_0, 0;
    %load/vec4 v0000029a87296960_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000029a87297f40_0, 0;
    %load/vec4 v0000029a87296960_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000029a87296e60_0, 4, 5;
    %load/vec4 v0000029a87296960_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000029a87296960_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000029a87296e60_0, 4, 5;
    %load/vec4 v0000029a87296960_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000029a87296960_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000029a87296960_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000029a87296960_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000029a87296960_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000029a87296960_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000029a87295ce0_0, 0;
    %load/vec4 v0000029a87296960_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000029a87296960_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000029a87297220_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000029a87296960_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000029a87297220_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000029a87296960_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000029a87297220_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000029a8727b3c0;
T_3 ;
    %wait E_0000029a87209990;
    %load/vec4 v0000029a87282850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029a87288d90_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000029a87288d90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000029a87288d90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a87288ed0, 0, 4;
    %load/vec4 v0000029a87288d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029a87288d90_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000029a87288cf0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000029a87288c50_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000029a87288b10_0;
    %load/vec4 v0000029a87288cf0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a87288ed0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a87288ed0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000029a8727b3c0;
T_4 ;
    %wait E_0000029a8720a090;
    %load/vec4 v0000029a87288cf0_0;
    %load/vec4 v0000029a87288bb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000029a87288cf0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000029a87288c50_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000029a87288b10_0;
    %assign/vec4 v0000029a87288a70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000029a87288bb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000029a87288ed0, 4;
    %assign/vec4 v0000029a87288a70_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000029a8727b3c0;
T_5 ;
    %wait E_0000029a8720a090;
    %load/vec4 v0000029a87288cf0_0;
    %load/vec4 v0000029a87289150_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000029a87288cf0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000029a87288c50_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000029a87288b10_0;
    %assign/vec4 v0000029a87288e30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000029a87289150_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000029a87288ed0, 4;
    %assign/vec4 v0000029a87288e30_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000029a8727b3c0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000029a8727c360;
    %jmp t_0;
    .scope S_0000029a8727c360;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029a87289010_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000029a87289010_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000029a87289010_0;
    %ix/getv/s 4, v0000029a87289010_0;
    %load/vec4a v0000029a87288ed0, 4;
    %ix/getv/s 4, v0000029a87289010_0;
    %load/vec4a v0000029a87288ed0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000029a87289010_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029a87289010_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000029a8727b3c0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000029a8727c4f0;
T_7 ;
    %wait E_0000029a872099d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029a87287710_0, 0, 32;
    %load/vec4 v0000029a872878f0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000029a872878f0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000029a872877b0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000029a87287710_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000029a872878f0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000029a872878f0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000029a872878f0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000029a872877b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000029a87287710_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000029a872877b0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000029a872877b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000029a87287710_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000029a8727c1d0;
T_8 ;
    %wait E_0000029a87209990;
    %load/vec4 v0000029a87284470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000029a87285910_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000029a872850f0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000029a872850f0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000029a87285910_0;
    %load/vec4 v0000029a87284650_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000029a87285910_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000029a87285910_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000029a87285910_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000029a87285910_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000029a87285910_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000029a87285910_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000029a8727c1d0;
T_9 ;
    %wait E_0000029a87209990;
    %load/vec4 v0000029a87284470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029a872857d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000029a87283c50_0;
    %assign/vec4 v0000029a872857d0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000029a8727b230;
T_10 ;
    %wait E_0000029a87209c90;
    %load/vec4 v0000029a872868b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a872864f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a87288110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029a87286450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a87283bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a87283cf0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000029a87283ed0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000029a87286090_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000029a87284290_0;
    %load/vec4 v0000029a87284fb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000029a87288390_0;
    %load/vec4 v0000029a87284fb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000029a872841f0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000029a87286130_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000029a87284290_0;
    %load/vec4 v0000029a87283a70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000029a87288390_0;
    %load/vec4 v0000029a87283a70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029a872864f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029a87288110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029a87286450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a87283bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029a87283cf0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000029a872840b0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029a872864f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a87288110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a87286450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029a87283bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029a87283cf0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a872864f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a87288110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029a87286450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029a87283bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029a87283cf0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000029a8727c040;
T_11 ;
    %wait E_0000029a87209950;
    %load/vec4 v0000029a8727d020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000029a8727e560_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029a8727dd40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727e2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727dfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727d8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727cc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727e740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727ea60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029a8727d160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727d840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727e380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727d340_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029a8727d5c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029a8727ca80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029a8727e1a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029a8727d980_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029a8727e600_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029a8727e420_0, 0;
    %assign/vec4 v0000029a8727c9e0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000029a8727d3e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000029a8727ece0_0;
    %assign/vec4 v0000029a8727c9e0_0, 0;
    %load/vec4 v0000029a8727cee0_0;
    %assign/vec4 v0000029a8727e420_0, 0;
    %load/vec4 v0000029a8727da20_0;
    %assign/vec4 v0000029a8727e600_0, 0;
    %load/vec4 v0000029a8727cd00_0;
    %assign/vec4 v0000029a8727d980_0, 0;
    %load/vec4 v0000029a8727d520_0;
    %assign/vec4 v0000029a8727e1a0_0, 0;
    %load/vec4 v0000029a8727dc00_0;
    %assign/vec4 v0000029a8727ca80_0, 0;
    %load/vec4 v0000029a8727db60_0;
    %assign/vec4 v0000029a8727d5c0_0, 0;
    %load/vec4 v0000029a8727d660_0;
    %assign/vec4 v0000029a8727d340_0, 0;
    %load/vec4 v0000029a8727ee20_0;
    %assign/vec4 v0000029a8727e380_0, 0;
    %load/vec4 v0000029a8727ec40_0;
    %assign/vec4 v0000029a8727d840_0, 0;
    %load/vec4 v0000029a8727cb20_0;
    %assign/vec4 v0000029a8727d160_0, 0;
    %load/vec4 v0000029a8727ed80_0;
    %assign/vec4 v0000029a8727ea60_0, 0;
    %load/vec4 v0000029a8727eb00_0;
    %assign/vec4 v0000029a8727e740_0, 0;
    %load/vec4 v0000029a8727cbc0_0;
    %assign/vec4 v0000029a8727cc60_0, 0;
    %load/vec4 v0000029a8727e920_0;
    %assign/vec4 v0000029a8727d8e0_0, 0;
    %load/vec4 v0000029a8727eba0_0;
    %assign/vec4 v0000029a8727dfc0_0, 0;
    %load/vec4 v0000029a8727e9c0_0;
    %assign/vec4 v0000029a8727e2e0_0, 0;
    %load/vec4 v0000029a8727dde0_0;
    %assign/vec4 v0000029a8727dd40_0, 0;
    %load/vec4 v0000029a8727cda0_0;
    %assign/vec4 v0000029a8727e560_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000029a8727e560_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029a8727dd40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727e2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727dfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727d8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727cc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727e740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727ea60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029a8727d160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727d840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727e380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727d340_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029a8727d5c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029a8727ca80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029a8727e1a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029a8727d980_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029a8727e600_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029a8727e420_0, 0;
    %assign/vec4 v0000029a8727c9e0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000029a8727abf0;
T_12 ;
    %wait E_0000029a8720a050;
    %load/vec4 v0000029a872852d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000029a8727faa0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029a8727f320_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029a8727f780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727f280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727f3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727f1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727f140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727f500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727f960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727f820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727f5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727fb40_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029a87283e30_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029a8727fbe0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029a8727f000_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029a8727fa00_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029a8727fdc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029a8727fc80_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000029a8727f8c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029a87280540_0, 0;
    %assign/vec4 v0000029a872805e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000029a87285230_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000029a8727d200_0;
    %assign/vec4 v0000029a872805e0_0, 0;
    %load/vec4 v0000029a8727dca0_0;
    %assign/vec4 v0000029a87280540_0, 0;
    %load/vec4 v0000029a87280040_0;
    %assign/vec4 v0000029a8727f8c0_0, 0;
    %load/vec4 v0000029a8727fe60_0;
    %assign/vec4 v0000029a8727fc80_0, 0;
    %load/vec4 v0000029a8727ff00_0;
    %assign/vec4 v0000029a8727fdc0_0, 0;
    %load/vec4 v0000029a872800e0_0;
    %assign/vec4 v0000029a8727fa00_0, 0;
    %load/vec4 v0000029a8727de80_0;
    %assign/vec4 v0000029a8727f000_0, 0;
    %load/vec4 v0000029a87280180_0;
    %assign/vec4 v0000029a8727fbe0_0, 0;
    %load/vec4 v0000029a8727ef60_0;
    %assign/vec4 v0000029a87283e30_0, 0;
    %load/vec4 v0000029a8727f0a0_0;
    %assign/vec4 v0000029a8727fb40_0, 0;
    %load/vec4 v0000029a8727fd20_0;
    %assign/vec4 v0000029a8727f5a0_0, 0;
    %load/vec4 v0000029a8727f6e0_0;
    %assign/vec4 v0000029a8727f820_0, 0;
    %load/vec4 v0000029a87280220_0;
    %assign/vec4 v0000029a8727f960_0, 0;
    %load/vec4 v0000029a8727f640_0;
    %assign/vec4 v0000029a8727f500_0, 0;
    %load/vec4 v0000029a87280360_0;
    %assign/vec4 v0000029a8727f140_0, 0;
    %load/vec4 v0000029a8727ffa0_0;
    %assign/vec4 v0000029a8727f1e0_0, 0;
    %load/vec4 v0000029a872804a0_0;
    %assign/vec4 v0000029a8727f3c0_0, 0;
    %load/vec4 v0000029a872802c0_0;
    %assign/vec4 v0000029a8727f280_0, 0;
    %load/vec4 v0000029a8727f460_0;
    %assign/vec4 v0000029a8727f780_0, 0;
    %load/vec4 v0000029a8727df20_0;
    %assign/vec4 v0000029a8727f320_0, 0;
    %load/vec4 v0000029a87280400_0;
    %assign/vec4 v0000029a8727faa0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000029a8727faa0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029a8727f320_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029a8727f780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727f280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727f3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727f1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727f140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727f500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727f960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727f820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727f5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8727fb40_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029a87283e30_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029a8727fbe0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029a8727f000_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029a8727fa00_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029a8727fdc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029a8727fc80_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000029a8727f8c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029a87280540_0, 0;
    %assign/vec4 v0000029a872805e0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000029a8706ca50;
T_13 ;
    %wait E_0000029a87208a50;
    %load/vec4 v0000029a87272630_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029a87272450_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029a87272450_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029a87272450_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029a87272450_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029a87272450_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029a87272450_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029a87272450_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029a87272450_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029a87272450_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029a87272450_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000029a87272450_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000029a87272450_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000029a87272450_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000029a87272450_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000029a87272450_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000029a87272450_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000029a87272450_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000029a87272450_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000029a87272450_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000029a87272450_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000029a87272450_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000029a87272450_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000029a8706c8c0;
T_14 ;
    %wait E_0000029a87208bd0;
    %load/vec4 v0000029a872732b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000029a872721d0_0;
    %pad/u 33;
    %load/vec4 v0000029a872726d0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000029a87273490_0, 0;
    %assign/vec4 v0000029a87272310_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000029a872721d0_0;
    %pad/u 33;
    %load/vec4 v0000029a872726d0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000029a87273490_0, 0;
    %assign/vec4 v0000029a87272310_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000029a872721d0_0;
    %pad/u 33;
    %load/vec4 v0000029a872726d0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000029a87273490_0, 0;
    %assign/vec4 v0000029a87272310_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000029a872721d0_0;
    %pad/u 33;
    %load/vec4 v0000029a872726d0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000029a87273490_0, 0;
    %assign/vec4 v0000029a87272310_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000029a872721d0_0;
    %pad/u 33;
    %load/vec4 v0000029a872726d0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000029a87273490_0, 0;
    %assign/vec4 v0000029a87272310_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000029a872721d0_0;
    %pad/u 33;
    %load/vec4 v0000029a872726d0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000029a87273490_0, 0;
    %assign/vec4 v0000029a87272310_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000029a872726d0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000029a87272310_0;
    %load/vec4 v0000029a872726d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000029a872721d0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000029a872726d0_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000029a872726d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000029a87272310_0, 0;
    %load/vec4 v0000029a872721d0_0;
    %ix/getv 4, v0000029a872726d0_0;
    %shiftl 4;
    %assign/vec4 v0000029a87273490_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000029a872726d0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000029a87272310_0;
    %load/vec4 v0000029a872726d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000029a872721d0_0;
    %load/vec4 v0000029a872726d0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000029a872726d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000029a87272310_0, 0;
    %load/vec4 v0000029a872721d0_0;
    %ix/getv 4, v0000029a872726d0_0;
    %shiftr 4;
    %assign/vec4 v0000029a87273490_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029a87272310_0, 0;
    %load/vec4 v0000029a872721d0_0;
    %load/vec4 v0000029a872726d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000029a87273490_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029a87272310_0, 0;
    %load/vec4 v0000029a872726d0_0;
    %load/vec4 v0000029a872721d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000029a87273490_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000029a870c69c0;
T_15 ;
    %wait E_0000029a87209410;
    %load/vec4 v0000029a87270740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000029a87270060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8726fe80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a87270240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a872706a0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000029a8726fd40_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029a8726fde0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029a8726fa20_0, 0;
    %assign/vec4 v0000029a87270d80_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000029a87191c10_0;
    %assign/vec4 v0000029a87270d80_0, 0;
    %load/vec4 v0000029a872707e0_0;
    %assign/vec4 v0000029a8726fa20_0, 0;
    %load/vec4 v0000029a8726f980_0;
    %assign/vec4 v0000029a8726fde0_0, 0;
    %load/vec4 v0000029a8726f8e0_0;
    %assign/vec4 v0000029a8726fd40_0, 0;
    %load/vec4 v0000029a8716d7d0_0;
    %assign/vec4 v0000029a872706a0_0, 0;
    %load/vec4 v0000029a8716e3b0_0;
    %assign/vec4 v0000029a87270240_0, 0;
    %load/vec4 v0000029a87270600_0;
    %assign/vec4 v0000029a8726fe80_0, 0;
    %load/vec4 v0000029a8726fca0_0;
    %assign/vec4 v0000029a87270060_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000029a8727b550;
T_16 ;
    %wait E_0000029a8720a090;
    %load/vec4 v0000029a8729a380_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000029a87299980_0;
    %load/vec4 v0000029a87299c00_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a87299fc0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000029a8727b550;
T_17 ;
    %wait E_0000029a8720a090;
    %load/vec4 v0000029a87299c00_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000029a87299fc0, 4;
    %assign/vec4 v0000029a87298da0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000029a8727b550;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029a87298440_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000029a87298440_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000029a87298440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a87299fc0, 0, 4;
    %load/vec4 v0000029a87298440_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029a87298440_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_0000029a8727b550;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029a87298440_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000029a87298440_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000029a87298440_0;
    %load/vec4a v0000029a87299fc0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000029a87298440_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000029a87298440_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029a87298440_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000029a8727ba00;
T_20 ;
    %wait E_0000029a87209b10;
    %load/vec4 v0000029a8729a1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000029a872992a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a87299340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8729a560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a8729a060_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029a87299200_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029a87299e80_0, 0;
    %assign/vec4 v0000029a87299020_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000029a87298f80_0;
    %assign/vec4 v0000029a87299020_0, 0;
    %load/vec4 v0000029a872981c0_0;
    %assign/vec4 v0000029a87299e80_0, 0;
    %load/vec4 v0000029a87299d40_0;
    %assign/vec4 v0000029a8729a060_0, 0;
    %load/vec4 v0000029a87298260_0;
    %assign/vec4 v0000029a87299200_0, 0;
    %load/vec4 v0000029a87298e40_0;
    %assign/vec4 v0000029a8729a560_0, 0;
    %load/vec4 v0000029a87299160_0;
    %assign/vec4 v0000029a872992a0_0, 0;
    %load/vec4 v0000029a87299de0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000029a87299340_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000029a87039f80;
T_21 ;
    %wait E_0000029a87209390;
    %load/vec4 v0000029a872acac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029a872adec0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000029a872adec0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000029a872adec0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000029a872178d0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a872acb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a872ae500_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000029a872178d0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000029a872acb60_0;
    %inv;
    %assign/vec4 v0000029a872acb60_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000029a872178d0;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a872ae500_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a872ae500_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000029a872ae3c0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
