vendor_name = ModelSim
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab7.sdc
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/frame_rom.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/vram_ocm.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/vga_text_avl_interface.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/lab62_soc.qip
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/lab62_soc.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux_001.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux_001.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_008.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_003.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_001.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_timer_0.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_sdram.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.hex
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.sdc
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_ociram_default_contents.mif
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_rf_ram_a.mif
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_rf_ram_b.mif
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_keycode.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_key.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/lab62_soc_accumulate.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab62_soc/synthesis/submodules/vga_text_avl_interface.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/VGA_controller.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/lab7.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/font_rom.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/ram.qip
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/ram.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/sprite_bytes/new_all.txt
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/hexdriver.sv
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/db/altsyncram_8jk2.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/db/scfifo_9621.tdf
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/db/a_dpfifo_bb01.tdf
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/db/a_fefifo_7cf.tdf
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/db/cntr_337.tdf
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/db/altsyncram_dtn1.tdf
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/db/cntr_n2b.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/db/altsyncram_s0c1.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/db/altsyncram_0n61.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/db/altsyncram_27g1.tdf
source_file = 1, lab62_soc_onchip_memory2_0.hex
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/db/ip/sld8b325b2f/alt_sld_fab.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/sprite_bytes/braver_0.txt
source_file = 1, C:/Users/jinru/Desktop/385/finalproject/code/sprite_bytes/ground.txt
design_name = lab7
instance = comp, \LEDR[0]~output , LEDR[0]~output, lab7, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, lab7, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, lab7, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, lab7, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, lab7, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, lab7, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, lab7, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, lab7, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, lab7, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, lab7, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, lab7, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, lab7, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, lab7, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, lab7, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, lab7, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, lab7, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, lab7, 1
instance = comp, \HEX0[7]~output , HEX0[7]~output, lab7, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, lab7, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, lab7, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, lab7, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, lab7, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, lab7, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, lab7, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, lab7, 1
instance = comp, \HEX1[7]~output , HEX1[7]~output, lab7, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, lab7, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, lab7, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, lab7, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, lab7, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, lab7, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, lab7, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, lab7, 1
instance = comp, \HEX2[7]~output , HEX2[7]~output, lab7, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, lab7, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, lab7, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, lab7, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, lab7, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, lab7, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, lab7, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, lab7, 1
instance = comp, \HEX3[7]~output , HEX3[7]~output, lab7, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, lab7, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, lab7, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, lab7, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, lab7, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, lab7, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, lab7, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, lab7, 1
instance = comp, \HEX4[7]~output , HEX4[7]~output, lab7, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, lab7, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, lab7, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, lab7, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, lab7, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, lab7, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, lab7, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, lab7, 1
instance = comp, \HEX5[7]~output , HEX5[7]~output, lab7, 1
instance = comp, \DRAM_CLK~output , DRAM_CLK~output, lab7, 1
instance = comp, \DRAM_CKE~output , DRAM_CKE~output, lab7, 1
instance = comp, \DRAM_ADDR[0]~output , DRAM_ADDR[0]~output, lab7, 1
instance = comp, \DRAM_ADDR[1]~output , DRAM_ADDR[1]~output, lab7, 1
instance = comp, \DRAM_ADDR[2]~output , DRAM_ADDR[2]~output, lab7, 1
instance = comp, \DRAM_ADDR[3]~output , DRAM_ADDR[3]~output, lab7, 1
instance = comp, \DRAM_ADDR[4]~output , DRAM_ADDR[4]~output, lab7, 1
instance = comp, \DRAM_ADDR[5]~output , DRAM_ADDR[5]~output, lab7, 1
instance = comp, \DRAM_ADDR[6]~output , DRAM_ADDR[6]~output, lab7, 1
instance = comp, \DRAM_ADDR[7]~output , DRAM_ADDR[7]~output, lab7, 1
instance = comp, \DRAM_ADDR[8]~output , DRAM_ADDR[8]~output, lab7, 1
instance = comp, \DRAM_ADDR[9]~output , DRAM_ADDR[9]~output, lab7, 1
instance = comp, \DRAM_ADDR[10]~output , DRAM_ADDR[10]~output, lab7, 1
instance = comp, \DRAM_ADDR[11]~output , DRAM_ADDR[11]~output, lab7, 1
instance = comp, \DRAM_ADDR[12]~output , DRAM_ADDR[12]~output, lab7, 1
instance = comp, \DRAM_BA[0]~output , DRAM_BA[0]~output, lab7, 1
instance = comp, \DRAM_BA[1]~output , DRAM_BA[1]~output, lab7, 1
instance = comp, \DRAM_LDQM~output , DRAM_LDQM~output, lab7, 1
instance = comp, \DRAM_UDQM~output , DRAM_UDQM~output, lab7, 1
instance = comp, \DRAM_CS_N~output , DRAM_CS_N~output, lab7, 1
instance = comp, \DRAM_WE_N~output , DRAM_WE_N~output, lab7, 1
instance = comp, \DRAM_CAS_N~output , DRAM_CAS_N~output, lab7, 1
instance = comp, \DRAM_RAS_N~output , DRAM_RAS_N~output, lab7, 1
instance = comp, \VGA_HS~output , VGA_HS~output, lab7, 1
instance = comp, \VGA_VS~output , VGA_VS~output, lab7, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, lab7, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, lab7, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, lab7, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, lab7, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, lab7, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, lab7, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, lab7, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, lab7, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, lab7, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, lab7, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, lab7, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, lab7, 1
instance = comp, \ARDUINO_IO[0]~output , ARDUINO_IO[0]~output, lab7, 1
instance = comp, \ARDUINO_IO[1]~output , ARDUINO_IO[1]~output, lab7, 1
instance = comp, \ARDUINO_IO[2]~output , ARDUINO_IO[2]~output, lab7, 1
instance = comp, \ARDUINO_IO[3]~output , ARDUINO_IO[3]~output, lab7, 1
instance = comp, \ARDUINO_IO[4]~output , ARDUINO_IO[4]~output, lab7, 1
instance = comp, \ARDUINO_IO[5]~output , ARDUINO_IO[5]~output, lab7, 1
instance = comp, \ARDUINO_IO[6]~output , ARDUINO_IO[6]~output, lab7, 1
instance = comp, \ARDUINO_IO[7]~output , ARDUINO_IO[7]~output, lab7, 1
instance = comp, \ARDUINO_IO[14]~output , ARDUINO_IO[14]~output, lab7, 1
instance = comp, \ARDUINO_IO[15]~output , ARDUINO_IO[15]~output, lab7, 1
instance = comp, \DRAM_DQ[0]~output , DRAM_DQ[0]~output, lab7, 1
instance = comp, \DRAM_DQ[1]~output , DRAM_DQ[1]~output, lab7, 1
instance = comp, \DRAM_DQ[2]~output , DRAM_DQ[2]~output, lab7, 1
instance = comp, \DRAM_DQ[3]~output , DRAM_DQ[3]~output, lab7, 1
instance = comp, \DRAM_DQ[4]~output , DRAM_DQ[4]~output, lab7, 1
instance = comp, \DRAM_DQ[5]~output , DRAM_DQ[5]~output, lab7, 1
instance = comp, \DRAM_DQ[6]~output , DRAM_DQ[6]~output, lab7, 1
instance = comp, \DRAM_DQ[7]~output , DRAM_DQ[7]~output, lab7, 1
instance = comp, \DRAM_DQ[8]~output , DRAM_DQ[8]~output, lab7, 1
instance = comp, \DRAM_DQ[9]~output , DRAM_DQ[9]~output, lab7, 1
instance = comp, \DRAM_DQ[10]~output , DRAM_DQ[10]~output, lab7, 1
instance = comp, \DRAM_DQ[11]~output , DRAM_DQ[11]~output, lab7, 1
instance = comp, \DRAM_DQ[12]~output , DRAM_DQ[12]~output, lab7, 1
instance = comp, \DRAM_DQ[13]~output , DRAM_DQ[13]~output, lab7, 1
instance = comp, \DRAM_DQ[14]~output , DRAM_DQ[14]~output, lab7, 1
instance = comp, \DRAM_DQ[15]~output , DRAM_DQ[15]~output, lab7, 1
instance = comp, \ARDUINO_IO[8]~output , ARDUINO_IO[8]~output, lab7, 1
instance = comp, \ARDUINO_IO[9]~output , ARDUINO_IO[9]~output, lab7, 1
instance = comp, \ARDUINO_IO[10]~output , ARDUINO_IO[10]~output, lab7, 1
instance = comp, \ARDUINO_IO[11]~output , ARDUINO_IO[11]~output, lab7, 1
instance = comp, \ARDUINO_IO[12]~output , ARDUINO_IO[12]~output, lab7, 1
instance = comp, \ARDUINO_IO[13]~output , ARDUINO_IO[13]~output, lab7, 1
instance = comp, \ARDUINO_RESET_N~output , ARDUINO_RESET_N~output, lab7, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, lab7, 1
instance = comp, \MAX10_CLK1_50~input , MAX10_CLK1_50~input, lab7, 1
instance = comp, \MAX10_CLK1_50~inputclkctrl , MAX10_CLK1_50~inputclkctrl, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder , u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder, lab7, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, lab7, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, lab7, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, lab7, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4, lab7, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal11~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], lab7, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain[3] , u0|rst_controller|r_sync_rst_chain[3], lab7, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain~1 , u0|rst_controller|r_sync_rst_chain~1, lab7, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain[2] , u0|rst_controller|r_sync_rst_chain[2], lab7, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], lab7, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, lab7, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], lab7, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, lab7, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, lab7, 1
instance = comp, \u0|rst_controller|always2~0 , u0|rst_controller|always2~0, lab7, 1
instance = comp, \u0|rst_controller|r_early_rst , u0|rst_controller|r_early_rst, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress , u0|mm_interconnect_0|cmd_mux_003|packet_in_progress, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0 , u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read_nxt~0 , u0|nios2_gen2_0|cpu|i_read_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read , u0|nios2_gen2_0|cpu|i_read, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_valid~0 , u0|nios2_gen2_0|cpu|F_valid~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_valid , u0|nios2_gen2_0|cpu|D_valid, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_valid , u0|nios2_gen2_0|cpu|R_valid, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_new_inst , u0|nios2_gen2_0|cpu|E_new_inst, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2 , u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4 , u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~2 , u0|nios2_gen2_0|cpu|Equal62~2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, lab7, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, lab7, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], lab7, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, lab7, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], lab7, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, lab7, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|write~0 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|write~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|write~feeder , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|write~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~4, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|state~1 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|state~1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|always0~0 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|always0~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|state~2 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|state~2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|state , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|state, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|state~0 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|state~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count[9]~0 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count[9]~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count[9] , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count[9], lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count~3 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count~3, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count[0] , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count[0], lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count~1 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count~1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count[1] , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count[1], lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count~9 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count~9, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count[2] , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count[2], lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count~8 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count~8, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count[3] , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count[3], lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count~7 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count~7, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count[4] , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count[4], lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count~6 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count~6, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count[5] , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count[5], lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count~5 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count~5, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count[6] , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count[6], lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count~4 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count~4, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count[7] , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count[7], lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count~2 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count~2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count[8] , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|count[8], lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~1 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|write , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|write, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|write1 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|write1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|write2 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|write2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1~feeder , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst2~feeder , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst2~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst2 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst2, lab7, 1
instance = comp, \u0|jtag_uart_0|t_dav~feeder , u0|jtag_uart_0|t_dav~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|t_dav , u0|jtag_uart_0|t_dav, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~10 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~10, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10] , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10], lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|write_valid , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|write_valid, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~2 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~3 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~3, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress , u0|mm_interconnect_0|cmd_mux|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|update_grant~0 , u0|mm_interconnect_0|cmd_mux|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~6 , u0|mm_interconnect_0|cmd_demux|sink_ready~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|update_grant~1 , u0|mm_interconnect_0|cmd_mux|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[1] , u0|mm_interconnect_0|cmd_mux|saved_grant[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 , u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1 , u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct , u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_from_R~3 , u0|nios2_gen2_0|cpu|E_valid_from_R~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src14_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src14_valid~0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, lab7, 1
instance = comp, \u0|jtag_uart_0|r_val~feeder , u0|jtag_uart_0|r_val~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|r_val , u0|jtag_uart_0|r_val, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|r_ena1 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|r_ena1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|r_ena~0 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|r_ena~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~1 , u0|mm_interconnect_0|cmd_mux|src_payload~1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|update_grant~0 , u0|mm_interconnect_0|cmd_mux_005|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_005|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|packet_in_progress , u0|mm_interconnect_0|cmd_mux_005|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|update_grant~1 , u0|mm_interconnect_0|cmd_mux_005|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_005|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_005|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_005|src1_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~0 , u0|mm_interconnect_0|cmd_mux_005|src_payload~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[38] , u0|mm_interconnect_0|cmd_mux_005|src_data[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~5, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~29 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~7, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~10, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~28 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~27 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~22 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~23 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~19 , u0|mm_interconnect_0|cmd_mux_003|src_payload~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[8] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~19 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[39] , u0|mm_interconnect_0|cmd_mux_003|src_data[39], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|address[1] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|address[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[40] , u0|mm_interconnect_0|cmd_mux_003|src_data[40], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|address[2] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|address[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~1 , u0|nios2_gen2_0|cpu|Equal62~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~9 , u0|nios2_gen2_0|cpu|Equal62~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~4 , u0|nios2_gen2_0|cpu|Equal0~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0 , u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_pending , u0|nios2_gen2_0|cpu|hbreak_pending, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~1 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0 , u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op[1]~0 , u0|nios2_gen2_0|cpu|D_logic_op[1]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_logic_op[1] , u0|nios2_gen2_0|cpu|R_logic_op[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[44] , u0|mm_interconnect_0|cmd_mux_003|src_data[44], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|address[6] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|address[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~44 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~44, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]~21 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1 , u0|nios2_gen2_0|cpu|D_ctrl_mem8~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0 , u0|nios2_gen2_0|cpu|D_ctrl_mem16~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1 , u0|nios2_gen2_0|cpu|D_ctrl_mem16~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0 , u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1 , u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br , u0|nios2_gen2_0|cpu|R_ctrl_br, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~12 , u0|nios2_gen2_0|cpu|Equal62~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~11 , u0|nios2_gen2_0|cpu|Equal62~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~6 , u0|nios2_gen2_0|cpu|Equal0~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~8 , u0|nios2_gen2_0|cpu|Equal0~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~7 , u0|nios2_gen2_0|cpu|Equal0~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~7 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~8 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_retaddr , u0|nios2_gen2_0|cpu|R_ctrl_retaddr, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1~13 , u0|nios2_gen2_0|cpu|R_src1~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~29 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[28] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[28], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[33] , u0|mm_interconnect_0|cmd_mux_005|src_data[33], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~8 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[23] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[23]~29 , u0|nios2_gen2_0|cpu|F_iw[23]~29, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~1 , u0|mm_interconnect_0|cmd_mux_005|src_payload~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~10 , u0|nios2_gen2_0|cpu|Equal0~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~13 , u0|nios2_gen2_0|cpu|Equal0~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2 , u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5 , u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3 , u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4 , u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp , u0|nios2_gen2_0|cpu|R_ctrl_br_cmp, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal4~2 , u0|mm_interconnect_0|router_001|Equal4~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src12_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src12_valid~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~12 , u0|nios2_gen2_0|cpu|Equal0~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_logic~0 , u0|nios2_gen2_0|cpu|D_ctrl_logic~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~11 , u0|nios2_gen2_0|cpu|Equal0~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_logic , u0|nios2_gen2_0|cpu|D_ctrl_logic, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_logic , u0|nios2_gen2_0|cpu|R_ctrl_logic, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|jupdate~0 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|jupdate~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|jupdate , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|jupdate, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|jupdate1 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|jupdate1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|jupdate2 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|jupdate2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|always2~0 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|always2~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~0 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~1 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0, lab7, 1
instance = comp, \u0|jtag_uart_0|pause_irq~0 , u0|jtag_uart_0|pause_irq~0, lab7, 1
instance = comp, \u0|jtag_uart_0|pause_irq , u0|jtag_uart_0|pause_irq, lab7, 1
instance = comp, \u0|jtag_uart_0|ien_AE~0 , u0|jtag_uart_0|ien_AE~0, lab7, 1
instance = comp, \u0|jtag_uart_0|ien_AF , u0|jtag_uart_0|ien_AF, lab7, 1
instance = comp, \u0|jtag_uart_0|Add0~0 , u0|jtag_uart_0|Add0~0, lab7, 1
instance = comp, \u0|jtag_uart_0|Add0~2 , u0|jtag_uart_0|Add0~2, lab7, 1
instance = comp, \u0|jtag_uart_0|Add0~4 , u0|jtag_uart_0|Add0~4, lab7, 1
instance = comp, \u0|jtag_uart_0|Add0~6 , u0|jtag_uart_0|Add0~6, lab7, 1
instance = comp, \u0|jtag_uart_0|Add0~8 , u0|jtag_uart_0|Add0~8, lab7, 1
instance = comp, \u0|jtag_uart_0|Add0~10 , u0|jtag_uart_0|Add0~10, lab7, 1
instance = comp, \u0|jtag_uart_0|LessThan1~1 , u0|jtag_uart_0|LessThan1~1, lab7, 1
instance = comp, \u0|jtag_uart_0|LessThan1~0 , u0|jtag_uart_0|LessThan1~0, lab7, 1
instance = comp, \u0|jtag_uart_0|Add0~12 , u0|jtag_uart_0|Add0~12, lab7, 1
instance = comp, \u0|jtag_uart_0|LessThan1~2 , u0|jtag_uart_0|LessThan1~2, lab7, 1
instance = comp, \u0|jtag_uart_0|fifo_AF , u0|jtag_uart_0|fifo_AF, lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[8]~0 , u0|jtag_uart_0|av_readdata[8]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~20 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[8] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~26 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~26, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_002|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~3 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~1 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~2 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~4 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[38] , u0|mm_interconnect_0|cmd_mux_002|src_data[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~0 , u0|mm_interconnect_0|rsp_mux|src_payload~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_005|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_005|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[32] , u0|mm_interconnect_0|cmd_mux_003|src_data[32], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[0] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~4 , u0|mm_interconnect_0|cmd_mux_003|src_payload~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[1] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~3 , u0|mm_interconnect_0|cmd_mux_003|src_payload~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[2] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[3]~feeder , u0|nios2_gen2_0|cpu|d_writedata[3]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[3] , u0|nios2_gen2_0|cpu|d_writedata[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~2 , u0|mm_interconnect_0|cmd_mux_003|src_payload~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[3] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal9~0 , u0|mm_interconnect_0|router|Equal9~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|WideOr1~1 , u0|mm_interconnect_0|cmd_mux_008|WideOr1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|WideOr1~0 , u0|mm_interconnect_0|cmd_mux_008|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~20 , u0|mm_interconnect_0|cmd_mux_003|src_payload~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[9] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0 , u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle[0] , u0|nios2_gen2_0|cpu|av_ld_align_cycle[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1 , u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle[1] , u0|nios2_gen2_0|cpu|av_ld_align_cycle[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 , u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem32~0 , u0|nios2_gen2_0|cpu|D_ctrl_mem32~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 , u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2 , u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data , u0|nios2_gen2_0|cpu|av_ld_aligning_data, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]~feeder , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|src0_valid~0 , u0|mm_interconnect_0|rsp_demux|src0_valid~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~77 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~77, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~73 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~73, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~74 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~74, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]~13 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~78 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~78, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~13 , u0|nios2_gen2_0|cpu|Equal62~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_rdctl , u0|nios2_gen2_0|cpu|D_op_rdctl, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg , u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~0 , u0|nios2_gen2_0|cpu|E_alu_result~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~12 , u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~53 , u0|mm_interconnect_0|rsp_mux|src_data[8]~53, lab7, 1
instance = comp, \u0|usb_irq|read_mux_out~0 , u0|usb_irq|read_mux_out~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_012|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|packet_in_progress , u0|mm_interconnect_0|cmd_mux_012|packet_in_progress, lab7, 1
instance = comp, \u0|hex_digits_pio|always0~4 , u0|hex_digits_pio|always0~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src11_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src11_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src11_valid~1 , u0|mm_interconnect_0|cmd_demux_001|src11_valid~1, lab7, 1
instance = comp, \u0|hex_digits_pio|always0~2 , u0|hex_digits_pio|always0~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_data[67] , u0|mm_interconnect_0|cmd_mux_012|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0]~2 , u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent|cp_ready~2 , u0|mm_interconnect_0|hex_digits_pio_s1_agent|cp_ready~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent|cp_ready~3 , u0|mm_interconnect_0|hex_digits_pio_s1_agent|cp_ready~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|update_grant~0 , u0|mm_interconnect_0|cmd_mux_012|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|update_grant~1 , u0|mm_interconnect_0|cmd_mux_012|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|grant[0]~1 , u0|mm_interconnect_0|cmd_mux_012|arb|grant[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_012|saved_grant[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Decoder0~0 , u0|vga_text_mode_controller_0|Decoder0~0, lab7, 1
instance = comp, \u0|hex_digits_pio|Equal0~0 , u0|hex_digits_pio|Equal0~0, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[8]~feeder , u0|hex_digits_pio|data_out[8]~feeder, lab7, 1
instance = comp, \u0|hex_digits_pio|always0~3 , u0|hex_digits_pio|always0~3, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[8] , u0|hex_digits_pio|data_out[8], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[8] , u0|hex_digits_pio|readdata[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[8] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][85]~feeder , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][85]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_012|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_012|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~54 , u0|mm_interconnect_0|rsp_mux|src_data[8]~54, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~27 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[30] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[30], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[30]~83 , u0|nios2_gen2_0|cpu|F_iw[30]~83, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[11]~4 , u0|nios2_gen2_0|cpu|E_st_data[11]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[11] , u0|nios2_gen2_0|cpu|d_writedata[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~12 , u0|mm_interconnect_0|cmd_mux_005|src_payload~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~13 , u0|mm_interconnect_0|cmd_mux_005|src_payload~13, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[9]~feeder , u0|hex_digits_pio|data_out[9]~feeder, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[9] , u0|hex_digits_pio|data_out[9], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[9] , u0|hex_digits_pio|readdata[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[9] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux_013|saved_grant[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|WideOr1~0 , u0|mm_interconnect_0|cmd_mux_013|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|WideOr1 , u0|mm_interconnect_0|cmd_mux_013|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_013|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|packet_in_progress , u0|mm_interconnect_0|cmd_mux_013|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_data[67] , u0|mm_interconnect_0|cmd_mux_013|src_data[67], lab7, 1
instance = comp, \u0|leds_pio|always0~0 , u0|leds_pio|always0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[0]~2 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent|cp_ready~0 , u0|mm_interconnect_0|leds_pio_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent|cp_ready~1 , u0|mm_interconnect_0|leds_pio_s1_agent|cp_ready~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|update_grant~0 , u0|mm_interconnect_0|cmd_mux_013|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|update_grant~1 , u0|mm_interconnect_0|cmd_mux_013|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_013|saved_grant[0], lab7, 1
instance = comp, \u0|leds_pio|Equal0~0 , u0|leds_pio|Equal0~0, lab7, 1
instance = comp, \u0|leds_pio|data_out[9]~feeder , u0|leds_pio|data_out[9]~feeder, lab7, 1
instance = comp, \u0|leds_pio|always0~1 , u0|leds_pio|always0~1, lab7, 1
instance = comp, \u0|leds_pio|data_out[9] , u0|leds_pio|data_out[9], lab7, 1
instance = comp, \u0|leds_pio|readdata[9] , u0|leds_pio|readdata[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[9] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~61 , u0|mm_interconnect_0|rsp_mux|src_data[9]~61, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|update_grant~0 , u0|mm_interconnect_0|cmd_mux_015|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent|cp_ready~0 , u0|mm_interconnect_0|timer_0_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_valid~0 , u0|mm_interconnect_0|cmd_mux_015|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_valid~1 , u0|mm_interconnect_0|cmd_mux_015|src_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent|m0_write~3 , u0|mm_interconnect_0|timer_0_s1_agent|m0_write~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent|m0_write~2 , u0|mm_interconnect_0|timer_0_s1_agent|m0_write~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent|cp_ready~1 , u0|mm_interconnect_0|timer_0_s1_agent|cp_ready~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_015|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|packet_in_progress , u0|mm_interconnect_0|cmd_mux_015|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|WideOr1~0 , u0|mm_interconnect_0|cmd_mux_015|WideOr1~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~26 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[31] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[31], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~24 , u0|vga_text_mode_controller_0|Palette~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][10]~feeder , u0|vga_text_mode_controller_0|Palette[3][10]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~1 , u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[3] , u0|nios2_gen2_0|cpu|d_byteenable[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~0 , u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[2] , u0|nios2_gen2_0|cpu|d_byteenable[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|Add0~0 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|Add0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter~1 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter[1] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~1 , u0|vga_text_mode_controller_0|Palette~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~2 , u0|vga_text_mode_controller_0|Palette~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][14]~10 , u0|vga_text_mode_controller_0|Palette[5][14]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][14]~11 , u0|vga_text_mode_controller_0|Palette[5][14]~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Decoder0~3 , u0|vga_text_mode_controller_0|Decoder0~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][11]~19 , u0|vga_text_mode_controller_0|Palette[3][11]~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][10] , u0|vga_text_mode_controller_0|Palette[3][10], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Decoder0~1 , u0|vga_text_mode_controller_0|Decoder0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][11]~16 , u0|vga_text_mode_controller_0|Palette[2][11]~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][10] , u0|vga_text_mode_controller_0|Palette[2][10], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][14]~18 , u0|vga_text_mode_controller_0|Palette[0][14]~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][10] , u0|vga_text_mode_controller_0|Palette[0][10], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Decoder0~2 , u0|vga_text_mode_controller_0|Decoder0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][10]~17 , u0|vga_text_mode_controller_0|Palette[1][10]~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][10] , u0|vga_text_mode_controller_0|Palette[1][10], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux21~2 , u0|vga_text_mode_controller_0|Mux21~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux21~3 , u0|vga_text_mode_controller_0|Mux21~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][10]~feeder , u0|vga_text_mode_controller_0|Palette[6][10]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Decoder0~5 , u0|vga_text_mode_controller_0|Decoder0~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][15]~13 , u0|vga_text_mode_controller_0|Palette[6][15]~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][10] , u0|vga_text_mode_controller_0|Palette[6][10], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][11]~14 , u0|vga_text_mode_controller_0|Palette[4][11]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][10] , u0|vga_text_mode_controller_0|Palette[4][10], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux21~0 , u0|vga_text_mode_controller_0|Mux21~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Decoder0~6 , u0|vga_text_mode_controller_0|Decoder0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][11]~15 , u0|vga_text_mode_controller_0|Palette[7][11]~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][10] , u0|vga_text_mode_controller_0|Palette[7][10], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][10]~feeder , u0|vga_text_mode_controller_0|Palette[5][10]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Decoder0~4 , u0|vga_text_mode_controller_0|Decoder0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][14]~12 , u0|vga_text_mode_controller_0|Palette[5][14]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][10] , u0|vga_text_mode_controller_0|Palette[5][10], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux21~1 , u0|vga_text_mode_controller_0|Mux21~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux21~4 , u0|vga_text_mode_controller_0|Mux21~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[0]~0 , u0|vga_text_mode_controller_0|buffer_readout[0]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[10] , u0|vga_text_mode_controller_0|buffer_readout[10], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|mem_write~2 , u0|vga_text_mode_controller_0|mem_write~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|mem_write~3 , u0|vga_text_mode_controller_0|mem_write~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|clkdiv~0 , u0|vga_text_mode_controller_0|vga0|clkdiv~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|clkdiv , u0|vga_text_mode_controller_0|vga0|clkdiv, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|clkdiv~clkctrl , u0|vga_text_mode_controller_0|vga0|clkdiv~clkctrl, lab7, 1
instance = comp, \~GND , ~GND, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|Add1~0 , u0|vga_text_mode_controller_0|vga0|Add1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|vc~0 , u0|vga_text_mode_controller_0|vga0|vc~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|Add0~0 , u0|vga_text_mode_controller_0|vga0|Add0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|hc[0] , u0|vga_text_mode_controller_0|vga0|hc[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|Add0~2 , u0|vga_text_mode_controller_0|vga0|Add0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|hc[1] , u0|vga_text_mode_controller_0|vga0|hc[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|Add0~4 , u0|vga_text_mode_controller_0|vga0|Add0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|hc[2] , u0|vga_text_mode_controller_0|vga0|hc[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|Add0~6 , u0|vga_text_mode_controller_0|vga0|Add0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|hc[3] , u0|vga_text_mode_controller_0|vga0|hc[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|Add0~8 , u0|vga_text_mode_controller_0|vga0|Add0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|hc[4] , u0|vga_text_mode_controller_0|vga0|hc[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|Add0~10 , u0|vga_text_mode_controller_0|vga0|Add0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|hc~0 , u0|vga_text_mode_controller_0|vga0|hc~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|hc[5] , u0|vga_text_mode_controller_0|vga0|hc[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|Add0~12 , u0|vga_text_mode_controller_0|vga0|Add0~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|hc[6] , u0|vga_text_mode_controller_0|vga0|hc[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|Add0~14 , u0|vga_text_mode_controller_0|vga0|Add0~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|hc[7] , u0|vga_text_mode_controller_0|vga0|hc[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|Add0~16 , u0|vga_text_mode_controller_0|vga0|Add0~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|hc~2 , u0|vga_text_mode_controller_0|vga0|hc~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|hc[8] , u0|vga_text_mode_controller_0|vga0|hc[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|Equal0~1 , u0|vga_text_mode_controller_0|vga0|Equal0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|Add0~18 , u0|vga_text_mode_controller_0|vga0|Add0~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|hc~1 , u0|vga_text_mode_controller_0|vga0|hc~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|hc[9] , u0|vga_text_mode_controller_0|vga0|hc[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|Equal0~0 , u0|vga_text_mode_controller_0|vga0|Equal0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|Equal0~2 , u0|vga_text_mode_controller_0|vga0|Equal0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|vc[0] , u0|vga_text_mode_controller_0|vga0|vc[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|Add1~2 , u0|vga_text_mode_controller_0|vga0|Add1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|vc[1] , u0|vga_text_mode_controller_0|vga0|vc[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|Add1~4 , u0|vga_text_mode_controller_0|vga0|Add1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|vc~2 , u0|vga_text_mode_controller_0|vga0|vc~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|vc[2] , u0|vga_text_mode_controller_0|vga0|vc[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|Equal1~1 , u0|vga_text_mode_controller_0|vga0|Equal1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|Add1~10 , u0|vga_text_mode_controller_0|vga0|Add1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|Add1~12 , u0|vga_text_mode_controller_0|vga0|Add1~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|vc[6] , u0|vga_text_mode_controller_0|vga0|vc[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|Add1~14 , u0|vga_text_mode_controller_0|vga0|Add1~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|vc[7] , u0|vga_text_mode_controller_0|vga0|vc[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|Add1~16 , u0|vga_text_mode_controller_0|vga0|Add1~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|vc[8] , u0|vga_text_mode_controller_0|vga0|vc[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|Add1~18 , u0|vga_text_mode_controller_0|vga0|Add1~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|vc~3 , u0|vga_text_mode_controller_0|vga0|vc~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|vc[9] , u0|vga_text_mode_controller_0|vga0|vc[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|Equal1~0 , u0|vga_text_mode_controller_0|vga0|Equal1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|Equal1~2 , u0|vga_text_mode_controller_0|vga0|Equal1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|Add1~6 , u0|vga_text_mode_controller_0|vga0|Add1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|vc~1 , u0|vga_text_mode_controller_0|vga0|vc~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|vc[3] , u0|vga_text_mode_controller_0|vga0|vc[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|Add1~8 , u0|vga_text_mode_controller_0|vga0|Add1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|vc[4] , u0|vga_text_mode_controller_0|vga0|vc[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|vc[5] , u0|vga_text_mode_controller_0|vga0|vc[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vram_addr[0]~7 , u0|vga_text_mode_controller_0|vram_addr[0]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vram_addr[0] , u0|vga_text_mode_controller_0|vram_addr[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vram_addr[1]~9 , u0|vga_text_mode_controller_0|vram_addr[1]~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vram_addr[1] , u0|vga_text_mode_controller_0|vram_addr[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add0~0 , u0|vga_text_mode_controller_0|Add0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vram_addr[2]~11 , u0|vga_text_mode_controller_0|vram_addr[2]~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vram_addr[2] , u0|vga_text_mode_controller_0|vram_addr[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add0~2 , u0|vga_text_mode_controller_0|Add0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vram_addr[3]~13 , u0|vga_text_mode_controller_0|vram_addr[3]~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vram_addr[3] , u0|vga_text_mode_controller_0|vram_addr[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add0~4 , u0|vga_text_mode_controller_0|Add0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vram_addr[4]~15 , u0|vga_text_mode_controller_0|vram_addr[4]~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vram_addr[4] , u0|vga_text_mode_controller_0|vram_addr[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add0~6 , u0|vga_text_mode_controller_0|Add0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vram_addr[5]~17 , u0|vga_text_mode_controller_0|vram_addr[5]~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vram_addr[5] , u0|vga_text_mode_controller_0|vram_addr[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add0~8 , u0|vga_text_mode_controller_0|Add0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vram_addr[6]~19 , u0|vga_text_mode_controller_0|vram_addr[6]~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vram_addr[6] , u0|vga_text_mode_controller_0|vram_addr[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~1 , u0|mm_interconnect_0|router_001|Equal1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal2~0 , u0|mm_interconnect_0|router_001|Equal2~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src15_valid~2 , u0|mm_interconnect_0|cmd_demux_001|src15_valid~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_valid~2 , u0|mm_interconnect_0|cmd_mux_016|src_valid~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_016|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_data[67] , u0|mm_interconnect_0|cmd_mux_016|src_data[67], lab7, 1
instance = comp, \u0|spi_0|p1_wr_strobe~1 , u0|spi_0|p1_wr_strobe~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~2 , u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[0] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|spi_0|p1_wr_strobe~0 , u0|spi_0|p1_wr_strobe~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~1 , u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[1] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|uav_waitrequest~0 , u0|mm_interconnect_0|spi_0_spi_control_port_translator|uav_waitrequest~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_016|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|packet_in_progress , u0|mm_interconnect_0|cmd_mux_016|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|update_grant~0 , u0|mm_interconnect_0|cmd_mux_016|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|update_grant~1 , u0|mm_interconnect_0|cmd_mux_016|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_016|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_016|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_016|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|WideOr1~1 , u0|mm_interconnect_0|cmd_mux_016|WideOr1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~0 , u0|mm_interconnect_0|router|Equal2~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|WideOr1~0 , u0|mm_interconnect_0|cmd_mux_016|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|WideOr1 , u0|mm_interconnect_0|cmd_mux_016|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|write~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_016|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_016|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_data[39] , u0|mm_interconnect_0|cmd_mux_016|src_data[39], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_data[38] , u0|mm_interconnect_0|cmd_mux_016|src_data[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_data[40] , u0|mm_interconnect_0|cmd_mux_016|src_data[40], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[15]~16 , u0|spi_0|p1_data_to_cpu[15]~16, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_payload~12 , u0|mm_interconnect_0|cmd_mux_016|src_payload~12, lab7, 1
instance = comp, \u0|spi_0|p1_wr_strobe~2 , u0|spi_0|p1_wr_strobe~2, lab7, 1
instance = comp, \u0|spi_0|wr_strobe , u0|spi_0|wr_strobe, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_wr_strobe , u0|spi_0|endofpacketvalue_wr_strobe, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[12] , u0|spi_0|endofpacketvalue_reg[12], lab7, 1
instance = comp, \u0|spi_0|slaveselect_wr_strobe~0 , u0|spi_0|slaveselect_wr_strobe~0, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[12] , u0|spi_0|spi_slave_select_holding_reg[12], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[12]~feeder , u0|spi_0|spi_slave_select_reg[12]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_payload~0 , u0|mm_interconnect_0|cmd_mux_016|src_payload~0, lab7, 1
instance = comp, \u0|spi_0|p1_data_wr_strobe~0 , u0|spi_0|p1_data_wr_strobe~0, lab7, 1
instance = comp, \u0|spi_0|p1_data_wr_strobe , u0|spi_0|p1_data_wr_strobe, lab7, 1
instance = comp, \u0|spi_0|data_wr_strobe , u0|spi_0|data_wr_strobe, lab7, 1
instance = comp, \u0|spi_0|p1_slowcount[0]~1 , u0|spi_0|p1_slowcount[0]~1, lab7, 1
instance = comp, \u0|spi_0|slowcount[0] , u0|spi_0|slowcount[0], lab7, 1
instance = comp, \u0|spi_0|p1_slowcount[1]~3 , u0|spi_0|p1_slowcount[1]~3, lab7, 1
instance = comp, \u0|spi_0|slowcount[1] , u0|spi_0|slowcount[1], lab7, 1
instance = comp, \u0|spi_0|Add0~1 , u0|spi_0|Add0~1, lab7, 1
instance = comp, \u0|spi_0|p1_slowcount[2]~2 , u0|spi_0|p1_slowcount[2]~2, lab7, 1
instance = comp, \u0|spi_0|slowcount[2] , u0|spi_0|slowcount[2], lab7, 1
instance = comp, \u0|spi_0|Add0~0 , u0|spi_0|Add0~0, lab7, 1
instance = comp, \u0|spi_0|p1_slowcount[3]~0 , u0|spi_0|p1_slowcount[3]~0, lab7, 1
instance = comp, \u0|spi_0|slowcount[3] , u0|spi_0|slowcount[3], lab7, 1
instance = comp, \u0|spi_0|Equal2~0 , u0|spi_0|Equal2~0, lab7, 1
instance = comp, \u0|spi_0|Add1~0 , u0|spi_0|Add1~0, lab7, 1
instance = comp, \u0|spi_0|always11~0 , u0|spi_0|always11~0, lab7, 1
instance = comp, \u0|spi_0|state[0] , u0|spi_0|state[0], lab7, 1
instance = comp, \u0|spi_0|Add1~2 , u0|spi_0|Add1~2, lab7, 1
instance = comp, \u0|spi_0|state~1 , u0|spi_0|state~1, lab7, 1
instance = comp, \u0|spi_0|state[1] , u0|spi_0|state[1], lab7, 1
instance = comp, \u0|spi_0|Add1~4 , u0|spi_0|Add1~4, lab7, 1
instance = comp, \u0|spi_0|state[2] , u0|spi_0|state[2], lab7, 1
instance = comp, \u0|spi_0|Add1~6 , u0|spi_0|Add1~6, lab7, 1
instance = comp, \u0|spi_0|state[3] , u0|spi_0|state[3], lab7, 1
instance = comp, \u0|spi_0|Equal9~0 , u0|spi_0|Equal9~0, lab7, 1
instance = comp, \u0|spi_0|Add1~8 , u0|spi_0|Add1~8, lab7, 1
instance = comp, \u0|spi_0|state~0 , u0|spi_0|state~0, lab7, 1
instance = comp, \u0|spi_0|state[4] , u0|spi_0|state[4], lab7, 1
instance = comp, \u0|spi_0|transmitting~0 , u0|spi_0|transmitting~0, lab7, 1
instance = comp, \u0|spi_0|transmitting~1 , u0|spi_0|transmitting~1, lab7, 1
instance = comp, \u0|spi_0|transmitting , u0|spi_0|transmitting, lab7, 1
instance = comp, \u0|spi_0|tx_holding_primed~0 , u0|spi_0|tx_holding_primed~0, lab7, 1
instance = comp, \u0|spi_0|tx_holding_primed , u0|spi_0|tx_holding_primed, lab7, 1
instance = comp, \u0|spi_0|write_shift_reg~0 , u0|spi_0|write_shift_reg~0, lab7, 1
instance = comp, \u0|spi_0|control_wr_strobe , u0|spi_0|control_wr_strobe, lab7, 1
instance = comp, \u0|spi_0|SSO_reg , u0|spi_0|SSO_reg, lab7, 1
instance = comp, \u0|spi_0|always6~0 , u0|spi_0|always6~0, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[12] , u0|spi_0|spi_slave_select_reg[12], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[12]~18 , u0|spi_0|p1_data_to_cpu[12]~18, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[12] , u0|spi_0|data_to_cpu[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[12] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_data[39] , u0|mm_interconnect_0|cmd_mux_015|src_data[39], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_data[38] , u0|mm_interconnect_0|cmd_mux_015|src_data[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_data[40] , u0|mm_interconnect_0|cmd_mux_015|src_data[40], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_data[41] , u0|mm_interconnect_0|cmd_mux_015|src_data[41], lab7, 1
instance = comp, \u0|timer_0|Equal2~0 , u0|timer_0|Equal2~0, lab7, 1
instance = comp, \u0|timer_0|Equal1~0 , u0|timer_0|Equal1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~7 , u0|mm_interconnect_0|cmd_mux_015|src_payload~7, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_wr_strobe , u0|timer_0|period_halfword_0_wr_strobe, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[12] , u0|timer_0|period_halfword_0_register[12], lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[12]~feeder , u0|timer_0|period_halfword_1_register[12]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_wr_strobe , u0|timer_0|period_halfword_1_wr_strobe, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[12] , u0|timer_0|period_halfword_1_register[12], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[12]~37 , u0|timer_0|read_mux_out[12]~37, lab7, 1
instance = comp, \u0|timer_0|Equal7~0 , u0|timer_0|Equal7~0, lab7, 1
instance = comp, \u0|timer_0|internal_counter[0]~64 , u0|timer_0|internal_counter[0]~64, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~0 , u0|mm_interconnect_0|cmd_mux_015|src_payload~0, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[0]~0 , u0|timer_0|period_halfword_0_register[0]~0, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[0] , u0|timer_0|period_halfword_0_register[0], lab7, 1
instance = comp, \u0|timer_0|force_reload~0 , u0|timer_0|force_reload~0, lab7, 1
instance = comp, \u0|timer_0|force_reload~1 , u0|timer_0|force_reload~1, lab7, 1
instance = comp, \u0|timer_0|force_reload , u0|timer_0|force_reload, lab7, 1
instance = comp, \u0|timer_0|Equal0~0 , u0|timer_0|Equal0~0, lab7, 1
instance = comp, \u0|timer_0|Equal0~2 , u0|timer_0|Equal0~2, lab7, 1
instance = comp, \u0|timer_0|Equal0~3 , u0|timer_0|Equal0~3, lab7, 1
instance = comp, \u0|timer_0|Equal0~1 , u0|timer_0|Equal0~1, lab7, 1
instance = comp, \u0|timer_0|Equal0~4 , u0|timer_0|Equal0~4, lab7, 1
instance = comp, \u0|timer_0|Equal0~8 , u0|timer_0|Equal0~8, lab7, 1
instance = comp, \u0|timer_0|Equal0~5 , u0|timer_0|Equal0~5, lab7, 1
instance = comp, \u0|timer_0|Equal0~7 , u0|timer_0|Equal0~7, lab7, 1
instance = comp, \u0|timer_0|Equal0~6 , u0|timer_0|Equal0~6, lab7, 1
instance = comp, \u0|timer_0|Equal0~9 , u0|timer_0|Equal0~9, lab7, 1
instance = comp, \u0|timer_0|internal_counter[60]~184 , u0|timer_0|internal_counter[60]~184, lab7, 1
instance = comp, \u0|timer_0|internal_counter[61]~186 , u0|timer_0|internal_counter[61]~186, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~8 , u0|mm_interconnect_0|cmd_mux_015|src_payload~8, lab7, 1
instance = comp, \u0|timer_0|Equal4~0 , u0|timer_0|Equal4~0, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_wr_strobe , u0|timer_0|period_halfword_3_wr_strobe, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[13] , u0|timer_0|period_halfword_3_register[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~1 , u0|mm_interconnect_0|cmd_mux_015|src_payload~1, lab7, 1
instance = comp, \u0|timer_0|Equal9~1 , u0|timer_0|Equal9~1, lab7, 1
instance = comp, \u0|timer_0|stop_strobe~0 , u0|timer_0|stop_strobe~0, lab7, 1
instance = comp, \u0|timer_0|control_register[1] , u0|timer_0|control_register[1], lab7, 1
instance = comp, \u0|timer_0|counter_is_running~0 , u0|timer_0|counter_is_running~0, lab7, 1
instance = comp, \u0|timer_0|counter_is_running~1 , u0|timer_0|counter_is_running~1, lab7, 1
instance = comp, \u0|timer_0|counter_is_running , u0|timer_0|counter_is_running, lab7, 1
instance = comp, \u0|timer_0|always0~1 , u0|timer_0|always0~1, lab7, 1
instance = comp, \u0|timer_0|internal_counter[61] , u0|timer_0|internal_counter[61], lab7, 1
instance = comp, \u0|timer_0|internal_counter[62]~188 , u0|timer_0|internal_counter[62]~188, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~9 , u0|mm_interconnect_0|cmd_mux_015|src_payload~9, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[14] , u0|timer_0|period_halfword_3_register[14], lab7, 1
instance = comp, \u0|timer_0|internal_counter[62] , u0|timer_0|internal_counter[62], lab7, 1
instance = comp, \u0|timer_0|internal_counter[63]~190 , u0|timer_0|internal_counter[63]~190, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~10 , u0|mm_interconnect_0|cmd_mux_015|src_payload~10, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[15] , u0|timer_0|period_halfword_3_register[15], lab7, 1
instance = comp, \u0|timer_0|internal_counter[63] , u0|timer_0|internal_counter[63], lab7, 1
instance = comp, \u0|timer_0|Equal0~18 , u0|timer_0|Equal0~18, lab7, 1
instance = comp, \u0|timer_0|Equal0~16 , u0|timer_0|Equal0~16, lab7, 1
instance = comp, \u0|timer_0|Equal0~17 , u0|timer_0|Equal0~17, lab7, 1
instance = comp, \u0|timer_0|Equal0~15 , u0|timer_0|Equal0~15, lab7, 1
instance = comp, \u0|timer_0|Equal0~19 , u0|timer_0|Equal0~19, lab7, 1
instance = comp, \u0|timer_0|Equal0~12 , u0|timer_0|Equal0~12, lab7, 1
instance = comp, \u0|timer_0|Equal0~13 , u0|timer_0|Equal0~13, lab7, 1
instance = comp, \u0|timer_0|Equal0~10 , u0|timer_0|Equal0~10, lab7, 1
instance = comp, \u0|timer_0|Equal0~11 , u0|timer_0|Equal0~11, lab7, 1
instance = comp, \u0|timer_0|Equal0~14 , u0|timer_0|Equal0~14, lab7, 1
instance = comp, \u0|timer_0|Equal0~20 , u0|timer_0|Equal0~20, lab7, 1
instance = comp, \u0|timer_0|always0~0 , u0|timer_0|always0~0, lab7, 1
instance = comp, \u0|timer_0|internal_counter[0] , u0|timer_0|internal_counter[0], lab7, 1
instance = comp, \u0|timer_0|internal_counter[1]~66 , u0|timer_0|internal_counter[1]~66, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[1]~1 , u0|timer_0|period_halfword_0_register[1]~1, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[1] , u0|timer_0|period_halfword_0_register[1], lab7, 1
instance = comp, \u0|timer_0|internal_counter[1] , u0|timer_0|internal_counter[1], lab7, 1
instance = comp, \u0|timer_0|internal_counter[2]~68 , u0|timer_0|internal_counter[2]~68, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~2 , u0|mm_interconnect_0|cmd_mux_015|src_payload~2, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[2]~2 , u0|timer_0|period_halfword_0_register[2]~2, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[2] , u0|timer_0|period_halfword_0_register[2], lab7, 1
instance = comp, \u0|timer_0|internal_counter[2] , u0|timer_0|internal_counter[2], lab7, 1
instance = comp, \u0|timer_0|internal_counter[3]~70 , u0|timer_0|internal_counter[3]~70, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~3 , u0|mm_interconnect_0|cmd_mux_015|src_payload~3, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[3]~3 , u0|timer_0|period_halfword_0_register[3]~3, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[3] , u0|timer_0|period_halfword_0_register[3], lab7, 1
instance = comp, \u0|timer_0|internal_counter[3] , u0|timer_0|internal_counter[3], lab7, 1
instance = comp, \u0|timer_0|internal_counter[4]~72 , u0|timer_0|internal_counter[4]~72, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~4 , u0|mm_interconnect_0|cmd_mux_015|src_payload~4, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[4]~feeder , u0|timer_0|period_halfword_0_register[4]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[4] , u0|timer_0|period_halfword_0_register[4], lab7, 1
instance = comp, \u0|timer_0|internal_counter[4] , u0|timer_0|internal_counter[4], lab7, 1
instance = comp, \u0|timer_0|internal_counter[5]~74 , u0|timer_0|internal_counter[5]~74, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[5]~feeder , u0|nios2_gen2_0|cpu|d_writedata[5]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[5] , u0|nios2_gen2_0|cpu|d_writedata[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~5 , u0|mm_interconnect_0|cmd_mux_015|src_payload~5, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[5] , u0|timer_0|period_halfword_0_register[5], lab7, 1
instance = comp, \u0|timer_0|internal_counter[5] , u0|timer_0|internal_counter[5], lab7, 1
instance = comp, \u0|timer_0|internal_counter[6]~76 , u0|timer_0|internal_counter[6]~76, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~15 , u0|mm_interconnect_0|cmd_mux_015|src_payload~15, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[6]~8 , u0|timer_0|period_halfword_0_register[6]~8, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[6] , u0|timer_0|period_halfword_0_register[6], lab7, 1
instance = comp, \u0|timer_0|internal_counter[6] , u0|timer_0|internal_counter[6], lab7, 1
instance = comp, \u0|timer_0|internal_counter[7]~78 , u0|timer_0|internal_counter[7]~78, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~14 , u0|mm_interconnect_0|cmd_mux_015|src_payload~14, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[7] , u0|timer_0|period_halfword_0_register[7], lab7, 1
instance = comp, \u0|timer_0|internal_counter[7] , u0|timer_0|internal_counter[7], lab7, 1
instance = comp, \u0|timer_0|internal_counter[8]~80 , u0|timer_0|internal_counter[8]~80, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~12 , u0|mm_interconnect_0|cmd_mux_015|src_payload~12, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[8]~6 , u0|timer_0|period_halfword_0_register[8]~6, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[8] , u0|timer_0|period_halfword_0_register[8], lab7, 1
instance = comp, \u0|timer_0|internal_counter[8] , u0|timer_0|internal_counter[8], lab7, 1
instance = comp, \u0|timer_0|internal_counter[9]~82 , u0|timer_0|internal_counter[9]~82, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~13 , u0|mm_interconnect_0|cmd_mux_015|src_payload~13, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[9]~7 , u0|timer_0|period_halfword_0_register[9]~7, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[9] , u0|timer_0|period_halfword_0_register[9], lab7, 1
instance = comp, \u0|timer_0|internal_counter[9] , u0|timer_0|internal_counter[9], lab7, 1
instance = comp, \u0|timer_0|internal_counter[10]~84 , u0|timer_0|internal_counter[10]~84, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~11 , u0|mm_interconnect_0|cmd_mux_015|src_payload~11, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[10] , u0|timer_0|period_halfword_0_register[10], lab7, 1
instance = comp, \u0|timer_0|internal_counter[10] , u0|timer_0|internal_counter[10], lab7, 1
instance = comp, \u0|timer_0|internal_counter[11]~86 , u0|timer_0|internal_counter[11]~86, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~6 , u0|mm_interconnect_0|cmd_mux_015|src_payload~6, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[11] , u0|timer_0|period_halfword_0_register[11], lab7, 1
instance = comp, \u0|timer_0|internal_counter[11] , u0|timer_0|internal_counter[11], lab7, 1
instance = comp, \u0|timer_0|internal_counter[12]~88 , u0|timer_0|internal_counter[12]~88, lab7, 1
instance = comp, \u0|timer_0|internal_counter[12] , u0|timer_0|internal_counter[12], lab7, 1
instance = comp, \u0|timer_0|internal_counter[13]~90 , u0|timer_0|internal_counter[13]~90, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[13] , u0|timer_0|period_halfword_0_register[13], lab7, 1
instance = comp, \u0|timer_0|internal_counter[13] , u0|timer_0|internal_counter[13], lab7, 1
instance = comp, \u0|timer_0|internal_counter[14]~92 , u0|timer_0|internal_counter[14]~92, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[14]~4 , u0|timer_0|period_halfword_0_register[14]~4, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[14] , u0|timer_0|period_halfword_0_register[14], lab7, 1
instance = comp, \u0|timer_0|internal_counter[14] , u0|timer_0|internal_counter[14], lab7, 1
instance = comp, \u0|timer_0|internal_counter[15]~94 , u0|timer_0|internal_counter[15]~94, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[15]~5 , u0|timer_0|period_halfword_0_register[15]~5, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[15] , u0|timer_0|period_halfword_0_register[15], lab7, 1
instance = comp, \u0|timer_0|internal_counter[15] , u0|timer_0|internal_counter[15], lab7, 1
instance = comp, \u0|timer_0|internal_counter[16]~96 , u0|timer_0|internal_counter[16]~96, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[0] , u0|timer_0|period_halfword_1_register[0], lab7, 1
instance = comp, \u0|timer_0|internal_counter[16] , u0|timer_0|internal_counter[16], lab7, 1
instance = comp, \u0|timer_0|internal_counter[17]~98 , u0|timer_0|internal_counter[17]~98, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[1] , u0|timer_0|period_halfword_1_register[1], lab7, 1
instance = comp, \u0|timer_0|internal_counter[17] , u0|timer_0|internal_counter[17], lab7, 1
instance = comp, \u0|timer_0|internal_counter[18]~100 , u0|timer_0|internal_counter[18]~100, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[2] , u0|timer_0|period_halfword_1_register[2], lab7, 1
instance = comp, \u0|timer_0|internal_counter[18] , u0|timer_0|internal_counter[18], lab7, 1
instance = comp, \u0|timer_0|internal_counter[19]~102 , u0|timer_0|internal_counter[19]~102, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[3] , u0|timer_0|period_halfword_1_register[3], lab7, 1
instance = comp, \u0|timer_0|internal_counter[19] , u0|timer_0|internal_counter[19], lab7, 1
instance = comp, \u0|timer_0|internal_counter[20]~104 , u0|timer_0|internal_counter[20]~104, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[4] , u0|timer_0|period_halfword_1_register[4], lab7, 1
instance = comp, \u0|timer_0|internal_counter[20] , u0|timer_0|internal_counter[20], lab7, 1
instance = comp, \u0|timer_0|internal_counter[21]~106 , u0|timer_0|internal_counter[21]~106, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[5]~feeder , u0|timer_0|period_halfword_1_register[5]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[5] , u0|timer_0|period_halfword_1_register[5], lab7, 1
instance = comp, \u0|timer_0|internal_counter[21] , u0|timer_0|internal_counter[21], lab7, 1
instance = comp, \u0|timer_0|internal_counter[22]~108 , u0|timer_0|internal_counter[22]~108, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[6] , u0|timer_0|period_halfword_1_register[6], lab7, 1
instance = comp, \u0|timer_0|internal_counter[22] , u0|timer_0|internal_counter[22], lab7, 1
instance = comp, \u0|timer_0|internal_counter[23]~110 , u0|timer_0|internal_counter[23]~110, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[7]~feeder , u0|timer_0|period_halfword_1_register[7]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[7] , u0|timer_0|period_halfword_1_register[7], lab7, 1
instance = comp, \u0|timer_0|internal_counter[23] , u0|timer_0|internal_counter[23], lab7, 1
instance = comp, \u0|timer_0|internal_counter[24]~112 , u0|timer_0|internal_counter[24]~112, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[8] , u0|timer_0|period_halfword_1_register[8], lab7, 1
instance = comp, \u0|timer_0|internal_counter[24] , u0|timer_0|internal_counter[24], lab7, 1
instance = comp, \u0|timer_0|internal_counter[25]~114 , u0|timer_0|internal_counter[25]~114, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[9] , u0|timer_0|period_halfword_1_register[9], lab7, 1
instance = comp, \u0|timer_0|internal_counter[25] , u0|timer_0|internal_counter[25], lab7, 1
instance = comp, \u0|timer_0|internal_counter[26]~116 , u0|timer_0|internal_counter[26]~116, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[10]~feeder , u0|timer_0|period_halfword_1_register[10]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[10] , u0|timer_0|period_halfword_1_register[10], lab7, 1
instance = comp, \u0|timer_0|internal_counter[26] , u0|timer_0|internal_counter[26], lab7, 1
instance = comp, \u0|timer_0|internal_counter[27]~118 , u0|timer_0|internal_counter[27]~118, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[11]~feeder , u0|timer_0|period_halfword_1_register[11]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[11] , u0|timer_0|period_halfword_1_register[11], lab7, 1
instance = comp, \u0|timer_0|internal_counter[27] , u0|timer_0|internal_counter[27], lab7, 1
instance = comp, \u0|timer_0|internal_counter[28]~120 , u0|timer_0|internal_counter[28]~120, lab7, 1
instance = comp, \u0|timer_0|internal_counter[28] , u0|timer_0|internal_counter[28], lab7, 1
instance = comp, \u0|timer_0|internal_counter[29]~122 , u0|timer_0|internal_counter[29]~122, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[13]~feeder , u0|timer_0|period_halfword_1_register[13]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[13] , u0|timer_0|period_halfword_1_register[13], lab7, 1
instance = comp, \u0|timer_0|internal_counter[29] , u0|timer_0|internal_counter[29], lab7, 1
instance = comp, \u0|timer_0|internal_counter[30]~124 , u0|timer_0|internal_counter[30]~124, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[14] , u0|timer_0|period_halfword_1_register[14], lab7, 1
instance = comp, \u0|timer_0|internal_counter[30] , u0|timer_0|internal_counter[30], lab7, 1
instance = comp, \u0|timer_0|internal_counter[31]~126 , u0|timer_0|internal_counter[31]~126, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[15] , u0|timer_0|period_halfword_1_register[15], lab7, 1
instance = comp, \u0|timer_0|internal_counter[31] , u0|timer_0|internal_counter[31], lab7, 1
instance = comp, \u0|timer_0|internal_counter[32]~128 , u0|timer_0|internal_counter[32]~128, lab7, 1
instance = comp, \u0|timer_0|Equal3~0 , u0|timer_0|Equal3~0, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_wr_strobe , u0|timer_0|period_halfword_2_wr_strobe, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[0] , u0|timer_0|period_halfword_2_register[0], lab7, 1
instance = comp, \u0|timer_0|internal_counter[32] , u0|timer_0|internal_counter[32], lab7, 1
instance = comp, \u0|timer_0|internal_counter[33]~130 , u0|timer_0|internal_counter[33]~130, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[1] , u0|timer_0|period_halfword_2_register[1], lab7, 1
instance = comp, \u0|timer_0|internal_counter[33] , u0|timer_0|internal_counter[33], lab7, 1
instance = comp, \u0|timer_0|internal_counter[34]~132 , u0|timer_0|internal_counter[34]~132, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[2] , u0|timer_0|period_halfword_2_register[2], lab7, 1
instance = comp, \u0|timer_0|internal_counter[34] , u0|timer_0|internal_counter[34], lab7, 1
instance = comp, \u0|timer_0|internal_counter[35]~134 , u0|timer_0|internal_counter[35]~134, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[3] , u0|timer_0|period_halfword_2_register[3], lab7, 1
instance = comp, \u0|timer_0|internal_counter[35] , u0|timer_0|internal_counter[35], lab7, 1
instance = comp, \u0|timer_0|internal_counter[36]~136 , u0|timer_0|internal_counter[36]~136, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[4] , u0|timer_0|period_halfword_2_register[4], lab7, 1
instance = comp, \u0|timer_0|internal_counter[36] , u0|timer_0|internal_counter[36], lab7, 1
instance = comp, \u0|timer_0|internal_counter[37]~138 , u0|timer_0|internal_counter[37]~138, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[5] , u0|timer_0|period_halfword_2_register[5], lab7, 1
instance = comp, \u0|timer_0|internal_counter[37] , u0|timer_0|internal_counter[37], lab7, 1
instance = comp, \u0|timer_0|internal_counter[38]~140 , u0|timer_0|internal_counter[38]~140, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[6] , u0|timer_0|period_halfword_2_register[6], lab7, 1
instance = comp, \u0|timer_0|internal_counter[38] , u0|timer_0|internal_counter[38], lab7, 1
instance = comp, \u0|timer_0|internal_counter[39]~142 , u0|timer_0|internal_counter[39]~142, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[7] , u0|timer_0|period_halfword_2_register[7], lab7, 1
instance = comp, \u0|timer_0|internal_counter[39] , u0|timer_0|internal_counter[39], lab7, 1
instance = comp, \u0|timer_0|internal_counter[40]~144 , u0|timer_0|internal_counter[40]~144, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[8] , u0|timer_0|period_halfword_2_register[8], lab7, 1
instance = comp, \u0|timer_0|internal_counter[40] , u0|timer_0|internal_counter[40], lab7, 1
instance = comp, \u0|timer_0|internal_counter[41]~146 , u0|timer_0|internal_counter[41]~146, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[9] , u0|timer_0|period_halfword_2_register[9], lab7, 1
instance = comp, \u0|timer_0|internal_counter[41] , u0|timer_0|internal_counter[41], lab7, 1
instance = comp, \u0|timer_0|internal_counter[42]~148 , u0|timer_0|internal_counter[42]~148, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[10] , u0|timer_0|period_halfword_2_register[10], lab7, 1
instance = comp, \u0|timer_0|internal_counter[42] , u0|timer_0|internal_counter[42], lab7, 1
instance = comp, \u0|timer_0|internal_counter[43]~150 , u0|timer_0|internal_counter[43]~150, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[11] , u0|timer_0|period_halfword_2_register[11], lab7, 1
instance = comp, \u0|timer_0|internal_counter[43] , u0|timer_0|internal_counter[43], lab7, 1
instance = comp, \u0|timer_0|internal_counter[44]~152 , u0|timer_0|internal_counter[44]~152, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[12] , u0|timer_0|period_halfword_2_register[12], lab7, 1
instance = comp, \u0|timer_0|internal_counter[44] , u0|timer_0|internal_counter[44], lab7, 1
instance = comp, \u0|timer_0|internal_counter[45]~154 , u0|timer_0|internal_counter[45]~154, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[13] , u0|timer_0|period_halfword_2_register[13], lab7, 1
instance = comp, \u0|timer_0|internal_counter[45] , u0|timer_0|internal_counter[45], lab7, 1
instance = comp, \u0|timer_0|internal_counter[46]~156 , u0|timer_0|internal_counter[46]~156, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[14] , u0|timer_0|period_halfword_2_register[14], lab7, 1
instance = comp, \u0|timer_0|internal_counter[46] , u0|timer_0|internal_counter[46], lab7, 1
instance = comp, \u0|timer_0|internal_counter[47]~158 , u0|timer_0|internal_counter[47]~158, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[15] , u0|timer_0|period_halfword_2_register[15], lab7, 1
instance = comp, \u0|timer_0|internal_counter[47] , u0|timer_0|internal_counter[47], lab7, 1
instance = comp, \u0|timer_0|internal_counter[48]~160 , u0|timer_0|internal_counter[48]~160, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[0] , u0|timer_0|period_halfword_3_register[0], lab7, 1
instance = comp, \u0|timer_0|internal_counter[48] , u0|timer_0|internal_counter[48], lab7, 1
instance = comp, \u0|timer_0|internal_counter[49]~162 , u0|timer_0|internal_counter[49]~162, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[1] , u0|timer_0|period_halfword_3_register[1], lab7, 1
instance = comp, \u0|timer_0|internal_counter[49] , u0|timer_0|internal_counter[49], lab7, 1
instance = comp, \u0|timer_0|internal_counter[50]~164 , u0|timer_0|internal_counter[50]~164, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[2]~feeder , u0|timer_0|period_halfword_3_register[2]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[2] , u0|timer_0|period_halfword_3_register[2], lab7, 1
instance = comp, \u0|timer_0|internal_counter[50] , u0|timer_0|internal_counter[50], lab7, 1
instance = comp, \u0|timer_0|internal_counter[51]~166 , u0|timer_0|internal_counter[51]~166, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[3]~feeder , u0|timer_0|period_halfword_3_register[3]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[3] , u0|timer_0|period_halfword_3_register[3], lab7, 1
instance = comp, \u0|timer_0|internal_counter[51] , u0|timer_0|internal_counter[51], lab7, 1
instance = comp, \u0|timer_0|internal_counter[52]~168 , u0|timer_0|internal_counter[52]~168, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[4] , u0|timer_0|period_halfword_3_register[4], lab7, 1
instance = comp, \u0|timer_0|internal_counter[52] , u0|timer_0|internal_counter[52], lab7, 1
instance = comp, \u0|timer_0|internal_counter[53]~170 , u0|timer_0|internal_counter[53]~170, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[5] , u0|timer_0|period_halfword_3_register[5], lab7, 1
instance = comp, \u0|timer_0|internal_counter[53] , u0|timer_0|internal_counter[53], lab7, 1
instance = comp, \u0|timer_0|internal_counter[54]~172 , u0|timer_0|internal_counter[54]~172, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[6] , u0|timer_0|period_halfword_3_register[6], lab7, 1
instance = comp, \u0|timer_0|internal_counter[54] , u0|timer_0|internal_counter[54], lab7, 1
instance = comp, \u0|timer_0|internal_counter[55]~174 , u0|timer_0|internal_counter[55]~174, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[7] , u0|timer_0|period_halfword_3_register[7], lab7, 1
instance = comp, \u0|timer_0|internal_counter[55] , u0|timer_0|internal_counter[55], lab7, 1
instance = comp, \u0|timer_0|internal_counter[56]~176 , u0|timer_0|internal_counter[56]~176, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[8] , u0|timer_0|period_halfword_3_register[8], lab7, 1
instance = comp, \u0|timer_0|internal_counter[56] , u0|timer_0|internal_counter[56], lab7, 1
instance = comp, \u0|timer_0|internal_counter[57]~178 , u0|timer_0|internal_counter[57]~178, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[9] , u0|timer_0|period_halfword_3_register[9], lab7, 1
instance = comp, \u0|timer_0|internal_counter[57] , u0|timer_0|internal_counter[57], lab7, 1
instance = comp, \u0|timer_0|internal_counter[58]~180 , u0|timer_0|internal_counter[58]~180, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[10] , u0|timer_0|period_halfword_3_register[10], lab7, 1
instance = comp, \u0|timer_0|internal_counter[58] , u0|timer_0|internal_counter[58], lab7, 1
instance = comp, \u0|timer_0|internal_counter[59]~182 , u0|timer_0|internal_counter[59]~182, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[11] , u0|timer_0|period_halfword_3_register[11], lab7, 1
instance = comp, \u0|timer_0|internal_counter[59] , u0|timer_0|internal_counter[59], lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[12] , u0|timer_0|period_halfword_3_register[12], lab7, 1
instance = comp, \u0|timer_0|internal_counter[60] , u0|timer_0|internal_counter[60], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[60]~feeder , u0|timer_0|counter_snapshot[60]~feeder, lab7, 1
instance = comp, \u0|timer_0|snap_strobe~0 , u0|timer_0|snap_strobe~0, lab7, 1
instance = comp, \u0|timer_0|snap_strobe~1 , u0|timer_0|snap_strobe~1, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[60] , u0|timer_0|counter_snapshot[60], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[44] , u0|timer_0|counter_snapshot[44], lab7, 1
instance = comp, \u0|timer_0|Equal8~0 , u0|timer_0|Equal8~0, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[12]~40 , u0|timer_0|read_mux_out[12]~40, lab7, 1
instance = comp, \u0|timer_0|Equal6~0 , u0|timer_0|Equal6~0, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[28] , u0|timer_0|counter_snapshot[28], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[12] , u0|timer_0|counter_snapshot[12], lab7, 1
instance = comp, \u0|timer_0|Equal5~0 , u0|timer_0|Equal5~0, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[12]~39 , u0|timer_0|read_mux_out[12]~39, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[12]~38 , u0|timer_0|read_mux_out[12]~38, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[12]~41 , u0|timer_0|read_mux_out[12]~41, lab7, 1
instance = comp, \u0|timer_0|readdata[12] , u0|timer_0|readdata[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~68 , u0|mm_interconnect_0|rsp_mux|src_data[12]~68, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~15 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[12] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~65 , u0|mm_interconnect_0|rsp_mux|src_data[12]~65, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~66 , u0|mm_interconnect_0|rsp_mux|src_data[12]~66, lab7, 1
instance = comp, \u0|leds_pio|data_out[12]~feeder , u0|leds_pio|data_out[12]~feeder, lab7, 1
instance = comp, \u0|leds_pio|data_out[12] , u0|leds_pio|data_out[12], lab7, 1
instance = comp, \u0|leds_pio|readdata[12] , u0|leds_pio|readdata[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[12] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[12], lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[12] , u0|hex_digits_pio|data_out[12], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[12] , u0|hex_digits_pio|readdata[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[12] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~67 , u0|mm_interconnect_0|rsp_mux|src_data[12]~67, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~28 , u0|vga_text_mode_controller_0|Palette~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][12] , u0|vga_text_mode_controller_0|Palette[0][12], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][12] , u0|vga_text_mode_controller_0|Palette[1][12], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux19~2 , u0|vga_text_mode_controller_0|Mux19~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][12] , u0|vga_text_mode_controller_0|Palette[3][12], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][12] , u0|vga_text_mode_controller_0|Palette[2][12], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux19~3 , u0|vga_text_mode_controller_0|Mux19~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][12] , u0|vga_text_mode_controller_0|Palette[6][12], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][12] , u0|vga_text_mode_controller_0|Palette[4][12], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux19~0 , u0|vga_text_mode_controller_0|Mux19~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][12] , u0|vga_text_mode_controller_0|Palette[5][12], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][12] , u0|vga_text_mode_controller_0|Palette[7][12], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux19~1 , u0|vga_text_mode_controller_0|Mux19~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux19~4 , u0|vga_text_mode_controller_0|Mux19~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[12] , u0|vga_text_mode_controller_0|buffer_readout[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~15 , u0|mm_interconnect_0|cmd_mux_003|src_payload~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[13] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~14 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~17 , u0|mm_interconnect_0|cmd_mux_003|src_payload~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[15] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~16 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~17 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[14] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14], lab7, 1
instance = comp, \u0|jtag_uart_0|woverflow~1 , u0|jtag_uart_0|woverflow~1, lab7, 1
instance = comp, \u0|jtag_uart_0|woverflow , u0|jtag_uart_0|woverflow, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~87 , u0|mm_interconnect_0|rsp_mux|src_data[14]~87, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[14]~4 , u0|timer_0|counter_snapshot[14]~4, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[14] , u0|timer_0|counter_snapshot[14], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[30] , u0|timer_0|counter_snapshot[30], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[14]~49 , u0|timer_0|read_mux_out[14]~49, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[62]~feeder , u0|timer_0|counter_snapshot[62]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[62] , u0|timer_0|counter_snapshot[62], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[46] , u0|timer_0|counter_snapshot[46], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[14]~50 , u0|timer_0|read_mux_out[14]~50, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[14]~47 , u0|timer_0|read_mux_out[14]~47, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[14]~48 , u0|timer_0|read_mux_out[14]~48, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[14]~51 , u0|timer_0|read_mux_out[14]~51, lab7, 1
instance = comp, \u0|timer_0|readdata[14] , u0|timer_0|readdata[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_payload~14 , u0|mm_interconnect_0|cmd_mux_016|src_payload~14, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[14] , u0|spi_0|spi_slave_select_holding_reg[14], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[14]~feeder , u0|spi_0|spi_slave_select_reg[14]~feeder, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[14] , u0|spi_0|spi_slave_select_reg[14], lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[14]~feeder , u0|spi_0|endofpacketvalue_reg[14]~feeder, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[14] , u0|spi_0|endofpacketvalue_reg[14], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[14]~20 , u0|spi_0|p1_data_to_cpu[14]~20, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[14] , u0|spi_0|data_to_cpu[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[14] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~89 , u0|mm_interconnect_0|rsp_mux|src_data[14]~89, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~16 , u0|mm_interconnect_0|cmd_mux_005|src_payload~16, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~7 , u0|mm_interconnect_0|cmd_mux_005|src_payload~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0 , u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~5 , u0|nios2_gen2_0|cpu|Equal62~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~14 , u0|nios2_gen2_0|cpu|Equal0~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 , u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1 , u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2 , u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~15 , u0|nios2_gen2_0|cpu|Equal0~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_use_imm~0 , u0|nios2_gen2_0|cpu|R_src2_use_imm~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_use_imm~1 , u0|nios2_gen2_0|cpu|R_src2_use_imm~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_use_imm , u0|nios2_gen2_0|cpu|R_src2_use_imm, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[15]~7 , u0|nios2_gen2_0|cpu|R_src2_lo[15]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[15] , u0|nios2_gen2_0|cpu|E_src2[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[19]~96 , u0|nios2_gen2_0|cpu|F_iw[19]~96, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~12 , u0|mm_interconnect_0|cmd_mux_003|src_payload~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[16] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[3]~0 , u0|nios2_gen2_0|cpu|d_byteenable[3]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~31 , u0|mm_interconnect_0|rsp_mux|src_payload~31, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~3 , u0|mm_interconnect_0|cmd_mux_005|src_payload~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~4 , u0|mm_interconnect_0|cmd_mux_005|src_payload~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~10 , u0|mm_interconnect_0|cmd_mux_005|src_payload~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~21 , u0|mm_interconnect_0|cmd_mux_005|src_payload~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~20 , u0|mm_interconnect_0|cmd_mux_005|src_payload~20, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~11 , u0|mm_interconnect_0|cmd_mux_005|src_payload~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~40 , u0|vga_text_mode_controller_0|Palette~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][21]~3 , u0|vga_text_mode_controller_0|Palette[2][21]~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][21]~4 , u0|vga_text_mode_controller_0|Palette[2][21]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][17] , u0|vga_text_mode_controller_0|Palette[2][17], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][16]~5 , u0|vga_text_mode_controller_0|Palette[1][16]~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][17] , u0|vga_text_mode_controller_0|Palette[1][17], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][21]~6 , u0|vga_text_mode_controller_0|Palette[2][21]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][23]~7 , u0|vga_text_mode_controller_0|Palette[0][23]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][17] , u0|vga_text_mode_controller_0|Palette[0][17], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux14~2 , u0|vga_text_mode_controller_0|Mux14~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][17]~8 , u0|vga_text_mode_controller_0|Palette[3][17]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][17] , u0|vga_text_mode_controller_0|Palette[3][17], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux14~3 , u0|vga_text_mode_controller_0|Mux14~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][22]~22 , u0|vga_text_mode_controller_0|Palette[4][22]~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][17] , u0|vga_text_mode_controller_0|Palette[4][17], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][16]~21 , u0|vga_text_mode_controller_0|Palette[6][16]~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][17] , u0|vga_text_mode_controller_0|Palette[6][17], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux14~0 , u0|vga_text_mode_controller_0|Mux14~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][18]~20 , u0|vga_text_mode_controller_0|Palette[5][18]~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][17] , u0|vga_text_mode_controller_0|Palette[5][17], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][22]~23 , u0|vga_text_mode_controller_0|Palette[7][22]~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][17] , u0|vga_text_mode_controller_0|Palette[7][17], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux14~1 , u0|vga_text_mode_controller_0|Mux14~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux14~4 , u0|vga_text_mode_controller_0|Mux14~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[17] , u0|vga_text_mode_controller_0|buffer_readout[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~24 , u0|mm_interconnect_0|rsp_mux|src_payload~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~33 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~33, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[18] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~25 , u0|mm_interconnect_0|rsp_mux|src_payload~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[19]~8 , u0|nios2_gen2_0|cpu|E_src2[19]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~9 , u0|mm_interconnect_0|cmd_mux_003|src_payload~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[25] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~8 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[26]~3 , u0|nios2_gen2_0|cpu|d_writedata[26]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[26] , u0|nios2_gen2_0|cpu|d_writedata[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~10 , u0|mm_interconnect_0|cmd_mux_003|src_payload~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[26] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~9 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~9, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~17 , u0|mm_interconnect_0|rsp_mux|src_payload~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~31 , u0|mm_interconnect_0|cmd_mux_005|src_payload~31, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~30 , u0|mm_interconnect_0|cmd_mux_005|src_payload~30, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~29 , u0|mm_interconnect_0|cmd_mux_005|src_payload~29, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~30 , u0|mm_interconnect_0|cmd_mux_003|src_payload~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[20] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~29 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[25]~2 , u0|nios2_gen2_0|cpu|E_src2[25]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16 , u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi~0 , u0|nios2_gen2_0|cpu|R_src2_hi~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[25] , u0|nios2_gen2_0|cpu|E_src2[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~19 , u0|nios2_gen2_0|cpu|Add1~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~9 , u0|mm_interconnect_0|cmd_mux_005|src_payload~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~28 , u0|mm_interconnect_0|cmd_mux_005|src_payload~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[15]~1 , u0|nios2_gen2_0|cpu|R_src2_hi[15]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[15]~2 , u0|nios2_gen2_0|cpu|R_src2_hi[15]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[31] , u0|nios2_gen2_0|cpu|E_src2[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[31]~16 , u0|nios2_gen2_0|cpu|R_src1[31]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[31] , u0|nios2_gen2_0|cpu|E_src1[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[31]~31 , u0|nios2_gen2_0|cpu|E_logic_result[31]~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0 , u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1 , u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb , u0|nios2_gen2_0|cpu|E_invert_arith_src_msb, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_arith_src1[31] , u0|nios2_gen2_0|cpu|E_arith_src1[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~86 , u0|nios2_gen2_0|cpu|Add1~86, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~87 , u0|nios2_gen2_0|cpu|Add1~87, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[30]~17 , u0|nios2_gen2_0|cpu|R_src1[30]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[30] , u0|nios2_gen2_0|cpu|E_src1[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[29]~18 , u0|nios2_gen2_0|cpu|R_src1[29]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[29] , u0|nios2_gen2_0|cpu|E_src1[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[28]~14 , u0|nios2_gen2_0|cpu|E_src2[28]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[28] , u0|nios2_gen2_0|cpu|E_src2[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~89 , u0|nios2_gen2_0|cpu|Add1~89, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[27]~0 , u0|nios2_gen2_0|cpu|E_src2[27]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_req~1 , u0|nios2_gen2_0|cpu|hbreak_req~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~25 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[17] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[17]~78 , u0|nios2_gen2_0|cpu|F_iw[17]~78, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~18 , u0|nios2_gen2_0|cpu|Add1~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[26]~1 , u0|nios2_gen2_0|cpu|E_src1[26]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~20 , u0|nios2_gen2_0|cpu|Add1~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[24]~3 , u0|nios2_gen2_0|cpu|E_src1[24]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[23]~4 , u0|nios2_gen2_0|cpu|E_src1[23]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[20]~40 , u0|nios2_gen2_0|cpu|F_pc_plus_one[20]~40, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[21]~42 , u0|nios2_gen2_0|cpu|F_pc_plus_one[21]~42, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[23] , u0|nios2_gen2_0|cpu|E_src1[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[23]~4 , u0|nios2_gen2_0|cpu|E_src2[23]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[23] , u0|nios2_gen2_0|cpu|E_src2[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~21 , u0|nios2_gen2_0|cpu|Add1~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[22]~5 , u0|nios2_gen2_0|cpu|E_src1[22]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[22] , u0|nios2_gen2_0|cpu|E_src1[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[22]~5 , u0|nios2_gen2_0|cpu|E_src2[22]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[22] , u0|nios2_gen2_0|cpu|E_src2[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~22 , u0|nios2_gen2_0|cpu|Add1~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[21]~6 , u0|nios2_gen2_0|cpu|E_src2[21]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[21] , u0|nios2_gen2_0|cpu|E_src2[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~23 , u0|nios2_gen2_0|cpu|Add1~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[20]~7 , u0|nios2_gen2_0|cpu|E_src1[20]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[20] , u0|nios2_gen2_0|cpu|E_src1[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[20]~7 , u0|nios2_gen2_0|cpu|E_src2[20]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~19 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[10] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10], lab7, 1
instance = comp, \u0|jtag_uart_0|ac~0 , u0|jtag_uart_0|ac~0, lab7, 1
instance = comp, \u0|jtag_uart_0|ac~1 , u0|jtag_uart_0|ac~1, lab7, 1
instance = comp, \u0|jtag_uart_0|ac , u0|jtag_uart_0|ac, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~22 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~22, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_016|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_016|src1_valid~0, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[10] , u0|spi_0|spi_slave_select_holding_reg[10], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[10] , u0|spi_0|spi_slave_select_reg[10], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[10]~22 , u0|spi_0|p1_data_to_cpu[10]~22, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[10] , u0|spi_0|endofpacketvalue_reg[10], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[10]~23 , u0|spi_0|p1_data_to_cpu[10]~23, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[10]~24 , u0|spi_0|p1_data_to_cpu[10]~24, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[10] , u0|spi_0|data_to_cpu[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[10] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][67]~feeder , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][67]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_013|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_013|src1_valid~0, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[58] , u0|timer_0|counter_snapshot[58], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[42] , u0|timer_0|counter_snapshot[42], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[10]~60 , u0|timer_0|read_mux_out[10]~60, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[10] , u0|timer_0|counter_snapshot[10], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[26]~feeder , u0|timer_0|counter_snapshot[26]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[26] , u0|timer_0|counter_snapshot[26], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[10]~59 , u0|timer_0|read_mux_out[10]~59, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[10]~57 , u0|timer_0|read_mux_out[10]~57, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[10]~58 , u0|timer_0|read_mux_out[10]~58, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[10]~61 , u0|timer_0|read_mux_out[10]~61, lab7, 1
instance = comp, \u0|timer_0|readdata[10] , u0|timer_0|readdata[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10], lab7, 1
instance = comp, \u0|leds_pio|data_out[10]~feeder , u0|leds_pio|data_out[10]~feeder, lab7, 1
instance = comp, \u0|leds_pio|data_out[10] , u0|leds_pio|data_out[10], lab7, 1
instance = comp, \u0|leds_pio|readdata[10] , u0|leds_pio|readdata[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[10] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~24 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~24, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~25 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~25, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped, lab7, 1
instance = comp, \u0|sdram|Selector32~0 , u0|sdram|Selector32~0, lab7, 1
instance = comp, \u0|sdram|Selector32~1 , u0|sdram|Selector32~1, lab7, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, lab7, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], lab7, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, lab7, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], lab7, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, lab7, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, lab7, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, lab7, 1
instance = comp, \u0|sdram|m_state.100000000 , u0|sdram|m_state.100000000, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_006|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|packet_in_progress , u0|mm_interconnect_0|cmd_mux_006|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][90], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0 , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data , u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~4 , u0|mm_interconnect_0|router|src_channel[6]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~5 , u0|mm_interconnect_0|router|src_channel[6]~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~7 , u0|mm_interconnect_0|router|src_channel[6]~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal4~0 , u0|mm_interconnect_0|router|Equal4~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~6 , u0|mm_interconnect_0|router|src_channel[6]~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~8 , u0|mm_interconnect_0|router|src_channel[6]~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~11 , u0|mm_interconnect_0|router|src_channel[6]~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~9 , u0|mm_interconnect_0|router|src_channel[6]~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~12 , u0|mm_interconnect_0|router|src_channel[6]~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~10 , u0|mm_interconnect_0|router|src_channel[6]~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal0~0 , u0|mm_interconnect_0|router|Equal0~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[27]~0 , u0|nios2_gen2_0|cpu|E_src1[27]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~9 , u0|nios2_gen2_0|cpu|Equal0~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~17 , u0|nios2_gen2_0|cpu|Equal0~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_uncond , u0|nios2_gen2_0|cpu|R_ctrl_br_uncond, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1 , u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_compare_op[0] , u0|nios2_gen2_0|cpu|R_compare_op[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_compare_op[1] , u0|nios2_gen2_0|cpu|R_compare_op[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~7 , u0|mm_interconnect_0|cmd_mux_003|src_payload~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[23] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[34] , u0|mm_interconnect_0|cmd_mux_003|src_data[34], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[2] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~31 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[20] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[20]~93 , u0|nios2_gen2_0|cpu|F_iw[20]~93, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~52 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~52, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|read~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|read~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~43 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~43, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~34 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~34, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~25 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~25, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~16 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~16, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~2 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[85]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[85]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[85] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[85], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[85]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[85]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[85] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[85], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~51 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~51, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~42 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~42, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~33 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~33, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~24 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~24, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~15 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~7 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~0 , u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~1, lab7, 1
instance = comp, \DRAM_DQ[4]~input , DRAM_DQ[4]~input, lab7, 1
instance = comp, \u0|sdram|za_data[4] , u0|sdram|za_data[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~213 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~213, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~36 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~36, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~215 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~215, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~4 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~216 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~216, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~52 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~52, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~20feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~20feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~214 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~214, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~20 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~20, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~150 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~150, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~151 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~151, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~209 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~209, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~84 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~84, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~212 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~212, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~116 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~116, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~211 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~211, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~68 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~68, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~210 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~210, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~100 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~100, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~148 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~148, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~149 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~149, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~152 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~152, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[4] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~13 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~1 , u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[20]~94 , u0|nios2_gen2_0|cpu|F_iw[20]~94, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[20]~95 , u0|nios2_gen2_0|cpu|F_iw[20]~95, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[20] , u0|nios2_gen2_0|cpu|D_iw[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[16]~11 , u0|nios2_gen2_0|cpu|E_src1[16]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[16]~11 , u0|nios2_gen2_0|cpu|E_src2[16]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[16] , u0|nios2_gen2_0|cpu|E_src2[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~28 , u0|nios2_gen2_0|cpu|Add1~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~29 , u0|nios2_gen2_0|cpu|Add1~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[14]~8 , u0|nios2_gen2_0|cpu|R_src2_lo[14]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[14] , u0|nios2_gen2_0|cpu|E_src2[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~30 , u0|nios2_gen2_0|cpu|Add1~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[13]~9 , u0|nios2_gen2_0|cpu|R_src2_lo[13]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[13] , u0|nios2_gen2_0|cpu|E_src2[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~31 , u0|nios2_gen2_0|cpu|Add1~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[13]~14 , u0|nios2_gen2_0|cpu|E_src1[13]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[12]~10 , u0|nios2_gen2_0|cpu|R_src2_lo[12]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[12] , u0|nios2_gen2_0|cpu|E_src2[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~32 , u0|nios2_gen2_0|cpu|Add1~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[10]~12 , u0|nios2_gen2_0|cpu|R_src2_lo[10]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[10] , u0|nios2_gen2_0|cpu|E_src2[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~34 , u0|nios2_gen2_0|cpu|Add1~34, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[9]~13 , u0|nios2_gen2_0|cpu|R_src2_lo[9]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[9] , u0|nios2_gen2_0|cpu|E_src2[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~35 , u0|nios2_gen2_0|cpu|Add1~35, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[8]~14 , u0|nios2_gen2_0|cpu|R_src2_lo[8]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[8] , u0|nios2_gen2_0|cpu|E_src2[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~36 , u0|nios2_gen2_0|cpu|Add1~36, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[7]~15 , u0|nios2_gen2_0|cpu|R_src2_lo[7]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[7] , u0|nios2_gen2_0|cpu|E_src2[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~37 , u0|nios2_gen2_0|cpu|Add1~37, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[6]~16 , u0|nios2_gen2_0|cpu|R_src2_lo[6]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[6] , u0|nios2_gen2_0|cpu|E_src2[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~38 , u0|nios2_gen2_0|cpu|Add1~38, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[6]~21 , u0|nios2_gen2_0|cpu|E_src1[6]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[6] , u0|nios2_gen2_0|cpu|E_src1[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[5]~22 , u0|nios2_gen2_0|cpu|E_src1[5]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[5] , u0|nios2_gen2_0|cpu|E_src1[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[4]~23 , u0|nios2_gen2_0|cpu|E_src1[4]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[4] , u0|nios2_gen2_0|cpu|E_src1[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[3]~25 , u0|nios2_gen2_0|cpu|E_src1[3]~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[3] , u0|nios2_gen2_0|cpu|E_src1[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~2 , u0|nios2_gen2_0|cpu|Add1~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[2]~24 , u0|nios2_gen2_0|cpu|E_src1[2]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[2] , u0|nios2_gen2_0|cpu|E_src1[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~4 , u0|nios2_gen2_0|cpu|Add1~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~6 , u0|nios2_gen2_0|cpu|Add1~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~7 , u0|nios2_gen2_0|cpu|Add1~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~9 , u0|nios2_gen2_0|cpu|Add1~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~11 , u0|nios2_gen2_0|cpu|Add1~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~13 , u0|nios2_gen2_0|cpu|Add1~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~15 , u0|nios2_gen2_0|cpu|Add1~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~40 , u0|nios2_gen2_0|cpu|Add1~40, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~42 , u0|nios2_gen2_0|cpu|Add1~42, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~44 , u0|nios2_gen2_0|cpu|Add1~44, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~46 , u0|nios2_gen2_0|cpu|Add1~46, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~48 , u0|nios2_gen2_0|cpu|Add1~48, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~50 , u0|nios2_gen2_0|cpu|Add1~50, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~52 , u0|nios2_gen2_0|cpu|Add1~52, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~54 , u0|nios2_gen2_0|cpu|Add1~54, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~56 , u0|nios2_gen2_0|cpu|Add1~56, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~23 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[11] , u0|nios2_gen2_0|cpu|F_pc[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20 , u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22 , u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[13] , u0|nios2_gen2_0|cpu|E_src1[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~58 , u0|nios2_gen2_0|cpu|Add1~58, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~60 , u0|nios2_gen2_0|cpu|Add1~60, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~62 , u0|nios2_gen2_0|cpu|Add1~62, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~17 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[14] , u0|nios2_gen2_0|cpu|F_pc[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24 , u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~22 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[12] , u0|nios2_gen2_0|cpu|F_pc[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26 , u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~21 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[13] , u0|nios2_gen2_0|cpu|F_pc[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28 , u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[16] , u0|nios2_gen2_0|cpu|E_src1[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[16]~18 , u0|nios2_gen2_0|cpu|E_logic_result[16]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[17]~10 , u0|nios2_gen2_0|cpu|E_src2[17]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[17] , u0|nios2_gen2_0|cpu|E_src2[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[17]~17 , u0|nios2_gen2_0|cpu|E_logic_result[17]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[18]~9 , u0|nios2_gen2_0|cpu|E_src2[18]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[18] , u0|nios2_gen2_0|cpu|E_src2[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[18]~16 , u0|nios2_gen2_0|cpu|E_logic_result[18]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~2 , u0|nios2_gen2_0|cpu|Equal127~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[12]~13 , u0|nios2_gen2_0|cpu|E_logic_result[12]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[13]~10 , u0|nios2_gen2_0|cpu|E_logic_result[13]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~3 , u0|nios2_gen2_0|cpu|Equal127~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[23]~5 , u0|nios2_gen2_0|cpu|E_logic_result[23]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[20]~8 , u0|nios2_gen2_0|cpu|E_logic_result[20]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[22]~6 , u0|nios2_gen2_0|cpu|E_logic_result[22]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~1 , u0|nios2_gen2_0|cpu|Equal127~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[27]~1 , u0|nios2_gen2_0|cpu|E_logic_result[27]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[25]~3 , u0|nios2_gen2_0|cpu|E_logic_result[25]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~0 , u0|nios2_gen2_0|cpu|Equal127~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~4 , u0|nios2_gen2_0|cpu|Equal127~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[9]~23 , u0|nios2_gen2_0|cpu|E_logic_result[9]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[10]~14 , u0|nios2_gen2_0|cpu|E_logic_result[10]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~5 , u0|nios2_gen2_0|cpu|Equal127~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[8]~19 , u0|nios2_gen2_0|cpu|E_logic_result[8]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[5]~21 , u0|nios2_gen2_0|cpu|E_logic_result[5]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~6 , u0|nios2_gen2_0|cpu|Equal127~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~7 , u0|nios2_gen2_0|cpu|Equal127~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[29]~27 , u0|nios2_gen2_0|cpu|E_logic_result[29]~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[3]~25 , u0|nios2_gen2_0|cpu|E_logic_result[3]~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~8 , u0|nios2_gen2_0|cpu|Equal127~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[1]~29 , u0|nios2_gen2_0|cpu|E_logic_result[1]~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[28]~28 , u0|nios2_gen2_0|cpu|E_logic_result[28]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~9 , u0|nios2_gen2_0|cpu|Equal127~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~10 , u0|nios2_gen2_0|cpu|Equal127~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~96 , u0|nios2_gen2_0|cpu|Add1~96, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~98 , u0|nios2_gen2_0|cpu|Add1~98, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_cmp_result~0 , u0|nios2_gen2_0|cpu|E_cmp_result~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_cmp_result , u0|nios2_gen2_0|cpu|W_cmp_result, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 , u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~8 , u0|nios2_gen2_0|cpu|Equal62~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 , u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~2 , u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br , u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0 , u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~31 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~6 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[25] , u0|nios2_gen2_0|cpu|F_pc[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[24]~48 , u0|nios2_gen2_0|cpu|F_pc_plus_one[24]~48, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[25]~50 , u0|nios2_gen2_0|cpu|F_pc_plus_one[25]~50, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[27] , u0|nios2_gen2_0|cpu|E_src1[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~76 , u0|nios2_gen2_0|cpu|Add1~76, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~78 , u0|nios2_gen2_0|cpu|Add1~78, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~80 , u0|nios2_gen2_0|cpu|Add1~80, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~82 , u0|nios2_gen2_0|cpu|Add1~82, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~84 , u0|nios2_gen2_0|cpu|Add1~84, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[27]~0 , u0|nios2_gen2_0|cpu|W_alu_result[27]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right , u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~2 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[26] , u0|nios2_gen2_0|cpu|E_shift_rot_result[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~3 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[25] , u0|nios2_gen2_0|cpu|E_shift_rot_result[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~4 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[24] , u0|nios2_gen2_0|cpu|E_shift_rot_result[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~5 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[23] , u0|nios2_gen2_0|cpu|E_shift_rot_result[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~6 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[22] , u0|nios2_gen2_0|cpu|E_shift_rot_result[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~7 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[21] , u0|nios2_gen2_0|cpu|E_shift_rot_result[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~8 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[20] , u0|nios2_gen2_0|cpu|E_shift_rot_result[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~15 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[19]~8 , u0|nios2_gen2_0|cpu|E_src1[19]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[19] , u0|nios2_gen2_0|cpu|E_src1[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[19] , u0|nios2_gen2_0|cpu|E_shift_rot_result[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[18] , u0|nios2_gen2_0|cpu|E_shift_rot_result[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~17 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[17] , u0|nios2_gen2_0|cpu|E_shift_rot_result[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~18 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[16] , u0|nios2_gen2_0|cpu|E_shift_rot_result[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~9 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[15] , u0|nios2_gen2_0|cpu|E_shift_rot_result[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~12 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[14] , u0|nios2_gen2_0|cpu|E_shift_rot_result[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~10 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[13] , u0|nios2_gen2_0|cpu|E_shift_rot_result[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~13 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[12] , u0|nios2_gen2_0|cpu|E_shift_rot_result[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~11 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[11] , u0|nios2_gen2_0|cpu|E_shift_rot_result[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~14 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[10] , u0|nios2_gen2_0|cpu|E_shift_rot_result[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~23 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[9] , u0|nios2_gen2_0|cpu|E_shift_rot_result[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~19 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[8] , u0|nios2_gen2_0|cpu|E_shift_rot_result[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~22 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[7] , u0|nios2_gen2_0|cpu|E_shift_rot_result[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~20 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[6] , u0|nios2_gen2_0|cpu|E_shift_rot_result[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~21 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[5] , u0|nios2_gen2_0|cpu|E_shift_rot_result[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[4] , u0|nios2_gen2_0|cpu|E_shift_rot_result[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~25 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[3] , u0|nios2_gen2_0|cpu|E_shift_rot_result[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~24 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[2] , u0|nios2_gen2_0|cpu|E_shift_rot_result[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~27 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[1] , u0|nios2_gen2_0|cpu|E_shift_rot_result[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~28 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[0] , u0|nios2_gen2_0|cpu|E_shift_rot_result[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~14 , u0|nios2_gen2_0|cpu|Equal62~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0 , u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_rot_right , u0|nios2_gen2_0|cpu|R_ctrl_rot_right, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0 , u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1 , u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~2 , u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_shift_logical , u0|nios2_gen2_0|cpu|R_ctrl_shift_logical, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 , u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~30 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[31] , u0|nios2_gen2_0|cpu|E_shift_rot_result[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[30] , u0|nios2_gen2_0|cpu|E_shift_rot_result[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~29 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[29] , u0|nios2_gen2_0|cpu|E_shift_rot_result[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~26 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[28] , u0|nios2_gen2_0|cpu|E_shift_rot_result[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~1 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[27] , u0|nios2_gen2_0|cpu|E_shift_rot_result[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[27] , u0|nios2_gen2_0|cpu|W_alu_result[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal16~0 , u0|mm_interconnect_0|router|Equal16~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0 , u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_ready~0 , u0|mm_interconnect_0|crosser|clock_xer|in_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~2 , u0|mm_interconnect_0|cmd_demux|sink_ready~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|take_in_data , u0|mm_interconnect_0|crosser|clock_xer|take_in_data, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[67] , u0|mm_interconnect_0|cmd_mux_006|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0]~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg~feeder , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[66] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[66], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|m0_write~0 , u0|mm_interconnect_0|sdram_s1_agent|m0_write~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[65] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[65], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|nonposted_write_endofpacket~0 , u0|mm_interconnect_0|sdram_s1_agent|nonposted_write_endofpacket~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|rf_source_data[90] , u0|mm_interconnect_0|sdram_s1_agent|rf_source_data[90], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~50 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~50, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][90], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~41 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~41, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][90], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~32 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~32, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][90], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~23 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~23, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][90], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~14 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][90], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][90], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][90], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_valid~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~1 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~5 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6]~2 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6]~3 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~9 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[2] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~10 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[3] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[4] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[5] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~1 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|sink_ready~3 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|sink_ready~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|sink_ready~2 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|sink_ready~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|last_cycle~0 , u0|mm_interconnect_0|cmd_mux_006|last_cycle~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|last_cycle~1 , u0|mm_interconnect_0|cmd_mux_006|last_cycle~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|update_grant~0 , u0|mm_interconnect_0|cmd_mux_006|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_006|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[108] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[108], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[108]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[108] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[108], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload[0] , u0|mm_interconnect_0|cmd_mux_006|src_payload[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_valid , u0|mm_interconnect_0|crosser|clock_xer|out_valid, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_006|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_006|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_006|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[57] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[57], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[57] , u0|mm_interconnect_0|cmd_mux_006|src_data[57], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[14]~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[14]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[21] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[39]~14 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[39]~14, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[38]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[38]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|always2~0 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|always2~0, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|always2~1 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|always2~1, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|wr_address~0 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|wr_address~0, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|wr_address , u0|sdram|the_lab62_soc_sdram_input_efifo_module|wr_address, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[43]~0 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[43]~0, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[38] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[38], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[43]~0 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[43]~0, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[38] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[38], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[38]~13 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[38]~13, lab7, 1
instance = comp, \u0|sdram|Add0~0 , u0|sdram|Add0~0, lab7, 1
instance = comp, \u0|sdram|refresh_counter[0] , u0|sdram|refresh_counter[0], lab7, 1
instance = comp, \u0|sdram|Add0~2 , u0|sdram|Add0~2, lab7, 1
instance = comp, \u0|sdram|refresh_counter~8 , u0|sdram|refresh_counter~8, lab7, 1
instance = comp, \u0|sdram|refresh_counter[1] , u0|sdram|refresh_counter[1], lab7, 1
instance = comp, \u0|sdram|Add0~4 , u0|sdram|Add0~4, lab7, 1
instance = comp, \u0|sdram|refresh_counter[2] , u0|sdram|refresh_counter[2], lab7, 1
instance = comp, \u0|sdram|Add0~6 , u0|sdram|Add0~6, lab7, 1
instance = comp, \u0|sdram|refresh_counter[3] , u0|sdram|refresh_counter[3], lab7, 1
instance = comp, \u0|sdram|Add0~8 , u0|sdram|Add0~8, lab7, 1
instance = comp, \u0|sdram|refresh_counter~6 , u0|sdram|refresh_counter~6, lab7, 1
instance = comp, \u0|sdram|refresh_counter[4] , u0|sdram|refresh_counter[4], lab7, 1
instance = comp, \u0|sdram|Add0~10 , u0|sdram|Add0~10, lab7, 1
instance = comp, \u0|sdram|refresh_counter~7 , u0|sdram|refresh_counter~7, lab7, 1
instance = comp, \u0|sdram|refresh_counter[5] , u0|sdram|refresh_counter[5], lab7, 1
instance = comp, \u0|sdram|Add0~12 , u0|sdram|Add0~12, lab7, 1
instance = comp, \u0|sdram|refresh_counter~5 , u0|sdram|refresh_counter~5, lab7, 1
instance = comp, \u0|sdram|refresh_counter[6] , u0|sdram|refresh_counter[6], lab7, 1
instance = comp, \u0|sdram|Add0~14 , u0|sdram|Add0~14, lab7, 1
instance = comp, \u0|sdram|refresh_counter~4 , u0|sdram|refresh_counter~4, lab7, 1
instance = comp, \u0|sdram|refresh_counter[7] , u0|sdram|refresh_counter[7], lab7, 1
instance = comp, \u0|sdram|Add0~16 , u0|sdram|Add0~16, lab7, 1
instance = comp, \u0|sdram|refresh_counter[8]~12 , u0|sdram|refresh_counter[8]~12, lab7, 1
instance = comp, \u0|sdram|refresh_counter[8] , u0|sdram|refresh_counter[8], lab7, 1
instance = comp, \u0|sdram|Add0~18 , u0|sdram|Add0~18, lab7, 1
instance = comp, \u0|sdram|refresh_counter[9]~11 , u0|sdram|refresh_counter[9]~11, lab7, 1
instance = comp, \u0|sdram|refresh_counter[9] , u0|sdram|refresh_counter[9], lab7, 1
instance = comp, \u0|sdram|Equal0~1 , u0|sdram|Equal0~1, lab7, 1
instance = comp, \u0|sdram|Add0~20 , u0|sdram|Add0~20, lab7, 1
instance = comp, \u0|sdram|refresh_counter~1 , u0|sdram|refresh_counter~1, lab7, 1
instance = comp, \u0|sdram|refresh_counter[10] , u0|sdram|refresh_counter[10], lab7, 1
instance = comp, \u0|sdram|Add0~22 , u0|sdram|Add0~22, lab7, 1
instance = comp, \u0|sdram|refresh_counter~3 , u0|sdram|refresh_counter~3, lab7, 1
instance = comp, \u0|sdram|refresh_counter[11] , u0|sdram|refresh_counter[11], lab7, 1
instance = comp, \u0|sdram|Add0~24 , u0|sdram|Add0~24, lab7, 1
instance = comp, \u0|sdram|refresh_counter~2 , u0|sdram|refresh_counter~2, lab7, 1
instance = comp, \u0|sdram|refresh_counter[12] , u0|sdram|refresh_counter[12], lab7, 1
instance = comp, \u0|sdram|Add0~26 , u0|sdram|Add0~26, lab7, 1
instance = comp, \u0|sdram|refresh_counter~0 , u0|sdram|refresh_counter~0, lab7, 1
instance = comp, \u0|sdram|refresh_counter[13] , u0|sdram|refresh_counter[13], lab7, 1
instance = comp, \u0|sdram|Equal0~0 , u0|sdram|Equal0~0, lab7, 1
instance = comp, \u0|sdram|Equal0~2 , u0|sdram|Equal0~2, lab7, 1
instance = comp, \u0|sdram|Equal0~3 , u0|sdram|Equal0~3, lab7, 1
instance = comp, \u0|sdram|Equal0~4 , u0|sdram|Equal0~4, lab7, 1
instance = comp, \u0|sdram|Selector8~0 , u0|sdram|Selector8~0, lab7, 1
instance = comp, \u0|sdram|i_state.001 , u0|sdram|i_state.001, lab7, 1
instance = comp, \u0|sdram|Selector6~0 , u0|sdram|Selector6~0, lab7, 1
instance = comp, \u0|sdram|i_refs[0] , u0|sdram|i_refs[0], lab7, 1
instance = comp, \u0|sdram|Selector5~0 , u0|sdram|Selector5~0, lab7, 1
instance = comp, \u0|sdram|i_refs[1] , u0|sdram|i_refs[1], lab7, 1
instance = comp, \u0|sdram|Selector4~0 , u0|sdram|Selector4~0, lab7, 1
instance = comp, \u0|sdram|Selector4~1 , u0|sdram|Selector4~1, lab7, 1
instance = comp, \u0|sdram|i_refs[2] , u0|sdram|i_refs[2], lab7, 1
instance = comp, \u0|sdram|Selector18~1 , u0|sdram|Selector18~1, lab7, 1
instance = comp, \u0|sdram|Selector16~0 , u0|sdram|Selector16~0, lab7, 1
instance = comp, \u0|sdram|Selector16~1 , u0|sdram|Selector16~1, lab7, 1
instance = comp, \u0|sdram|i_next.010 , u0|sdram|i_next.010, lab7, 1
instance = comp, \u0|sdram|i_count[0]~3 , u0|sdram|i_count[0]~3, lab7, 1
instance = comp, \u0|sdram|i_count[0]~4 , u0|sdram|i_count[0]~4, lab7, 1
instance = comp, \u0|sdram|i_count[0] , u0|sdram|i_count[0], lab7, 1
instance = comp, \u0|sdram|i_count[1]~1 , u0|sdram|i_count[1]~1, lab7, 1
instance = comp, \u0|sdram|i_count[1]~2 , u0|sdram|i_count[1]~2, lab7, 1
instance = comp, \u0|sdram|i_count[1] , u0|sdram|i_count[1], lab7, 1
instance = comp, \u0|sdram|Selector9~0 , u0|sdram|Selector9~0, lab7, 1
instance = comp, \u0|sdram|i_state.010 , u0|sdram|i_state.010, lab7, 1
instance = comp, \u0|sdram|Selector18~0 , u0|sdram|Selector18~0, lab7, 1
instance = comp, \u0|sdram|Selector18~2 , u0|sdram|Selector18~2, lab7, 1
instance = comp, \u0|sdram|i_next.111 , u0|sdram|i_next.111, lab7, 1
instance = comp, \u0|sdram|Selector12~0 , u0|sdram|Selector12~0, lab7, 1
instance = comp, \u0|sdram|i_state.111 , u0|sdram|i_state.111, lab7, 1
instance = comp, \u0|sdram|Selector10~0 , u0|sdram|Selector10~0, lab7, 1
instance = comp, \u0|sdram|Selector10~1 , u0|sdram|Selector10~1, lab7, 1
instance = comp, \u0|sdram|i_state.011 , u0|sdram|i_state.011, lab7, 1
instance = comp, \u0|sdram|i_next.000~0 , u0|sdram|i_next.000~0, lab7, 1
instance = comp, \u0|sdram|i_next.000 , u0|sdram|i_next.000, lab7, 1
instance = comp, \u0|sdram|Selector7~0 , u0|sdram|Selector7~0, lab7, 1
instance = comp, \u0|sdram|i_state.000 , u0|sdram|i_state.000, lab7, 1
instance = comp, \u0|sdram|WideOr6~0 , u0|sdram|WideOr6~0, lab7, 1
instance = comp, \u0|sdram|Selector13~0 , u0|sdram|Selector13~0, lab7, 1
instance = comp, \u0|sdram|Selector13~1 , u0|sdram|Selector13~1, lab7, 1
instance = comp, \u0|sdram|i_count[2] , u0|sdram|i_count[2], lab7, 1
instance = comp, \u0|sdram|i_count[0]~0 , u0|sdram|i_count[0]~0, lab7, 1
instance = comp, \u0|sdram|Selector17~0 , u0|sdram|Selector17~0, lab7, 1
instance = comp, \u0|sdram|i_next.101 , u0|sdram|i_next.101, lab7, 1
instance = comp, \u0|sdram|i_state.101~0 , u0|sdram|i_state.101~0, lab7, 1
instance = comp, \u0|sdram|i_state.101 , u0|sdram|i_state.101, lab7, 1
instance = comp, \u0|sdram|init_done~0 , u0|sdram|init_done~0, lab7, 1
instance = comp, \u0|sdram|init_done , u0|sdram|init_done, lab7, 1
instance = comp, \u0|sdram|active_rnw~0 , u0|sdram|active_rnw~0, lab7, 1
instance = comp, \u0|sdram|active_rnw~1 , u0|sdram|active_rnw~1, lab7, 1
instance = comp, \u0|sdram|active_rnw~2 , u0|sdram|active_rnw~2, lab7, 1
instance = comp, \u0|sdram|active_addr[20] , u0|sdram|active_addr[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~74 , u0|nios2_gen2_0|cpu|Add1~74, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[22]~5 , u0|nios2_gen2_0|cpu|W_alu_result[22]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[22] , u0|nios2_gen2_0|cpu|W_alu_result[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[58] , u0|mm_interconnect_0|cmd_mux_006|src_data[58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[22] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[40]~13 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[40]~13, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[39] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[39], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[39]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[39]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[39] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[39], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[39]~12 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[39]~12, lab7, 1
instance = comp, \u0|sdram|active_addr[21] , u0|sdram|active_addr[21], lab7, 1
instance = comp, \u0|sdram|pending~7 , u0|sdram|pending~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[55] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[55], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[55] , u0|mm_interconnect_0|cmd_mux_006|src_data[55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[19] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[37]~12 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[37]~12, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[36] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[36], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[36]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[36]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[36] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[36], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[36]~11 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[36]~11, lab7, 1
instance = comp, \u0|sdram|active_addr[18] , u0|sdram|active_addr[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~25 , u0|nios2_gen2_0|cpu|Add1~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~26 , u0|nios2_gen2_0|cpu|Add1~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~27 , u0|nios2_gen2_0|cpu|Add1~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~64 , u0|nios2_gen2_0|cpu|Add1~64, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~66 , u0|nios2_gen2_0|cpu|Add1~66, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~68 , u0|nios2_gen2_0|cpu|Add1~68, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~70 , u0|nios2_gen2_0|cpu|Add1~70, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[20]~7 , u0|nios2_gen2_0|cpu|W_alu_result[20]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[20] , u0|nios2_gen2_0|cpu|W_alu_result[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[56] , u0|mm_interconnect_0|cmd_mux_006|src_data[56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[20] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[38]~11 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[38]~11, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[37] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[37], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[37]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[37]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[37] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[37], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[37]~10 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[37]~10, lab7, 1
instance = comp, \u0|sdram|active_addr[19] , u0|sdram|active_addr[19], lab7, 1
instance = comp, \u0|sdram|pending~6 , u0|sdram|pending~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[54] , u0|mm_interconnect_0|cmd_mux_006|src_data[54], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[18] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[36]~9 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[36]~9, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[35] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[35], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[35]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[35]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[35] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[35], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[35]~8 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[35]~8, lab7, 1
instance = comp, \u0|sdram|active_addr[17] , u0|sdram|active_addr[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[17]~10 , u0|nios2_gen2_0|cpu|W_alu_result[17]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[17] , u0|nios2_gen2_0|cpu|W_alu_result[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[53] , u0|mm_interconnect_0|cmd_mux_006|src_data[53], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[17] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[35]~10 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[35]~10, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[34]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[34]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[34] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[34], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[34] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[34], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[34]~9 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[34]~9, lab7, 1
instance = comp, \u0|sdram|active_addr[16] , u0|sdram|active_addr[16], lab7, 1
instance = comp, \u0|sdram|pending~5 , u0|sdram|pending~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[23]~4 , u0|nios2_gen2_0|cpu|W_alu_result[23]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[23] , u0|nios2_gen2_0|cpu|W_alu_result[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[59] , u0|mm_interconnect_0|cmd_mux_006|src_data[59], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[23] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[41]~16 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[41]~16, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[40]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[40]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[40] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[40], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[40] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[40], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[40]~15 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[40]~15, lab7, 1
instance = comp, \u0|sdram|active_addr[22] , u0|sdram|active_addr[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[60] , u0|mm_interconnect_0|cmd_mux_006|src_data[60], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[24] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[42]~15 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[42]~15, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[41] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[41], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[41]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[41]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[41] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[41], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[41]~14 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[41]~14, lab7, 1
instance = comp, \u0|sdram|active_addr[23] , u0|sdram|active_addr[23], lab7, 1
instance = comp, \u0|sdram|pending~8 , u0|sdram|pending~8, lab7, 1
instance = comp, \u0|sdram|pending~9 , u0|sdram|pending~9, lab7, 1
instance = comp, \u0|sdram|Selector25~4 , u0|sdram|Selector25~4, lab7, 1
instance = comp, \u0|sdram|active_cs_n~0 , u0|sdram|active_cs_n~0, lab7, 1
instance = comp, \u0|sdram|active_cs_n~1 , u0|sdram|active_cs_n~1, lab7, 1
instance = comp, \u0|sdram|active_cs_n , u0|sdram|active_cs_n, lab7, 1
instance = comp, \u0|sdram|m_next~17 , u0|sdram|m_next~17, lab7, 1
instance = comp, \u0|sdram|Selector29~0 , u0|sdram|Selector29~0, lab7, 1
instance = comp, \u0|sdram|m_state.000100000 , u0|sdram|m_state.000100000, lab7, 1
instance = comp, \u0|sdram|Selector30~0 , u0|sdram|Selector30~0, lab7, 1
instance = comp, \u0|sdram|Selector30~1 , u0|sdram|Selector30~1, lab7, 1
instance = comp, \u0|sdram|m_state.001000000 , u0|sdram|m_state.001000000, lab7, 1
instance = comp, \u0|sdram|Selector36~0 , u0|sdram|Selector36~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|m0_write~1 , u0|mm_interconnect_0|sdram_s1_agent|m0_write~1, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[43]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[43]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[43] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[43], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[43] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[43], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[43]~1 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[43]~1, lab7, 1
instance = comp, \u0|sdram|active_rnw , u0|sdram|active_rnw, lab7, 1
instance = comp, \u0|sdram|Selector25~5 , u0|sdram|Selector25~5, lab7, 1
instance = comp, \u0|sdram|m_state.000000010 , u0|sdram|m_state.000000010, lab7, 1
instance = comp, \u0|sdram|m_next~18 , u0|sdram|m_next~18, lab7, 1
instance = comp, \u0|sdram|m_addr[2]~1 , u0|sdram|m_addr[2]~1, lab7, 1
instance = comp, \u0|sdram|Selector36~1 , u0|sdram|Selector36~1, lab7, 1
instance = comp, \u0|sdram|Selector36~2 , u0|sdram|Selector36~2, lab7, 1
instance = comp, \u0|sdram|m_next.010000000 , u0|sdram|m_next.010000000, lab7, 1
instance = comp, \u0|sdram|Selector31~0 , u0|sdram|Selector31~0, lab7, 1
instance = comp, \u0|sdram|m_state.010000000 , u0|sdram|m_state.010000000, lab7, 1
instance = comp, \u0|sdram|Selector35~0 , u0|sdram|Selector35~0, lab7, 1
instance = comp, \u0|sdram|Selector34~2 , u0|sdram|Selector34~2, lab7, 1
instance = comp, \u0|sdram|Selector34~4 , u0|sdram|Selector34~4, lab7, 1
instance = comp, \u0|sdram|Selector34~3 , u0|sdram|Selector34~3, lab7, 1
instance = comp, \u0|sdram|Selector34~6 , u0|sdram|Selector34~6, lab7, 1
instance = comp, \u0|sdram|Selector34~5 , u0|sdram|Selector34~5, lab7, 1
instance = comp, \u0|sdram|m_next.000001000 , u0|sdram|m_next.000001000, lab7, 1
instance = comp, \u0|sdram|Selector27~0 , u0|sdram|Selector27~0, lab7, 1
instance = comp, \u0|sdram|Selector27~3 , u0|sdram|Selector27~3, lab7, 1
instance = comp, \u0|sdram|Selector27~5 , u0|sdram|Selector27~5, lab7, 1
instance = comp, \u0|sdram|WideOr8~0 , u0|sdram|WideOr8~0, lab7, 1
instance = comp, \u0|sdram|Selector27~6 , u0|sdram|Selector27~6, lab7, 1
instance = comp, \u0|sdram|Selector27~4 , u0|sdram|Selector27~4, lab7, 1
instance = comp, \u0|sdram|Selector27~7 , u0|sdram|Selector27~7, lab7, 1
instance = comp, \u0|sdram|m_state.000001000 , u0|sdram|m_state.000001000, lab7, 1
instance = comp, \u0|sdram|Selector38~2 , u0|sdram|Selector38~2, lab7, 1
instance = comp, \u0|sdram|Selector38~3 , u0|sdram|Selector38~3, lab7, 1
instance = comp, \u0|sdram|Selector39~1 , u0|sdram|Selector39~1, lab7, 1
instance = comp, \u0|sdram|Selector39~2 , u0|sdram|Selector39~2, lab7, 1
instance = comp, \u0|sdram|Selector39~0 , u0|sdram|Selector39~0, lab7, 1
instance = comp, \u0|sdram|Selector38~5 , u0|sdram|Selector38~5, lab7, 1
instance = comp, \u0|sdram|Selector38~0 , u0|sdram|Selector38~0, lab7, 1
instance = comp, \u0|sdram|Selector39~3 , u0|sdram|Selector39~3, lab7, 1
instance = comp, \u0|sdram|m_count[0] , u0|sdram|m_count[0], lab7, 1
instance = comp, \u0|sdram|Selector38~1 , u0|sdram|Selector38~1, lab7, 1
instance = comp, \u0|sdram|Selector38~4 , u0|sdram|Selector38~4, lab7, 1
instance = comp, \u0|sdram|m_count[1] , u0|sdram|m_count[1], lab7, 1
instance = comp, \u0|sdram|Selector26~1 , u0|sdram|Selector26~1, lab7, 1
instance = comp, \u0|sdram|Selector26~0 , u0|sdram|Selector26~0, lab7, 1
instance = comp, \u0|sdram|Selector26~2 , u0|sdram|Selector26~2, lab7, 1
instance = comp, \u0|sdram|m_state.000000100 , u0|sdram|m_state.000000100, lab7, 1
instance = comp, \u0|sdram|Selector24~0 , u0|sdram|Selector24~0, lab7, 1
instance = comp, \u0|sdram|Selector24~1 , u0|sdram|Selector24~1, lab7, 1
instance = comp, \u0|sdram|Selector33~0 , u0|sdram|Selector33~0, lab7, 1
instance = comp, \u0|sdram|Selector33~1 , u0|sdram|Selector33~1, lab7, 1
instance = comp, \u0|sdram|Selector33~2 , u0|sdram|Selector33~2, lab7, 1
instance = comp, \u0|sdram|Selector33~3 , u0|sdram|Selector33~3, lab7, 1
instance = comp, \u0|sdram|m_next.000000001 , u0|sdram|m_next.000000001, lab7, 1
instance = comp, \u0|sdram|Selector24~2 , u0|sdram|Selector24~2, lab7, 1
instance = comp, \u0|sdram|m_state.000000001 , u0|sdram|m_state.000000001, lab7, 1
instance = comp, \u0|sdram|Selector23~0 , u0|sdram|Selector23~0, lab7, 1
instance = comp, \u0|sdram|ack_refresh_request , u0|sdram|ack_refresh_request, lab7, 1
instance = comp, \u0|sdram|refresh_request~0 , u0|sdram|refresh_request~0, lab7, 1
instance = comp, \u0|sdram|refresh_request , u0|sdram|refresh_request, lab7, 1
instance = comp, \u0|sdram|Selector41~1 , u0|sdram|Selector41~1, lab7, 1
instance = comp, \u0|sdram|Selector41~2 , u0|sdram|Selector41~2, lab7, 1
instance = comp, \u0|sdram|f_pop , u0|sdram|f_pop, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entries[0]~3 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entries[0]~3, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entries[0] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entries[0], lab7, 1
instance = comp, \u0|sdram|f_select , u0|sdram|f_select, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entries[1]~2 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entries[1]~2, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entries[1] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entries[1], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|Equal1~0 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|Equal1~0, lab7, 1
instance = comp, \u0|sdram|Selector41~0 , u0|sdram|Selector41~0, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_address~0 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_address~0, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_address , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_address, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[61] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[61], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[61]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[61]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[61] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[61], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[61] , u0|mm_interconnect_0|cmd_mux_006|src_data[61], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[25] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[43]~3 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[43]~3, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[42] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[42], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[42] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[42], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[42]~2 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[42]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[48] , u0|mm_interconnect_0|cmd_mux_006|src_data[48], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[12] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[30]~4 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[30]~4, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[29] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[29], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[29]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[29]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[29] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[29], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[29]~3 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[29]~3, lab7, 1
instance = comp, \u0|sdram|active_addr[24] , u0|sdram|active_addr[24], lab7, 1
instance = comp, \u0|sdram|active_addr[11] , u0|sdram|active_addr[11], lab7, 1
instance = comp, \u0|sdram|pending~1 , u0|sdram|pending~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[51] , u0|mm_interconnect_0|cmd_mux_006|src_data[51], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[15] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[33]~8 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[33]~8, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[32]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[32]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[32] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[32], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[32] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[32], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[32]~7 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[32]~7, lab7, 1
instance = comp, \u0|sdram|active_addr[14] , u0|sdram|active_addr[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[16]~11 , u0|nios2_gen2_0|cpu|W_alu_result[16]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[16] , u0|nios2_gen2_0|cpu|W_alu_result[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[52]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[52]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[52] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[52], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[52] , u0|mm_interconnect_0|cmd_mux_006|src_data[52], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[16] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[34]~7 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[34]~7, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[33] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[33], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[33]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[33]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[33] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[33], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[33]~6 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[33]~6, lab7, 1
instance = comp, \u0|sdram|active_addr[15] , u0|sdram|active_addr[15], lab7, 1
instance = comp, \u0|sdram|pending~3 , u0|sdram|pending~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[50] , u0|mm_interconnect_0|cmd_mux_006|src_data[50], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[14] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[32]~5 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[32]~5, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[31] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[31], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[31]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[31]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[31] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[31], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[31]~4 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[31]~4, lab7, 1
instance = comp, \u0|sdram|active_addr[13] , u0|sdram|active_addr[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[13]~14 , u0|nios2_gen2_0|cpu|W_alu_result[13]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[13] , u0|nios2_gen2_0|cpu|W_alu_result[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[49] , u0|mm_interconnect_0|cmd_mux_006|src_data[49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[13] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[31]~6 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[31]~6, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[30]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[30]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[30] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[30], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[30] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[30], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[30]~5 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[30]~5, lab7, 1
instance = comp, \u0|sdram|active_addr[12] , u0|sdram|active_addr[12], lab7, 1
instance = comp, \u0|sdram|pending~2 , u0|sdram|pending~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[47] , u0|mm_interconnect_0|cmd_mux_006|src_data[47], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[11] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[29]~2 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[29]~2, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[28] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[28], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[28] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[28], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[28]~0 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[28]~0, lab7, 1
instance = comp, \u0|sdram|active_addr[10] , u0|sdram|active_addr[10], lab7, 1
instance = comp, \u0|sdram|pending~0 , u0|sdram|pending~0, lab7, 1
instance = comp, \u0|sdram|pending~4 , u0|sdram|pending~4, lab7, 1
instance = comp, \u0|sdram|Selector27~1 , u0|sdram|Selector27~1, lab7, 1
instance = comp, \u0|sdram|Selector27~2 , u0|sdram|Selector27~2, lab7, 1
instance = comp, \u0|sdram|Selector35~1 , u0|sdram|Selector35~1, lab7, 1
instance = comp, \u0|sdram|m_next.000010000 , u0|sdram|m_next.000010000, lab7, 1
instance = comp, \u0|sdram|Selector28~0 , u0|sdram|Selector28~0, lab7, 1
instance = comp, \u0|sdram|m_state.000010000 , u0|sdram|m_state.000010000, lab7, 1
instance = comp, \u0|sdram|WideOr9~0 , u0|sdram|WideOr9~0, lab7, 1
instance = comp, \u0|sdram|Selector22~1 , u0|sdram|Selector22~1, lab7, 1
instance = comp, \u0|sdram|Selector2~0 , u0|sdram|Selector2~0, lab7, 1
instance = comp, \u0|sdram|Selector2~1 , u0|sdram|Selector2~1, lab7, 1
instance = comp, \u0|sdram|i_cmd[1] , u0|sdram|i_cmd[1], lab7, 1
instance = comp, \u0|sdram|Selector21~0 , u0|sdram|Selector21~0, lab7, 1
instance = comp, \u0|sdram|Selector21~1 , u0|sdram|Selector21~1, lab7, 1
instance = comp, \u0|sdram|m_cmd[1]~_Duplicate_1 , u0|sdram|m_cmd[1]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector1~0 , u0|sdram|Selector1~0, lab7, 1
instance = comp, \u0|sdram|i_cmd[2] , u0|sdram|i_cmd[2], lab7, 1
instance = comp, \u0|sdram|Selector20~0 , u0|sdram|Selector20~0, lab7, 1
instance = comp, \u0|sdram|m_cmd[2]~_Duplicate_1 , u0|sdram|m_cmd[2]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector3~0 , u0|sdram|Selector3~0, lab7, 1
instance = comp, \u0|sdram|Selector3~1 , u0|sdram|Selector3~1, lab7, 1
instance = comp, \u0|sdram|i_cmd[0] , u0|sdram|i_cmd[0], lab7, 1
instance = comp, \u0|sdram|Selector22~0 , u0|sdram|Selector22~0, lab7, 1
instance = comp, \u0|sdram|Selector22~2 , u0|sdram|Selector22~2, lab7, 1
instance = comp, \u0|sdram|m_cmd[0]~_Duplicate_1 , u0|sdram|m_cmd[0]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Equal4~0 , u0|sdram|Equal4~0, lab7, 1
instance = comp, \u0|sdram|rd_valid[0] , u0|sdram|rd_valid[0], lab7, 1
instance = comp, \u0|sdram|rd_valid[1]~feeder , u0|sdram|rd_valid[1]~feeder, lab7, 1
instance = comp, \u0|sdram|rd_valid[1] , u0|sdram|rd_valid[1], lab7, 1
instance = comp, \u0|sdram|rd_valid[2] , u0|sdram|rd_valid[2], lab7, 1
instance = comp, \u0|sdram|za_valid , u0|sdram|za_valid, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|read~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|read~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~3 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~4 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|full , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|full, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|write , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|write, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Equal0~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Equal0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~3 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~3, lab7, 1
instance = comp, \DRAM_DQ[10]~input , DRAM_DQ[10]~input, lab7, 1
instance = comp, \u0|sdram|za_data[10] , u0|sdram|za_data[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~58feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~58feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~58 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~58, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~10 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~175 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~175, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~176 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~176, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~90feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~90feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~90 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~90, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~122feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~122feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~122 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~122, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~74 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~74, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~106feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~106feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~106 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~106, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~173 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~173, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~174 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~174, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~177 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~177, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[10] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~11 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always9~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always9~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[10] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[106] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[106], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[106] , u0|mm_interconnect_0|cmd_mux_006|src_data[106], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~58 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~58, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~49 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~49, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~40 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~40, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~31 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~31, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~22 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~22, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[10]~11 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[10]~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~44 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~44, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[10]~feeder , u0|hex_digits_pio|data_out[10]~feeder, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[10] , u0|hex_digits_pio|data_out[10], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[10] , u0|hex_digits_pio|readdata[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[10] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[30]~6 , u0|nios2_gen2_0|cpu|d_writedata[30]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[30] , u0|nios2_gen2_0|cpu|d_writedata[30], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~25 , u0|mm_interconnect_0|cmd_mux_005|src_payload~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[31]~5 , u0|nios2_gen2_0|cpu|d_writedata[31]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[31] , u0|nios2_gen2_0|cpu|d_writedata[31], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~24 , u0|mm_interconnect_0|cmd_mux_005|src_payload~24, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[35] , u0|mm_interconnect_0|cmd_mux_005|src_data[35], lab7, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~23 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[10]~70 , u0|nios2_gen2_0|cpu|F_iw[10]~70, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[10] , u0|nios2_gen2_0|cpu|D_iw[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[20] , u0|nios2_gen2_0|cpu|E_src2[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~24 , u0|nios2_gen2_0|cpu|Add1~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~72 , u0|nios2_gen2_0|cpu|Add1~72, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[21]~10 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[21]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[21] , u0|nios2_gen2_0|cpu|F_pc[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[22]~44 , u0|nios2_gen2_0|cpu|F_pc_plus_one[22]~44, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[24] , u0|nios2_gen2_0|cpu|E_src1[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[22]~9 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[22]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[22] , u0|nios2_gen2_0|cpu|F_pc[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[23]~46 , u0|nios2_gen2_0|cpu|F_pc_plus_one[23]~46, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~8 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[23] , u0|nios2_gen2_0|cpu|F_pc[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[26] , u0|nios2_gen2_0|cpu|E_src1[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~7 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[24] , u0|nios2_gen2_0|cpu|F_pc[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal13~0 , u0|mm_interconnect_0|router_001|Equal13~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~3 , u0|mm_interconnect_0|router_001|Equal1~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal0~0 , u0|mm_interconnect_0|router_001|Equal0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[5]~5 , u0|mm_interconnect_0|router_001|src_channel[5]~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_valid , u0|mm_interconnect_0|crosser_001|clock_xer|out_valid, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|WideOr1 , u0|mm_interconnect_0|cmd_mux_006|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[16]~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[16]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[17]~1 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[17]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[35] , u0|mm_interconnect_0|cmd_mux_006|src_data[35], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[1] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[34] , u0|mm_interconnect_0|cmd_mux_006|src_data[34], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|WideOr0~0 , u0|mm_interconnect_0|sdram_s1_agent|WideOr0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|WideOr0 , u0|mm_interconnect_0|sdram_s1_agent|WideOr0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|cp_ready~0 , u0|mm_interconnect_0|sdram_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[1] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~53 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~53, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~44 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~44, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~35 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~35, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~26 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~26, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~17 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~3 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~60 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~60, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~55 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~55, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~46 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~46, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~37 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~37, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~28 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~28, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~19 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[73]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[73]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[73] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[73], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[73] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[73], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[73]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[73]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[73] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[73], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[73]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[73]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[73] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[73], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[73] , u0|mm_interconnect_0|cmd_mux_006|src_data[73], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~62 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~62, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~61 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~61, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~56 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~56, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~47 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~47, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~38 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~38, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~29 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~29, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~20 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~20, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[0] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~1 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~2 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[74]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[74]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[74] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[74], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[74] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[74], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[74]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[74]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[74] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[74], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[74]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[74]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[74] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[74], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[74] , u0|mm_interconnect_0|cmd_mux_006|src_data[74], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~59 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~59, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~54 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~54, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~45 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~45, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~36 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~36, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~27 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~27, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~18 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~18, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][91], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~57 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~57, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][91]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][91]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][91], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~48 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~48, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][91], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~39 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~39, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][91], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~30 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~30, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][91], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~21 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][91], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~12 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][91], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~4 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][91], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_valid , u0|mm_interconnect_0|crosser_003|clock_xer|out_valid, lab7, 1
instance = comp, \DRAM_DQ[1]~input , DRAM_DQ[1]~input, lab7, 1
instance = comp, \u0|sdram|za_data[1] , u0|sdram|za_data[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~33feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~33feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~33 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~33, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~49 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~49, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~135 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~135, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~136 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~136, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~81 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~81, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~113 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~113, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~65 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~65, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~97feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~97feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~97 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~97, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~133 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~133, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~134 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~134, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~137 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~137, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~7 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~5 , u0|mm_interconnect_0|cmd_mux_005|src_payload~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~6 , u0|mm_interconnect_0|cmd_mux_005|src_payload~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[34] , u0|mm_interconnect_0|cmd_mux_005|src_data[34], lab7, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[17]~79 , u0|nios2_gen2_0|cpu|F_iw[17]~79, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[17]~80 , u0|nios2_gen2_0|cpu|F_iw[17]~80, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[17] , u0|nios2_gen2_0|cpu|D_iw[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[27] , u0|nios2_gen2_0|cpu|E_src2[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~17 , u0|nios2_gen2_0|cpu|Add1~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~90 , u0|nios2_gen2_0|cpu|Add1~90, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~92 , u0|nios2_gen2_0|cpu|Add1~92, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~94 , u0|nios2_gen2_0|cpu|Add1~94, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[31]~31 , u0|nios2_gen2_0|cpu|W_alu_result[31]~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[31] , u0|nios2_gen2_0|cpu|W_alu_result[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~17 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~17, lab7, 1
instance = comp, \DRAM_DQ[15]~input , DRAM_DQ[15]~input, lab7, 1
instance = comp, \u0|sdram|za_data[15] , u0|sdram|za_data[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~127 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~127, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~79 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~79, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~111 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~111, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~204 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~204, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~205 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~205, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~47 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~47, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~15 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~63feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~63feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~63 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~63, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~31 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~31, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~206 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~206, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~207 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~207, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~208 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~208, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[15] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[15] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~8 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data~0 , u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[31] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[31], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[31]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[31] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[31], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~70 , u0|vga_text_mode_controller_0|Palette~70, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][31]~30 , u0|vga_text_mode_controller_0|Palette[1][31]~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][27]~38 , u0|vga_text_mode_controller_0|Palette[3][27]~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][31] , u0|vga_text_mode_controller_0|Palette[3][31], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][31]~31 , u0|vga_text_mode_controller_0|Palette[1][31]~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][31] , u0|vga_text_mode_controller_0|Palette[1][31], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][31]~35 , u0|vga_text_mode_controller_0|Palette[1][31]~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][29]~36 , u0|vga_text_mode_controller_0|Palette[0][29]~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][31] , u0|vga_text_mode_controller_0|Palette[0][31], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux0~2 , u0|vga_text_mode_controller_0|Mux0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][28]~33 , u0|vga_text_mode_controller_0|Palette[2][28]~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][31] , u0|vga_text_mode_controller_0|Palette[2][31], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux0~3 , u0|vga_text_mode_controller_0|Mux0~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][31]~37 , u0|vga_text_mode_controller_0|Palette[4][31]~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][31] , u0|vga_text_mode_controller_0|Palette[4][31], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][31]~feeder , u0|vga_text_mode_controller_0|Palette[6][31]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][26]~34 , u0|vga_text_mode_controller_0|Palette[6][26]~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][31] , u0|vga_text_mode_controller_0|Palette[6][31], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux0~0 , u0|vga_text_mode_controller_0|Mux0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][30]~39 , u0|vga_text_mode_controller_0|Palette[7][30]~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][31] , u0|vga_text_mode_controller_0|Palette[7][31], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][30]~32 , u0|vga_text_mode_controller_0|Palette[5][30]~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][31] , u0|vga_text_mode_controller_0|Palette[5][31], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux0~1 , u0|vga_text_mode_controller_0|Mux0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux0~4 , u0|vga_text_mode_controller_0|Mux0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[31] , u0|vga_text_mode_controller_0|buffer_readout[31], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vram0|mem0|altsyncram_component|auto_generated|ram_block1a0 , u0|vga_text_mode_controller_0|vram0|mem0|altsyncram_component|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[31]~29 , u0|vga_text_mode_controller_0|AVL_READDATA[31]~29, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[31] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[31], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_valid , u0|mm_interconnect_0|crosser_002|clock_xer|out_valid, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~18 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~19 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~34 , u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~34, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[30]~12 , u0|nios2_gen2_0|cpu|E_src2[30]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[30] , u0|nios2_gen2_0|cpu|E_src2[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[30]~26 , u0|nios2_gen2_0|cpu|E_logic_result[30]~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[30]~29 , u0|nios2_gen2_0|cpu|W_alu_result[30]~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[30] , u0|nios2_gen2_0|cpu|W_alu_result[30], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~71 , u0|vga_text_mode_controller_0|Palette~71, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][30] , u0|vga_text_mode_controller_0|Palette[3][30], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][30] , u0|vga_text_mode_controller_0|Palette[1][30], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][30] , u0|vga_text_mode_controller_0|Palette[0][30], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux1~2 , u0|vga_text_mode_controller_0|Mux1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][30] , u0|vga_text_mode_controller_0|Palette[2][30], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux1~3 , u0|vga_text_mode_controller_0|Mux1~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][30] , u0|vga_text_mode_controller_0|Palette[5][30], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][30] , u0|vga_text_mode_controller_0|Palette[4][30], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][30]~feeder , u0|vga_text_mode_controller_0|Palette[6][30]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][30] , u0|vga_text_mode_controller_0|Palette[6][30], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux1~0 , u0|vga_text_mode_controller_0|Mux1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][30] , u0|vga_text_mode_controller_0|Palette[7][30], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux1~1 , u0|vga_text_mode_controller_0|Mux1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux1~4 , u0|vga_text_mode_controller_0|Mux1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[30] , u0|vga_text_mode_controller_0|buffer_readout[30], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[30]~30 , u0|vga_text_mode_controller_0|AVL_READDATA[30]~30, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[30] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~20 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~20, lab7, 1
instance = comp, \DRAM_DQ[14]~input , DRAM_DQ[14]~input, lab7, 1
instance = comp, \u0|sdram|za_data[14] , u0|sdram|za_data[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~126 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~126, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~78 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~78, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~110 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~110, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~199 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~199, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~200 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~200, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~46feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~46feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~46 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~46, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~14 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~62feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~62feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~62 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~62, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~30 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~30, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~201 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~201, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~202 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~202, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~203 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~203, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[14] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~9 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[30] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[30], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~21 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~22 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~23 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~35 , u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~35, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[29]~13 , u0|nios2_gen2_0|cpu|E_src2[29]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[29] , u0|nios2_gen2_0|cpu|E_src2[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~88 , u0|nios2_gen2_0|cpu|Add1~88, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[29]~30 , u0|nios2_gen2_0|cpu|W_alu_result[29]~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[29] , u0|nios2_gen2_0|cpu|W_alu_result[29], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~72 , u0|vga_text_mode_controller_0|Palette~72, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][29] , u0|vga_text_mode_controller_0|Palette[1][29], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][29] , u0|vga_text_mode_controller_0|Palette[0][29], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux2~2 , u0|vga_text_mode_controller_0|Mux2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][29] , u0|vga_text_mode_controller_0|Palette[2][29], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][29] , u0|vga_text_mode_controller_0|Palette[3][29], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux2~3 , u0|vga_text_mode_controller_0|Mux2~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][29] , u0|vga_text_mode_controller_0|Palette[4][29], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][29]~feeder , u0|vga_text_mode_controller_0|Palette[6][29]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][29] , u0|vga_text_mode_controller_0|Palette[6][29], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux2~0 , u0|vga_text_mode_controller_0|Mux2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][29] , u0|vga_text_mode_controller_0|Palette[5][29], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][29] , u0|vga_text_mode_controller_0|Palette[7][29], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux2~1 , u0|vga_text_mode_controller_0|Mux2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux2~4 , u0|vga_text_mode_controller_0|Mux2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[29] , u0|vga_text_mode_controller_0|buffer_readout[29], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[29]~31 , u0|vga_text_mode_controller_0|AVL_READDATA[29]~31, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[29] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~24 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~24, lab7, 1
instance = comp, \DRAM_DQ[13]~input , DRAM_DQ[13]~input, lab7, 1
instance = comp, \u0|sdram|za_data[13] , u0|sdram|za_data[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~45feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~45feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~45 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~45, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~13 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~61 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~61, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~29 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~29, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~196 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~196, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~197 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~197, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~125 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~125, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~77 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~77, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~109 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~109, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~194 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~194, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~195 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~195, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~198 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~198, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[13] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~10 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[29] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[29], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[29] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~25 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~26 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~27 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~36 , u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~36, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[28]~19 , u0|nios2_gen2_0|cpu|R_src1[28]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[28] , u0|nios2_gen2_0|cpu|E_src1[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[28]~28 , u0|nios2_gen2_0|cpu|W_alu_result[28]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[28] , u0|nios2_gen2_0|cpu|W_alu_result[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14, lab7, 1
instance = comp, \DRAM_DQ[12]~input , DRAM_DQ[12]~input, lab7, 1
instance = comp, \u0|sdram|za_data[12] , u0|sdram|za_data[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~124 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~124, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~108 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~108, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~76 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~76, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~189 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~189, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~190 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~190, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~12 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~60 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~60, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~28 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~28, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~191 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~191, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~192 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~192, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~193 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~193, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[12] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~11 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[28] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[28], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~69 , u0|vga_text_mode_controller_0|Palette~69, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][28] , u0|vga_text_mode_controller_0|Palette[3][28], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][28] , u0|vga_text_mode_controller_0|Palette[2][28], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][28] , u0|vga_text_mode_controller_0|Palette[1][28], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][28] , u0|vga_text_mode_controller_0|Palette[0][28], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux3~2 , u0|vga_text_mode_controller_0|Mux3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux3~3 , u0|vga_text_mode_controller_0|Mux3~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][28] , u0|vga_text_mode_controller_0|Palette[4][28], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][28]~feeder , u0|vga_text_mode_controller_0|Palette[6][28]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][28] , u0|vga_text_mode_controller_0|Palette[6][28], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux3~0 , u0|vga_text_mode_controller_0|Mux3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][28] , u0|vga_text_mode_controller_0|Palette[5][28], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][28] , u0|vga_text_mode_controller_0|Palette[7][28], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux3~1 , u0|vga_text_mode_controller_0|Mux3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux3~4 , u0|vga_text_mode_controller_0|Mux3~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[28] , u0|vga_text_mode_controller_0|buffer_readout[28], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[28]~28 , u0|vga_text_mode_controller_0|AVL_READDATA[28]~28, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[28] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~16 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~33 , u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~33, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[29]~7 , u0|nios2_gen2_0|cpu|d_writedata[29]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[29] , u0|nios2_gen2_0|cpu|d_writedata[29], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~26 , u0|mm_interconnect_0|cmd_mux_005|src_payload~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~66 , u0|vga_text_mode_controller_0|Palette~66, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][27] , u0|vga_text_mode_controller_0|Palette[3][27], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][27] , u0|vga_text_mode_controller_0|Palette[2][27], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][27] , u0|vga_text_mode_controller_0|Palette[1][27], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][27] , u0|vga_text_mode_controller_0|Palette[0][27], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux4~2 , u0|vga_text_mode_controller_0|Mux4~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux4~3 , u0|vga_text_mode_controller_0|Mux4~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][27]~feeder , u0|vga_text_mode_controller_0|Palette[6][27]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][27] , u0|vga_text_mode_controller_0|Palette[6][27], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][27] , u0|vga_text_mode_controller_0|Palette[4][27], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux4~0 , u0|vga_text_mode_controller_0|Mux4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][27] , u0|vga_text_mode_controller_0|Palette[7][27], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][27] , u0|vga_text_mode_controller_0|Palette[5][27], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux4~1 , u0|vga_text_mode_controller_0|Mux4~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux4~4 , u0|vga_text_mode_controller_0|Mux4~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[27] , u0|vga_text_mode_controller_0|buffer_readout[27], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[27]~16 , u0|vga_text_mode_controller_0|AVL_READDATA[27]~16, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[27] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[27], lab7, 1
instance = comp, \DRAM_DQ[11]~input , DRAM_DQ[11]~input, lab7, 1
instance = comp, \u0|sdram|za_data[11] , u0|sdram|za_data[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~59feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~59feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~59 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~59, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~27 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~27, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~11 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~217 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~217, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~218 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~218, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~185 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~185, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~186 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~186, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~187 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~187, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~123 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~123, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~107 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~107, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~75 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~75, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~183 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~183, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~184 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~184, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~188 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~188, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[11] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~12 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[27] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[27] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~21 , u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[28]~0 , u0|nios2_gen2_0|cpu|d_writedata[28]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[28] , u0|nios2_gen2_0|cpu|d_writedata[28], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~27 , u0|mm_interconnect_0|cmd_mux_005|src_payload~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~67 , u0|vga_text_mode_controller_0|Palette~67, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][26] , u0|vga_text_mode_controller_0|Palette[1][26], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][26] , u0|vga_text_mode_controller_0|Palette[0][26], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux5~2 , u0|vga_text_mode_controller_0|Mux5~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][26] , u0|vga_text_mode_controller_0|Palette[3][26], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][26] , u0|vga_text_mode_controller_0|Palette[2][26], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux5~3 , u0|vga_text_mode_controller_0|Mux5~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][26]~feeder , u0|vga_text_mode_controller_0|Palette[6][26]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][26] , u0|vga_text_mode_controller_0|Palette[6][26], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][26] , u0|vga_text_mode_controller_0|Palette[4][26], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux5~0 , u0|vga_text_mode_controller_0|Mux5~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][26] , u0|vga_text_mode_controller_0|Palette[5][26], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][26] , u0|vga_text_mode_controller_0|Palette[7][26], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux5~1 , u0|vga_text_mode_controller_0|Mux5~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux5~4 , u0|vga_text_mode_controller_0|Mux5~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[26] , u0|vga_text_mode_controller_0|buffer_readout[26], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[26]~17 , u0|vga_text_mode_controller_0|AVL_READDATA[26]~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[26] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~4 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[26] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[26]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[26] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~22 , u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[25]~2 , u0|nios2_gen2_0|cpu|E_src1[25]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[25] , u0|nios2_gen2_0|cpu|E_src1[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[25]~2 , u0|nios2_gen2_0|cpu|W_alu_result[25]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[25] , u0|nios2_gen2_0|cpu|W_alu_result[25], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~68 , u0|vga_text_mode_controller_0|Palette~68, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][25] , u0|vga_text_mode_controller_0|Palette[3][25], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][25] , u0|vga_text_mode_controller_0|Palette[2][25], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][25] , u0|vga_text_mode_controller_0|Palette[1][25], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][25] , u0|vga_text_mode_controller_0|Palette[0][25], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux6~2 , u0|vga_text_mode_controller_0|Mux6~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux6~3 , u0|vga_text_mode_controller_0|Mux6~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][25]~feeder , u0|vga_text_mode_controller_0|Palette[6][25]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][25] , u0|vga_text_mode_controller_0|Palette[6][25], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][25] , u0|vga_text_mode_controller_0|Palette[4][25], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux6~0 , u0|vga_text_mode_controller_0|Mux6~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][25] , u0|vga_text_mode_controller_0|Palette[7][25], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][25] , u0|vga_text_mode_controller_0|Palette[5][25], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux6~1 , u0|vga_text_mode_controller_0|Mux6~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux6~4 , u0|vga_text_mode_controller_0|Mux6~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[25] , u0|vga_text_mode_controller_0|buffer_readout[25], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[25]~18 , u0|vga_text_mode_controller_0|AVL_READDATA[25]~18, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[25] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6, lab7, 1
instance = comp, \DRAM_DQ[9]~input , DRAM_DQ[9]~input, lab7, 1
instance = comp, \u0|sdram|za_data[9] , u0|sdram|za_data[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~89feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~89feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~89 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~89, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~121 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~121, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~73 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~73, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~105feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~105feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~105 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~105, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~168 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~168, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~169 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~169, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~9 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~57feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~57feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~57 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~57, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~25 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~25, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~170 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~170, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~171 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~171, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~172 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~172, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[9] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~3 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[25] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~23 , u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[24]~3 , u0|nios2_gen2_0|cpu|E_src2[24]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[24] , u0|nios2_gen2_0|cpu|E_src2[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[24]~4 , u0|nios2_gen2_0|cpu|E_logic_result[24]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[24]~3 , u0|nios2_gen2_0|cpu|W_alu_result[24]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[24] , u0|nios2_gen2_0|cpu|W_alu_result[24], lab7, 1
instance = comp, \DRAM_DQ[8]~input , DRAM_DQ[8]~input, lab7, 1
instance = comp, \u0|sdram|za_data[8] , u0|sdram|za_data[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~8 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~56feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~56feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~56 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~56, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~24feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~24feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~24 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~24, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~165 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~165, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~166 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~166, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~88 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~88, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~120 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~120, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~72feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~72feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~72 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~72, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~104feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~104feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~104 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~104, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~163 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~163, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~164 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~164, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~167 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~167, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[8] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~2 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[24] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~29 , u0|vga_text_mode_controller_0|Palette~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][24]~feeder , u0|vga_text_mode_controller_0|Palette[1][24]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][24] , u0|vga_text_mode_controller_0|Palette[1][24], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][24] , u0|vga_text_mode_controller_0|Palette[0][24], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux7~2 , u0|vga_text_mode_controller_0|Mux7~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][24]~feeder , u0|vga_text_mode_controller_0|Palette[2][24]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][24] , u0|vga_text_mode_controller_0|Palette[2][24], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][24] , u0|vga_text_mode_controller_0|Palette[3][24], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux7~3 , u0|vga_text_mode_controller_0|Mux7~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][24] , u0|vga_text_mode_controller_0|Palette[4][24], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][24] , u0|vga_text_mode_controller_0|Palette[6][24], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux7~0 , u0|vga_text_mode_controller_0|Mux7~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][24] , u0|vga_text_mode_controller_0|Palette[7][24], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][24] , u0|vga_text_mode_controller_0|Palette[5][24], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux7~1 , u0|vga_text_mode_controller_0|Mux7~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux7~4 , u0|vga_text_mode_controller_0|Mux7~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[24] , u0|vga_text_mode_controller_0|buffer_readout[24], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[24]~19 , u0|vga_text_mode_controller_0|AVL_READDATA[24]~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[24] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~24 , u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[23]~15 , u0|nios2_gen2_0|cpu|E_st_data[23]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[23] , u0|nios2_gen2_0|cpu|d_writedata[23], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~27 , u0|vga_text_mode_controller_0|Palette~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][23] , u0|vga_text_mode_controller_0|Palette[2][23], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][23] , u0|vga_text_mode_controller_0|Palette[1][23], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][23] , u0|vga_text_mode_controller_0|Palette[0][23], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux8~2 , u0|vga_text_mode_controller_0|Mux8~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][23] , u0|vga_text_mode_controller_0|Palette[3][23], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux8~3 , u0|vga_text_mode_controller_0|Mux8~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][23] , u0|vga_text_mode_controller_0|Palette[6][23], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][23] , u0|vga_text_mode_controller_0|Palette[4][23], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux8~0 , u0|vga_text_mode_controller_0|Mux8~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][23]~feeder , u0|vga_text_mode_controller_0|Palette[7][23]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][23] , u0|vga_text_mode_controller_0|Palette[7][23], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][23] , u0|vga_text_mode_controller_0|Palette[5][23], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux8~1 , u0|vga_text_mode_controller_0|Mux8~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux8~4 , u0|vga_text_mode_controller_0|Mux8~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[23] , u0|vga_text_mode_controller_0|buffer_readout[23], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vram0|mem0|altsyncram_component|auto_generated|ram_block1a8 , u0|vga_text_mode_controller_0|vram0|mem0|altsyncram_component|auto_generated|ram_block1a8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[23]~20 , u0|vga_text_mode_controller_0|AVL_READDATA[23]~20, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[23] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[23], lab7, 1
instance = comp, \DRAM_DQ[7]~input , DRAM_DQ[7]~input, lab7, 1
instance = comp, \u0|sdram|za_data[7] , u0|sdram|za_data[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~87 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~87, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~119 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~119, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~103 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~103, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~71 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~71, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~158 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~158, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~159 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~159, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~39feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~39feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~39 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~39, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~55 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~55, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~23 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~23, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~7 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~160 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~160, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~161 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~161, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~162 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~162, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[7] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~1 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[23] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[23]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[23]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[23] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~8 , u0|mm_interconnect_0|rsp_mux|src_payload~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~9 , u0|mm_interconnect_0|rsp_mux|src_payload~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~10 , u0|mm_interconnect_0|rsp_mux|src_payload~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~0 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~25 , u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[22]~14 , u0|nios2_gen2_0|cpu|E_st_data[22]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[22] , u0|nios2_gen2_0|cpu|d_writedata[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~6 , u0|mm_interconnect_0|cmd_mux_003|src_payload~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[22] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~5 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~23 , u0|mm_interconnect_0|cmd_mux_003|src_payload~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[21] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~22 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~7 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[22] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~11 , u0|mm_interconnect_0|rsp_mux|src_payload~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~25 , u0|vga_text_mode_controller_0|Palette~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][22] , u0|vga_text_mode_controller_0|Palette[6][22], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][22] , u0|vga_text_mode_controller_0|Palette[4][22], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux9~0 , u0|vga_text_mode_controller_0|Mux9~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][22] , u0|vga_text_mode_controller_0|Palette[7][22], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][22] , u0|vga_text_mode_controller_0|Palette[5][22], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux9~1 , u0|vga_text_mode_controller_0|Mux9~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][22] , u0|vga_text_mode_controller_0|Palette[2][22], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][22] , u0|vga_text_mode_controller_0|Palette[1][22], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][22] , u0|vga_text_mode_controller_0|Palette[0][22], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux9~2 , u0|vga_text_mode_controller_0|Mux9~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][22] , u0|vga_text_mode_controller_0|Palette[3][22], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux9~3 , u0|vga_text_mode_controller_0|Mux9~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux9~4 , u0|vga_text_mode_controller_0|Mux9~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[22] , u0|vga_text_mode_controller_0|buffer_readout[22], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[22]~21 , u0|vga_text_mode_controller_0|AVL_READDATA[22]~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[22], lab7, 1
instance = comp, \DRAM_DQ[6]~input , DRAM_DQ[6]~input, lab7, 1
instance = comp, \u0|sdram|za_data[6] , u0|sdram|za_data[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~54feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~54feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~54 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~54, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~22feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~22feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~22 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~22, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~6feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~6feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~6 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~155 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~155, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~156 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~156, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~118feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~118feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~118 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~118, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~70feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~70feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~70 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~70, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~153 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~153, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~154 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~154, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~157 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~157, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[6] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[22] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[22]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[22] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~12 , u0|mm_interconnect_0|rsp_mux|src_payload~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~13 , u0|mm_interconnect_0|rsp_mux|src_payload~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~1 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~26 , u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[21]~6 , u0|nios2_gen2_0|cpu|E_src1[21]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[21] , u0|nios2_gen2_0|cpu|E_src1[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[21]~7 , u0|nios2_gen2_0|cpu|E_logic_result[21]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[21]~6 , u0|nios2_gen2_0|cpu|W_alu_result[21]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[21] , u0|nios2_gen2_0|cpu|W_alu_result[21], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~0 , u0|vga_text_mode_controller_0|Palette~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][21] , u0|vga_text_mode_controller_0|Palette[2][21], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][21] , u0|vga_text_mode_controller_0|Palette[3][21], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][21] , u0|vga_text_mode_controller_0|Palette[1][21], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][21] , u0|vga_text_mode_controller_0|Palette[0][21], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux10~2 , u0|vga_text_mode_controller_0|Mux10~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux10~3 , u0|vga_text_mode_controller_0|Mux10~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][21]~feeder , u0|vga_text_mode_controller_0|Palette[7][21]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][21] , u0|vga_text_mode_controller_0|Palette[7][21], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][21] , u0|vga_text_mode_controller_0|Palette[6][21], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][21] , u0|vga_text_mode_controller_0|Palette[4][21], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux10~0 , u0|vga_text_mode_controller_0|Mux10~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][21] , u0|vga_text_mode_controller_0|Palette[5][21], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux10~1 , u0|vga_text_mode_controller_0|Mux10~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux10~4 , u0|vga_text_mode_controller_0|Mux10~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[21] , u0|vga_text_mode_controller_0|buffer_readout[21], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[21]~22 , u0|vga_text_mode_controller_0|AVL_READDATA[21]~22, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~24 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[21] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~14 , u0|mm_interconnect_0|rsp_mux|src_payload~14, lab7, 1
instance = comp, \DRAM_DQ[5]~input , DRAM_DQ[5]~input, lab7, 1
instance = comp, \u0|sdram|za_data[5] , u0|sdram|za_data[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~69 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~69, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~101 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~101, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~178 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~178, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~117 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~117, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~179 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~179, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~5 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~53feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~53feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~53 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~53, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~21 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~180 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~180, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~181 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~181, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~182 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~182, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[5] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~6 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[21] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~15 , u0|mm_interconnect_0|rsp_mux|src_payload~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~16 , u0|mm_interconnect_0|rsp_mux|src_payload~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~2 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~27 , u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[21]~8 , u0|nios2_gen2_0|cpu|E_st_data[21]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[21] , u0|nios2_gen2_0|cpu|d_writedata[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~22 , u0|mm_interconnect_0|cmd_mux_005|src_payload~22, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~18 , u0|mm_interconnect_0|rsp_mux|src_payload~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~56 , u0|vga_text_mode_controller_0|Palette~56, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][20] , u0|vga_text_mode_controller_0|Palette[7][20], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][20] , u0|vga_text_mode_controller_0|Palette[5][20], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][20] , u0|vga_text_mode_controller_0|Palette[4][20], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][20] , u0|vga_text_mode_controller_0|Palette[6][20], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux11~0 , u0|vga_text_mode_controller_0|Mux11~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux11~1 , u0|vga_text_mode_controller_0|Mux11~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][20]~feeder , u0|vga_text_mode_controller_0|Palette[2][20]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][20] , u0|vga_text_mode_controller_0|Palette[2][20], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][20] , u0|vga_text_mode_controller_0|Palette[3][20], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][20]~feeder , u0|vga_text_mode_controller_0|Palette[1][20]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][20] , u0|vga_text_mode_controller_0|Palette[1][20], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][20] , u0|vga_text_mode_controller_0|Palette[0][20], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux11~2 , u0|vga_text_mode_controller_0|Mux11~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux11~3 , u0|vga_text_mode_controller_0|Mux11~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux11~4 , u0|vga_text_mode_controller_0|Mux11~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[20] , u0|vga_text_mode_controller_0|buffer_readout[20], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[20]~23 , u0|vga_text_mode_controller_0|AVL_READDATA[20]~23, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~19 , u0|mm_interconnect_0|rsp_mux|src_payload~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~20 , u0|mm_interconnect_0|rsp_mux|src_payload~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~3 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~28 , u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[27]~2 , u0|nios2_gen2_0|cpu|d_writedata[27]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[27] , u0|nios2_gen2_0|cpu|d_writedata[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~29 , u0|mm_interconnect_0|cmd_mux_003|src_payload~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[27] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~7 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~28 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~28, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~28 , u0|mm_interconnect_0|cmd_mux_003|src_payload~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[28] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~27 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~6 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~27 , u0|mm_interconnect_0|cmd_mux_003|src_payload~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[29] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~26 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~26, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~26 , u0|mm_interconnect_0|cmd_mux_003|src_payload~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[30] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~25 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~25, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~25 , u0|mm_interconnect_0|cmd_mux_003|src_payload~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[31] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~24 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~24, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[35] , u0|mm_interconnect_0|cmd_mux_003|src_data[35], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[3] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~21 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[9] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9], lab7, 1
instance = comp, \u0|jtag_uart_0|LessThan0~0 , u0|jtag_uart_0|LessThan0~0, lab7, 1
instance = comp, \u0|jtag_uart_0|LessThan0~1 , u0|jtag_uart_0|LessThan0~1, lab7, 1
instance = comp, \u0|jtag_uart_0|fifo_AE , u0|jtag_uart_0|fifo_AE, lab7, 1
instance = comp, \u0|jtag_uart_0|ien_AE , u0|jtag_uart_0|ien_AE, lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[9] , u0|jtag_uart_0|av_readdata[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~30 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~30, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~31 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~31, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~13 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[9] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[9]~13 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[9]~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_payload~6 , u0|mm_interconnect_0|cmd_mux_016|src_payload~6, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[9]~feeder , u0|spi_0|spi_slave_select_holding_reg[9]~feeder, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[9] , u0|spi_0|spi_slave_select_holding_reg[9], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[9] , u0|spi_0|spi_slave_select_reg[9], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[9]~29 , u0|spi_0|p1_data_to_cpu[9]~29, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[9] , u0|spi_0|endofpacketvalue_reg[9], lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[8]~3 , u0|spi_0|data_to_cpu[8]~3, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[6]~2 , u0|spi_0|data_to_cpu[6]~2, lab7, 1
instance = comp, \u0|spi_0|iEOP_reg , u0|spi_0|iEOP_reg, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_payload~4 , u0|mm_interconnect_0|cmd_mux_016|src_payload~4, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[8] , u0|spi_0|endofpacketvalue_reg[8], lab7, 1
instance = comp, \u0|spi_0|EOP~12 , u0|spi_0|EOP~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_payload~13 , u0|mm_interconnect_0|cmd_mux_016|src_payload~13, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[13]~feeder , u0|spi_0|endofpacketvalue_reg[13]~feeder, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[13] , u0|spi_0|endofpacketvalue_reg[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_payload~15 , u0|mm_interconnect_0|cmd_mux_016|src_payload~15, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[15]~feeder , u0|spi_0|endofpacketvalue_reg[15]~feeder, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[15] , u0|spi_0|endofpacketvalue_reg[15], lab7, 1
instance = comp, \u0|spi_0|EOP~11 , u0|spi_0|EOP~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_payload~11 , u0|mm_interconnect_0|cmd_mux_016|src_payload~11, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[11]~feeder , u0|spi_0|endofpacketvalue_reg[11]~feeder, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[11] , u0|spi_0|endofpacketvalue_reg[11], lab7, 1
instance = comp, \u0|spi_0|EOP~13 , u0|spi_0|EOP~13, lab7, 1
instance = comp, \u0|spi_0|status_wr_strobe , u0|spi_0|status_wr_strobe, lab7, 1
instance = comp, \u0|spi_0|rd_strobe , u0|spi_0|rd_strobe, lab7, 1
instance = comp, \u0|spi_0|p1_rd_strobe~0 , u0|spi_0|p1_rd_strobe~0, lab7, 1
instance = comp, \u0|spi_0|p1_data_rd_strobe , u0|spi_0|p1_data_rd_strobe, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_payload~10 , u0|mm_interconnect_0|cmd_mux_016|src_payload~10, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[5] , u0|spi_0|endofpacketvalue_reg[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_payload~5 , u0|mm_interconnect_0|cmd_mux_016|src_payload~5, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[4] , u0|spi_0|endofpacketvalue_reg[4], lab7, 1
instance = comp, \u0|spi_0|EOP~7 , u0|spi_0|EOP~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_payload~8 , u0|mm_interconnect_0|cmd_mux_016|src_payload~8, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[3] , u0|spi_0|endofpacketvalue_reg[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_payload~9 , u0|mm_interconnect_0|cmd_mux_016|src_payload~9, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[2] , u0|spi_0|endofpacketvalue_reg[2], lab7, 1
instance = comp, \u0|spi_0|EOP~6 , u0|spi_0|EOP~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_payload~3 , u0|mm_interconnect_0|cmd_mux_016|src_payload~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_payload~2 , u0|mm_interconnect_0|cmd_mux_016|src_payload~2, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[7] , u0|spi_0|endofpacketvalue_reg[7], lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[6] , u0|spi_0|endofpacketvalue_reg[6], lab7, 1
instance = comp, \u0|spi_0|EOP~8 , u0|spi_0|EOP~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_payload~7 , u0|mm_interconnect_0|cmd_mux_016|src_payload~7, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[1] , u0|spi_0|endofpacketvalue_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_payload~1 , u0|mm_interconnect_0|cmd_mux_016|src_payload~1, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[0] , u0|spi_0|endofpacketvalue_reg[0], lab7, 1
instance = comp, \u0|spi_0|EOP~5 , u0|spi_0|EOP~5, lab7, 1
instance = comp, \u0|spi_0|EOP~9 , u0|spi_0|EOP~9, lab7, 1
instance = comp, \u0|spi_0|write_tx_holding , u0|spi_0|write_tx_holding, lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[1] , u0|spi_0|tx_holding_reg[1], lab7, 1
instance = comp, \ARDUINO_IO[12]~input , ARDUINO_IO[12]~input, lab7, 1
instance = comp, \u0|spi_0|Equal9~1 , u0|spi_0|Equal9~1, lab7, 1
instance = comp, \u0|spi_0|SCLK_reg~0 , u0|spi_0|SCLK_reg~0, lab7, 1
instance = comp, \u0|spi_0|SCLK_reg~1 , u0|spi_0|SCLK_reg~1, lab7, 1
instance = comp, \u0|spi_0|SCLK_reg , u0|spi_0|SCLK_reg, lab7, 1
instance = comp, \u0|spi_0|MISO_reg~0 , u0|spi_0|MISO_reg~0, lab7, 1
instance = comp, \u0|spi_0|MISO_reg , u0|spi_0|MISO_reg, lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[0] , u0|spi_0|tx_holding_reg[0], lab7, 1
instance = comp, \u0|spi_0|shift_reg~6 , u0|spi_0|shift_reg~6, lab7, 1
instance = comp, \u0|spi_0|shift_reg[4]~10 , u0|spi_0|shift_reg[4]~10, lab7, 1
instance = comp, \u0|spi_0|shift_reg[0] , u0|spi_0|shift_reg[0], lab7, 1
instance = comp, \u0|spi_0|shift_reg~7 , u0|spi_0|shift_reg~7, lab7, 1
instance = comp, \u0|spi_0|shift_reg[1] , u0|spi_0|shift_reg[1], lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[2] , u0|spi_0|tx_holding_reg[2], lab7, 1
instance = comp, \u0|spi_0|shift_reg~8 , u0|spi_0|shift_reg~8, lab7, 1
instance = comp, \u0|spi_0|shift_reg[2] , u0|spi_0|shift_reg[2], lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[2] , u0|spi_0|rx_holding_reg[2], lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[3] , u0|spi_0|tx_holding_reg[3], lab7, 1
instance = comp, \u0|spi_0|shift_reg~9 , u0|spi_0|shift_reg~9, lab7, 1
instance = comp, \u0|spi_0|shift_reg[3] , u0|spi_0|shift_reg[3], lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[3] , u0|spi_0|rx_holding_reg[3], lab7, 1
instance = comp, \u0|spi_0|EOP~1 , u0|spi_0|EOP~1, lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[4] , u0|spi_0|tx_holding_reg[4], lab7, 1
instance = comp, \u0|spi_0|shift_reg~5 , u0|spi_0|shift_reg~5, lab7, 1
instance = comp, \u0|spi_0|shift_reg[4] , u0|spi_0|shift_reg[4], lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[4] , u0|spi_0|rx_holding_reg[4], lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[5] , u0|spi_0|tx_holding_reg[5], lab7, 1
instance = comp, \u0|spi_0|shift_reg~4 , u0|spi_0|shift_reg~4, lab7, 1
instance = comp, \u0|spi_0|shift_reg[5] , u0|spi_0|shift_reg[5], lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[5]~feeder , u0|spi_0|rx_holding_reg[5]~feeder, lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[5] , u0|spi_0|rx_holding_reg[5], lab7, 1
instance = comp, \u0|spi_0|EOP~2 , u0|spi_0|EOP~2, lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[0]~feeder , u0|spi_0|rx_holding_reg[0]~feeder, lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[0] , u0|spi_0|rx_holding_reg[0], lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[1]~feeder , u0|spi_0|rx_holding_reg[1]~feeder, lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[1] , u0|spi_0|rx_holding_reg[1], lab7, 1
instance = comp, \u0|spi_0|EOP~0 , u0|spi_0|EOP~0, lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[6] , u0|spi_0|tx_holding_reg[6], lab7, 1
instance = comp, \u0|spi_0|shift_reg~3 , u0|spi_0|shift_reg~3, lab7, 1
instance = comp, \u0|spi_0|shift_reg[6] , u0|spi_0|shift_reg[6], lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[7] , u0|spi_0|tx_holding_reg[7], lab7, 1
instance = comp, \u0|spi_0|shift_reg~2 , u0|spi_0|shift_reg~2, lab7, 1
instance = comp, \u0|spi_0|shift_reg[7] , u0|spi_0|shift_reg[7], lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[7] , u0|spi_0|rx_holding_reg[7], lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[6] , u0|spi_0|rx_holding_reg[6], lab7, 1
instance = comp, \u0|spi_0|EOP~3 , u0|spi_0|EOP~3, lab7, 1
instance = comp, \u0|spi_0|EOP~4 , u0|spi_0|EOP~4, lab7, 1
instance = comp, \u0|spi_0|EOP~10 , u0|spi_0|EOP~10, lab7, 1
instance = comp, \u0|spi_0|EOP~14 , u0|spi_0|EOP~14, lab7, 1
instance = comp, \u0|spi_0|EOP , u0|spi_0|EOP, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[9]~30 , u0|spi_0|p1_data_to_cpu[9]~30, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[9]~31 , u0|spi_0|p1_data_to_cpu[9]~31, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[9]~32 , u0|spi_0|p1_data_to_cpu[9]~32, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[9] , u0|spi_0|data_to_cpu[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[9] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[9], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[9]~68 , u0|timer_0|read_mux_out[9]~68, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[57]~feeder , u0|timer_0|counter_snapshot[57]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[57] , u0|timer_0|counter_snapshot[57], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[41] , u0|timer_0|counter_snapshot[41], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[9]~70 , u0|timer_0|read_mux_out[9]~70, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[9]~7 , u0|timer_0|counter_snapshot[9]~7, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[9] , u0|timer_0|counter_snapshot[9], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[25] , u0|timer_0|counter_snapshot[25], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[9]~69 , u0|timer_0|read_mux_out[9]~69, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[9]~67 , u0|timer_0|read_mux_out[9]~67, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[9]~71 , u0|timer_0|read_mux_out[9]~71, lab7, 1
instance = comp, \u0|timer_0|readdata[9] , u0|timer_0|readdata[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~32 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~32, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~33 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~33, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~45 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~45, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[9]~72 , u0|nios2_gen2_0|cpu|F_iw[9]~72, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[9] , u0|nios2_gen2_0|cpu|D_iw[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[19] , u0|nios2_gen2_0|cpu|E_src2[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[19]~15 , u0|nios2_gen2_0|cpu|E_logic_result[19]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[19]~8 , u0|nios2_gen2_0|cpu|W_alu_result[19]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[19] , u0|nios2_gen2_0|cpu|W_alu_result[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~21 , u0|mm_interconnect_0|rsp_mux|src_payload~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~54 , u0|vga_text_mode_controller_0|Palette~54, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][19] , u0|vga_text_mode_controller_0|Palette[4][19], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][19] , u0|vga_text_mode_controller_0|Palette[6][19], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux12~0 , u0|vga_text_mode_controller_0|Mux12~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][19] , u0|vga_text_mode_controller_0|Palette[5][19], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][19] , u0|vga_text_mode_controller_0|Palette[7][19], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux12~1 , u0|vga_text_mode_controller_0|Mux12~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][19] , u0|vga_text_mode_controller_0|Palette[2][19], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][19] , u0|vga_text_mode_controller_0|Palette[1][19], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][19] , u0|vga_text_mode_controller_0|Palette[0][19], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux12~2 , u0|vga_text_mode_controller_0|Mux12~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][19] , u0|vga_text_mode_controller_0|Palette[3][19], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux12~3 , u0|vga_text_mode_controller_0|Mux12~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux12~4 , u0|vga_text_mode_controller_0|Mux12~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[19] , u0|vga_text_mode_controller_0|buffer_readout[19], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[19]~24 , u0|vga_text_mode_controller_0|AVL_READDATA[19]~24, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[19], lab7, 1
instance = comp, \DRAM_DQ[3]~input , DRAM_DQ[3]~input, lab7, 1
instance = comp, \u0|sdram|za_data[3] , u0|sdram|za_data[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~83feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~83feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~83 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~83, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~115feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~115feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~115 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~115, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~99feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~99feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~99 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~99, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~143 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~143, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~144 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~144, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~3 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~19 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~51feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~51feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~51 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~51, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~145 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~145, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~146 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~146, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~147 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~147, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[3] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~14 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~22 , u0|mm_interconnect_0|rsp_mux|src_payload~22, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~23 , u0|mm_interconnect_0|rsp_mux|src_payload~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~4 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~29 , u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[20]~13 , u0|nios2_gen2_0|cpu|E_st_data[20]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[20] , u0|nios2_gen2_0|cpu|d_writedata[20], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~52 , u0|vga_text_mode_controller_0|Palette~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][18] , u0|vga_text_mode_controller_0|Palette[7][18], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][18] , u0|vga_text_mode_controller_0|Palette[4][18], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][18] , u0|vga_text_mode_controller_0|Palette[6][18], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux13~0 , u0|vga_text_mode_controller_0|Mux13~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][18] , u0|vga_text_mode_controller_0|Palette[5][18], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux13~1 , u0|vga_text_mode_controller_0|Mux13~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][18] , u0|vga_text_mode_controller_0|Palette[1][18], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][18] , u0|vga_text_mode_controller_0|Palette[0][18], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux13~2 , u0|vga_text_mode_controller_0|Mux13~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][18] , u0|vga_text_mode_controller_0|Palette[3][18], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][18] , u0|vga_text_mode_controller_0|Palette[2][18], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux13~3 , u0|vga_text_mode_controller_0|Mux13~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux13~4 , u0|vga_text_mode_controller_0|Mux13~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[18] , u0|vga_text_mode_controller_0|buffer_readout[18], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[18]~25 , u0|vga_text_mode_controller_0|AVL_READDATA[18]~25, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[18], lab7, 1
instance = comp, \DRAM_DQ[2]~input , DRAM_DQ[2]~input, lab7, 1
instance = comp, \u0|sdram|za_data[2] , u0|sdram|za_data[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~34feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~34feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~34 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~34, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~50 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~50, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~18 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~18, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~140 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~140, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~141 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~141, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~114 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~114, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~66 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~66, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~98feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~98feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~98 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~98, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~138 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~138, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~139 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~139, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~142 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~142, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~15 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[18] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[18] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~26 , u0|mm_interconnect_0|rsp_mux|src_payload~26, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~27 , u0|mm_interconnect_0|rsp_mux|src_payload~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~5 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~30 , u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[18]~11 , u0|nios2_gen2_0|cpu|E_st_data[18]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[18] , u0|nios2_gen2_0|cpu|d_writedata[18], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[17]~26 , u0|vga_text_mode_controller_0|AVL_READDATA[17]~26, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~28 , u0|mm_interconnect_0|rsp_mux|src_payload~28, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[17] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[17] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~29 , u0|mm_interconnect_0|rsp_mux|src_payload~29, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~30 , u0|mm_interconnect_0|rsp_mux|src_payload~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~6 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~31 , u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[17]~9 , u0|nios2_gen2_0|cpu|E_st_data[17]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[17] , u0|nios2_gen2_0|cpu|d_writedata[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~23 , u0|mm_interconnect_0|cmd_mux_005|src_payload~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~13 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[16] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~32 , u0|mm_interconnect_0|rsp_mux|src_payload~32, lab7, 1
instance = comp, \DRAM_DQ[0]~input , DRAM_DQ[0]~input, lab7, 1
instance = comp, \u0|sdram|za_data[0] , u0|sdram|za_data[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~112feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~112feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~112 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~112, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~64 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~64, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~96 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~96, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~128 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~128, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~129 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~129, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~48 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~48, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~16 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~16, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~130 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~130, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~131 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~131, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~132 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~132, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~5 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~64 , u0|vga_text_mode_controller_0|Palette~64, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][16] , u0|vga_text_mode_controller_0|Palette[7][16], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][16] , u0|vga_text_mode_controller_0|Palette[5][16], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][16] , u0|vga_text_mode_controller_0|Palette[4][16], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][16] , u0|vga_text_mode_controller_0|Palette[6][16], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux15~0 , u0|vga_text_mode_controller_0|Mux15~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux15~1 , u0|vga_text_mode_controller_0|Mux15~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][16]~feeder , u0|vga_text_mode_controller_0|Palette[1][16]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][16] , u0|vga_text_mode_controller_0|Palette[1][16], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][16] , u0|vga_text_mode_controller_0|Palette[0][16], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux15~2 , u0|vga_text_mode_controller_0|Mux15~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][16] , u0|vga_text_mode_controller_0|Palette[3][16], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][16]~feeder , u0|vga_text_mode_controller_0|Palette[2][16]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][16] , u0|vga_text_mode_controller_0|Palette[2][16], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux15~3 , u0|vga_text_mode_controller_0|Mux15~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux15~4 , u0|vga_text_mode_controller_0|Mux15~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[16] , u0|vga_text_mode_controller_0|buffer_readout[16], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[16]~27 , u0|vga_text_mode_controller_0|AVL_READDATA[16]~27, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~33 , u0|mm_interconnect_0|rsp_mux|src_payload~33, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~34 , u0|mm_interconnect_0|rsp_mux|src_payload~34, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~7 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~32 , u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[19]~10 , u0|nios2_gen2_0|cpu|E_st_data[19]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[19] , u0|nios2_gen2_0|cpu|d_writedata[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~31 , u0|mm_interconnect_0|cmd_mux_003|src_payload~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[19] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~30 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~10 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~32 , u0|mm_interconnect_0|cmd_mux_003|src_payload~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[18] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~31 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~24 , u0|mm_interconnect_0|cmd_mux_003|src_payload~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[17] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~23 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~11 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~32 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[19] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[19]~97 , u0|nios2_gen2_0|cpu|F_iw[19]~97, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[19]~98 , u0|nios2_gen2_0|cpu|F_iw[19]~98, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[19] , u0|nios2_gen2_0|cpu|D_iw[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[15]~12 , u0|nios2_gen2_0|cpu|E_src1[15]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[15] , u0|nios2_gen2_0|cpu|E_src1[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[15]~9 , u0|nios2_gen2_0|cpu|E_logic_result[15]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[15]~12 , u0|nios2_gen2_0|cpu|W_alu_result[15]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[15] , u0|nios2_gen2_0|cpu|W_alu_result[15], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[15]~53 , u0|timer_0|read_mux_out[15]~53, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[15]~5 , u0|timer_0|counter_snapshot[15]~5, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[15] , u0|timer_0|counter_snapshot[15], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[31] , u0|timer_0|counter_snapshot[31], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[15]~54 , u0|timer_0|read_mux_out[15]~54, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[63]~feeder , u0|timer_0|counter_snapshot[63]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[63] , u0|timer_0|counter_snapshot[63], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[47] , u0|timer_0|counter_snapshot[47], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[15]~55 , u0|timer_0|read_mux_out[15]~55, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[15]~52 , u0|timer_0|read_mux_out[15]~52, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[15]~56 , u0|timer_0|read_mux_out[15]~56, lab7, 1
instance = comp, \u0|timer_0|readdata[15] , u0|timer_0|readdata[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15], lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[15] , u0|hex_digits_pio|data_out[15], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[15] , u0|hex_digits_pio|readdata[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[15] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~93 , u0|mm_interconnect_0|rsp_mux|src_data[15]~93, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~62 , u0|vga_text_mode_controller_0|Palette~62, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][15] , u0|vga_text_mode_controller_0|Palette[7][15], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][15] , u0|vga_text_mode_controller_0|Palette[5][15], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][15] , u0|vga_text_mode_controller_0|Palette[6][15], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][15] , u0|vga_text_mode_controller_0|Palette[4][15], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux16~0 , u0|vga_text_mode_controller_0|Mux16~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux16~1 , u0|vga_text_mode_controller_0|Mux16~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][15] , u0|vga_text_mode_controller_0|Palette[0][15], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][15] , u0|vga_text_mode_controller_0|Palette[1][15], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux16~2 , u0|vga_text_mode_controller_0|Mux16~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][15] , u0|vga_text_mode_controller_0|Palette[2][15], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][15] , u0|vga_text_mode_controller_0|Palette[3][15], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux16~3 , u0|vga_text_mode_controller_0|Mux16~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux16~4 , u0|vga_text_mode_controller_0|Mux16~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[15] , u0|vga_text_mode_controller_0|buffer_readout[15], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[15]~15 , u0|vga_text_mode_controller_0|AVL_READDATA[15]~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~7 , u0|mm_interconnect_0|rsp_mux|src_payload~7, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[15] , u0|spi_0|spi_slave_select_holding_reg[15], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[15] , u0|spi_0|spi_slave_select_reg[15], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[15]~21 , u0|spi_0|p1_data_to_cpu[15]~21, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[15] , u0|spi_0|data_to_cpu[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[15] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~10 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[15] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[15]~10 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[15]~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[15] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~94 , u0|mm_interconnect_0|rsp_mux|src_data[15]~94, lab7, 1
instance = comp, \u0|jtag_uart_0|rvalid~0 , u0|jtag_uart_0|rvalid~0, lab7, 1
instance = comp, \u0|jtag_uart_0|rvalid , u0|jtag_uart_0|rvalid, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~18 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[15] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~91 , u0|mm_interconnect_0|rsp_mux|src_data[15]~91, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~92 , u0|mm_interconnect_0|rsp_mux|src_data[15]~92, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~95 , u0|mm_interconnect_0|rsp_mux|src_data[15]~95, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~7 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0 , u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~20 , u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[25]~1 , u0|nios2_gen2_0|cpu|d_writedata[25]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[25] , u0|nios2_gen2_0|cpu|d_writedata[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~8 , u0|mm_interconnect_0|cmd_mux_005|src_payload~8, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[14] , u0|hex_digits_pio|data_out[14], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[14] , u0|hex_digits_pio|readdata[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[14] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~88 , u0|mm_interconnect_0|rsp_mux|src_data[14]~88, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~60 , u0|vga_text_mode_controller_0|Palette~60, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][14] , u0|vga_text_mode_controller_0|Palette[7][14], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][14] , u0|vga_text_mode_controller_0|Palette[5][14], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][14] , u0|vga_text_mode_controller_0|Palette[4][14], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][14] , u0|vga_text_mode_controller_0|Palette[6][14], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux17~0 , u0|vga_text_mode_controller_0|Mux17~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux17~1 , u0|vga_text_mode_controller_0|Mux17~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][14] , u0|vga_text_mode_controller_0|Palette[0][14], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][14] , u0|vga_text_mode_controller_0|Palette[1][14], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux17~2 , u0|vga_text_mode_controller_0|Mux17~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][14] , u0|vga_text_mode_controller_0|Palette[3][14], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][14] , u0|vga_text_mode_controller_0|Palette[2][14], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux17~3 , u0|vga_text_mode_controller_0|Mux17~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux17~4 , u0|vga_text_mode_controller_0|Mux17~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[14] , u0|vga_text_mode_controller_0|buffer_readout[14], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[14]~14 , u0|vga_text_mode_controller_0|AVL_READDATA[14]~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~9 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[14] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[14]~9 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[14]~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[14] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~90 , u0|mm_interconnect_0|rsp_mux|src_data[14]~90, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14] , u0|mm_interconnect_0|rsp_mux|src_data[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~6 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~19 , u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[24]~4 , u0|nios2_gen2_0|cpu|d_writedata[24]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[24] , u0|nios2_gen2_0|cpu|d_writedata[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~8 , u0|mm_interconnect_0|cmd_mux_003|src_payload~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[24] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~7 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~16 , u0|mm_interconnect_0|cmd_mux_003|src_payload~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[14] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~15 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~16 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[13] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~81 , u0|mm_interconnect_0|rsp_mux|src_data[13]~81, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~82 , u0|mm_interconnect_0|rsp_mux|src_data[13]~82, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[29] , u0|timer_0|counter_snapshot[29], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[13] , u0|timer_0|counter_snapshot[13], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[13]~44 , u0|timer_0|read_mux_out[13]~44, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[13]~43 , u0|timer_0|read_mux_out[13]~43, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[61] , u0|timer_0|counter_snapshot[61], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[45] , u0|timer_0|counter_snapshot[45], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[13]~45 , u0|timer_0|read_mux_out[13]~45, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[13]~42 , u0|timer_0|read_mux_out[13]~42, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[13]~46 , u0|timer_0|read_mux_out[13]~46, lab7, 1
instance = comp, \u0|timer_0|readdata[13] , u0|timer_0|readdata[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[13] , u0|spi_0|spi_slave_select_holding_reg[13], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[13]~feeder , u0|spi_0|spi_slave_select_reg[13]~feeder, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[13] , u0|spi_0|spi_slave_select_reg[13], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[13]~19 , u0|spi_0|p1_data_to_cpu[13]~19, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[13] , u0|spi_0|data_to_cpu[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[13] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~84 , u0|mm_interconnect_0|rsp_mux|src_data[13]~84, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[13] , u0|hex_digits_pio|data_out[13], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[13] , u0|hex_digits_pio|readdata[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[13] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[13], lab7, 1
instance = comp, \u0|leds_pio|data_out[13]~feeder , u0|leds_pio|data_out[13]~feeder, lab7, 1
instance = comp, \u0|leds_pio|data_out[13] , u0|leds_pio|data_out[13], lab7, 1
instance = comp, \u0|leds_pio|readdata[13] , u0|leds_pio|readdata[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[13] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~83 , u0|mm_interconnect_0|rsp_mux|src_data[13]~83, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~8 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[13] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[13]~8 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[13]~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[13] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~57 , u0|vga_text_mode_controller_0|Palette~57, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][13] , u0|vga_text_mode_controller_0|Palette[0][13], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][13] , u0|vga_text_mode_controller_0|Palette[1][13], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux18~2 , u0|vga_text_mode_controller_0|Mux18~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][13] , u0|vga_text_mode_controller_0|Palette[3][13], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][13] , u0|vga_text_mode_controller_0|Palette[2][13], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux18~3 , u0|vga_text_mode_controller_0|Mux18~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][13] , u0|vga_text_mode_controller_0|Palette[7][13], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][13] , u0|vga_text_mode_controller_0|Palette[5][13], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][13] , u0|vga_text_mode_controller_0|Palette[6][13], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][13] , u0|vga_text_mode_controller_0|Palette[4][13], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux18~0 , u0|vga_text_mode_controller_0|Mux18~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux18~1 , u0|vga_text_mode_controller_0|Mux18~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux18~4 , u0|vga_text_mode_controller_0|Mux18~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[13] , u0|vga_text_mode_controller_0|buffer_readout[13], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[13]~13 , u0|vga_text_mode_controller_0|AVL_READDATA[13]~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~85 , u0|mm_interconnect_0|rsp_mux|src_data[13]~85, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~86 , u0|mm_interconnect_0|rsp_mux|src_data[13]~86, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~5 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~18 , u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[16]~12 , u0|nios2_gen2_0|cpu|E_st_data[16]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[16] , u0|nios2_gen2_0|cpu|d_writedata[16], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[12]~10 , u0|vga_text_mode_controller_0|AVL_READDATA[12]~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~7 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[12] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[12]~7 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[12]~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[12] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~69 , u0|mm_interconnect_0|rsp_mux|src_data[12]~69, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~70 , u0|mm_interconnect_0|rsp_mux|src_data[12]~70, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~2 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~15 , u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[11]~16 , u0|nios2_gen2_0|cpu|E_src1[11]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16 , u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18 , u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[11] , u0|nios2_gen2_0|cpu|E_src1[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[11]~11 , u0|nios2_gen2_0|cpu|E_logic_result[11]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[11]~16 , u0|nios2_gen2_0|cpu|W_alu_result[11]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[11] , u0|nios2_gen2_0|cpu|W_alu_result[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~17 , u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[15]~7 , u0|nios2_gen2_0|cpu|E_st_data[15]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[15] , u0|nios2_gen2_0|cpu|d_writedata[15], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[10]~11 , u0|vga_text_mode_controller_0|AVL_READDATA[10]~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~75 , u0|mm_interconnect_0|rsp_mux|src_data[10]~75, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~73 , u0|mm_interconnect_0|rsp_mux|src_data[10]~73, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~71 , u0|mm_interconnect_0|rsp_mux|src_data[10]~71, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~72 , u0|mm_interconnect_0|rsp_mux|src_data[10]~72, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~74 , u0|mm_interconnect_0|rsp_mux|src_data[10]~74, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~76 , u0|mm_interconnect_0|rsp_mux|src_data[10]~76, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~3 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~16 , u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[14]~6 , u0|nios2_gen2_0|cpu|E_st_data[14]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[14] , u0|nios2_gen2_0|cpu|d_writedata[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~15 , u0|mm_interconnect_0|cmd_mux_005|src_payload~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[31]~81 , u0|nios2_gen2_0|cpu|F_iw[31]~81, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[31]~82 , u0|nios2_gen2_0|cpu|F_iw[31]~82, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[31] , u0|nios2_gen2_0|cpu|D_iw[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[10]~17 , u0|nios2_gen2_0|cpu|E_src1[10]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[10] , u0|nios2_gen2_0|cpu|E_src1[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[10]~17 , u0|nios2_gen2_0|cpu|W_alu_result[10]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[10] , u0|nios2_gen2_0|cpu|W_alu_result[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~0 , u0|mm_interconnect_0|router|Equal1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~1 , u0|mm_interconnect_0|router|Equal1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|WideOr1 , u0|mm_interconnect_0|cmd_mux_015|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|update_grant~1 , u0|mm_interconnect_0|cmd_mux_015|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|grant[1]~0 , u0|mm_interconnect_0|cmd_mux_015|arb|grant[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_015|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_data[67] , u0|mm_interconnect_0|cmd_mux_015|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_015|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_015|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~62 , u0|mm_interconnect_0|rsp_mux|src_data[9]~62, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~59 , u0|mm_interconnect_0|rsp_mux|src_data[9]~59, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~60 , u0|mm_interconnect_0|rsp_mux|src_data[9]~60, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~9 , u0|vga_text_mode_controller_0|Palette~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][9] , u0|vga_text_mode_controller_0|Palette[0][9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][9] , u0|vga_text_mode_controller_0|Palette[1][9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux22~2 , u0|vga_text_mode_controller_0|Mux22~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][9] , u0|vga_text_mode_controller_0|Palette[2][9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][9] , u0|vga_text_mode_controller_0|Palette[3][9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux22~3 , u0|vga_text_mode_controller_0|Mux22~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][9] , u0|vga_text_mode_controller_0|Palette[4][9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][9] , u0|vga_text_mode_controller_0|Palette[6][9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux22~0 , u0|vga_text_mode_controller_0|Mux22~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][9] , u0|vga_text_mode_controller_0|Palette[7][9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][9] , u0|vga_text_mode_controller_0|Palette[5][9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux22~1 , u0|vga_text_mode_controller_0|Mux22~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux22~4 , u0|vga_text_mode_controller_0|Mux22~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[9] , u0|vga_text_mode_controller_0|buffer_readout[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[9]~9 , u0|vga_text_mode_controller_0|AVL_READDATA[9]~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[9] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[9] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~63 , u0|mm_interconnect_0|rsp_mux|src_data[9]~63, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~64 , u0|mm_interconnect_0|rsp_mux|src_data[9]~64, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~1 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~14 , u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[13]~5 , u0|nios2_gen2_0|cpu|E_st_data[13]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[13] , u0|nios2_gen2_0|cpu|d_writedata[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~14 , u0|mm_interconnect_0|cmd_mux_005|src_payload~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[30]~84 , u0|nios2_gen2_0|cpu|F_iw[30]~84, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[30]~85 , u0|nios2_gen2_0|cpu|F_iw[30]~85, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[30] , u0|nios2_gen2_0|cpu|D_iw[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[14]~13 , u0|nios2_gen2_0|cpu|E_src1[14]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[14] , u0|nios2_gen2_0|cpu|E_src1[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[14]~12 , u0|nios2_gen2_0|cpu|E_logic_result[14]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[14]~13 , u0|nios2_gen2_0|cpu|W_alu_result[14]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[14] , u0|nios2_gen2_0|cpu|W_alu_result[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal15~0 , u0|mm_interconnect_0|router|Equal15~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|mem_read~1 , u0|vga_text_mode_controller_0|mem_read~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter~0 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter[0] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|read_latency_shift_reg~2 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|read_latency_shift_reg~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|read_latency_shift_reg~3 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|read_latency_shift_reg~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|read_latency_shift_reg~4 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|read_latency_shift_reg~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent|m0_write~0 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent|m0_write~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|mem_read~0 , u0|vga_text_mode_controller_0|mem_read~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~55 , u0|vga_text_mode_controller_0|Palette~55, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][8] , u0|vga_text_mode_controller_0|Palette[3][8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][8] , u0|vga_text_mode_controller_0|Palette[0][8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][8] , u0|vga_text_mode_controller_0|Palette[1][8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux23~2 , u0|vga_text_mode_controller_0|Mux23~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][8] , u0|vga_text_mode_controller_0|Palette[2][8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux23~3 , u0|vga_text_mode_controller_0|Mux23~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][8] , u0|vga_text_mode_controller_0|Palette[4][8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][8] , u0|vga_text_mode_controller_0|Palette[6][8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux23~0 , u0|vga_text_mode_controller_0|Mux23~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][8] , u0|vga_text_mode_controller_0|Palette[7][8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][8] , u0|vga_text_mode_controller_0|Palette[5][8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux23~1 , u0|vga_text_mode_controller_0|Mux23~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux23~4 , u0|vga_text_mode_controller_0|Mux23~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[8] , u0|vga_text_mode_controller_0|buffer_readout[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[8]~8 , u0|vga_text_mode_controller_0|AVL_READDATA[8]~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[8], lab7, 1
instance = comp, \u0|leds_pio|data_out[8] , u0|leds_pio|data_out[8], lab7, 1
instance = comp, \u0|leds_pio|readdata[8] , u0|leds_pio|readdata[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[8] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[8], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[8]~62 , u0|timer_0|read_mux_out[8]~62, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[56]~feeder , u0|timer_0|counter_snapshot[56]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[56] , u0|timer_0|counter_snapshot[56], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[40] , u0|timer_0|counter_snapshot[40], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[8]~65 , u0|timer_0|read_mux_out[8]~65, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[24] , u0|timer_0|counter_snapshot[24], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[8]~6 , u0|timer_0|counter_snapshot[8]~6, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[8] , u0|timer_0|counter_snapshot[8], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[8]~64 , u0|timer_0|read_mux_out[8]~64, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[8]~63 , u0|timer_0|read_mux_out[8]~63, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[8]~66 , u0|timer_0|read_mux_out[8]~66, lab7, 1
instance = comp, \u0|timer_0|readdata[8] , u0|timer_0|readdata[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~55 , u0|mm_interconnect_0|rsp_mux|src_data[8]~55, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[8]~feeder , u0|spi_0|spi_slave_select_holding_reg[8]~feeder, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[8] , u0|spi_0|spi_slave_select_holding_reg[8], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[8] , u0|spi_0|spi_slave_select_reg[8], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[8]~25 , u0|spi_0|p1_data_to_cpu[8]~25, lab7, 1
instance = comp, \u0|spi_0|data_rd_strobe , u0|spi_0|data_rd_strobe, lab7, 1
instance = comp, \u0|spi_0|RRDY~0 , u0|spi_0|RRDY~0, lab7, 1
instance = comp, \u0|spi_0|RRDY , u0|spi_0|RRDY, lab7, 1
instance = comp, \u0|spi_0|ROE~0 , u0|spi_0|ROE~0, lab7, 1
instance = comp, \u0|spi_0|ROE , u0|spi_0|ROE, lab7, 1
instance = comp, \u0|spi_0|TRDY~0 , u0|spi_0|TRDY~0, lab7, 1
instance = comp, \u0|spi_0|TOE~0 , u0|spi_0|TOE~0, lab7, 1
instance = comp, \u0|spi_0|TOE , u0|spi_0|TOE, lab7, 1
instance = comp, \u0|spi_0|E , u0|spi_0|E, lab7, 1
instance = comp, \u0|spi_0|iE_reg , u0|spi_0|iE_reg, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[8]~26 , u0|spi_0|p1_data_to_cpu[8]~26, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[8]~27 , u0|spi_0|p1_data_to_cpu[8]~27, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[8]~28 , u0|spi_0|p1_data_to_cpu[8]~28, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[8] , u0|spi_0|data_to_cpu[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[8] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~12 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[8] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[8]~12 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[8]~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[8]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[8] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~56 , u0|mm_interconnect_0|rsp_mux|src_data[8]~56, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~57 , u0|mm_interconnect_0|rsp_mux|src_data[8]~57, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~58 , u0|mm_interconnect_0|rsp_mux|src_data[8]~58, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~0 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~13 , u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[7] , u0|nios2_gen2_0|cpu|d_writedata[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~21 , u0|mm_interconnect_0|cmd_mux_003|src_payload~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[7] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~25 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~26 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~38 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~38, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~39 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~39, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~61 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~61, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~62 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~62, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~65 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~65, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~66 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~66, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~79 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~79, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~80 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~80, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~22 , u0|mm_interconnect_0|cmd_mux_003|src_payload~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[6] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~11 , u0|mm_interconnect_0|cmd_mux_003|src_payload~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[5] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~10 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~23 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[6] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0] , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~2 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|rvalid , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|rvalid, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~3 , u0|mm_interconnect_0|cmd_mux|src_payload~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~4 , u0|mm_interconnect_0|cmd_mux|src_payload~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~5 , u0|mm_interconnect_0|cmd_mux|src_payload~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~6 , u0|mm_interconnect_0|cmd_mux|src_payload~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~7 , u0|mm_interconnect_0|cmd_mux|src_payload~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~2 , u0|mm_interconnect_0|cmd_mux|src_payload~2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~11 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~11, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~13 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~13, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4] , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4], lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~12 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~12, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3] , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3], lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~8 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~8, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~9 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~9, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2] , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2], lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~5 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~5, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~6 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~6, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1] , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1], lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~0 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~3 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~3, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0] , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0], lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~1 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~19 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~19, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8] , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8], lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~18 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~18, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7] , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7], lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~16 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~16, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~17 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~17, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6] , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6], lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~14 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~14, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~15 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~15, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5] , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5], lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1] , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1], lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2] , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2], lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3] , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3], lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4] , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4], lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5] , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5], lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6] , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6], lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7] , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[6]~8 , u0|jtag_uart_0|av_readdata[6]~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~41 , u0|mm_interconnect_0|rsp_mux|src_data[6]~41, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~5 , u0|mm_interconnect_0|rsp_mux|src_payload~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~42 , u0|mm_interconnect_0|rsp_mux|src_data[6]~42, lab7, 1
instance = comp, \u0|leds_pio|data_out[6]~feeder , u0|leds_pio|data_out[6]~feeder, lab7, 1
instance = comp, \u0|leds_pio|data_out[6] , u0|leds_pio|data_out[6], lab7, 1
instance = comp, \u0|leds_pio|readdata[6] , u0|leds_pio|readdata[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[6] , u0|hex_digits_pio|data_out[6], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[6] , u0|hex_digits_pio|readdata[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~43 , u0|mm_interconnect_0|rsp_mux|src_data[6]~43, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[22] , u0|timer_0|counter_snapshot[22], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[6]~8 , u0|timer_0|counter_snapshot[6]~8, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[6] , u0|timer_0|counter_snapshot[6], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[6]~79 , u0|timer_0|read_mux_out[6]~79, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[54]~feeder , u0|timer_0|counter_snapshot[54]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[54] , u0|timer_0|counter_snapshot[54], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[38] , u0|timer_0|counter_snapshot[38], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[6]~80 , u0|timer_0|read_mux_out[6]~80, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[6]~78 , u0|timer_0|read_mux_out[6]~78, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[6]~77 , u0|timer_0|read_mux_out[6]~77, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[6]~81 , u0|timer_0|read_mux_out[6]~81, lab7, 1
instance = comp, \u0|timer_0|readdata[6] , u0|timer_0|readdata[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|spi_0|iTRDY_reg , u0|spi_0|iTRDY_reg, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[6]~feeder , u0|spi_0|spi_slave_select_holding_reg[6]~feeder, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[6] , u0|spi_0|spi_slave_select_holding_reg[6], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[6] , u0|spi_0|spi_slave_select_reg[6], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[6]~36 , u0|spi_0|p1_data_to_cpu[6]~36, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[6]~37 , u0|spi_0|p1_data_to_cpu[6]~37, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[1]~1 , u0|spi_0|data_to_cpu[1]~1, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[6]~38 , u0|spi_0|p1_data_to_cpu[6]~38, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[6] , u0|spi_0|data_to_cpu[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[6] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~44 , u0|mm_interconnect_0|rsp_mux|src_data[6]~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~51 , u0|vga_text_mode_controller_0|Palette~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][6]~42 , u0|vga_text_mode_controller_0|Palette[5][6]~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][2]~50 , u0|vga_text_mode_controller_0|Palette[3][2]~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][6] , u0|vga_text_mode_controller_0|Palette[3][6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][6]~47 , u0|vga_text_mode_controller_0|Palette[2][6]~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][6] , u0|vga_text_mode_controller_0|Palette[2][6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][4]~48 , u0|vga_text_mode_controller_0|Palette[1][4]~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][6] , u0|vga_text_mode_controller_0|Palette[1][6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][6]~49 , u0|vga_text_mode_controller_0|Palette[0][6]~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][6] , u0|vga_text_mode_controller_0|Palette[0][6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux25~2 , u0|vga_text_mode_controller_0|Mux25~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux25~3 , u0|vga_text_mode_controller_0|Mux25~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][6]~feeder , u0|vga_text_mode_controller_0|Palette[6][6]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][4]~44 , u0|vga_text_mode_controller_0|Palette[6][4]~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][6] , u0|vga_text_mode_controller_0|Palette[6][6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][1]~45 , u0|vga_text_mode_controller_0|Palette[4][1]~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][6] , u0|vga_text_mode_controller_0|Palette[4][6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux25~0 , u0|vga_text_mode_controller_0|Mux25~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][3]~46 , u0|vga_text_mode_controller_0|Palette[7][3]~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][6] , u0|vga_text_mode_controller_0|Palette[7][6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][6]~43 , u0|vga_text_mode_controller_0|Palette[5][6]~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][6] , u0|vga_text_mode_controller_0|Palette[5][6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux25~1 , u0|vga_text_mode_controller_0|Mux25~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux25~4 , u0|vga_text_mode_controller_0|Mux25~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[6] , u0|vga_text_mode_controller_0|buffer_readout[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[6]~6 , u0|vga_text_mode_controller_0|AVL_READDATA[6]~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~15 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[6] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[6]~15 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[6]~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~45 , u0|mm_interconnect_0|rsp_mux|src_data[6]~45, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~46 , u0|mm_interconnect_0|rsp_mux|src_data[6]~46, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~7 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0 , u0|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~11 , u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[6] , u0|nios2_gen2_0|cpu|d_writedata[6], lab7, 1
instance = comp, \u0|keycode|data_out[6]~feeder , u0|keycode|data_out[6]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|keycode|Equal0~0 , u0|keycode|Equal0~0, lab7, 1
instance = comp, \u0|keycode|always0~1 , u0|keycode|always0~1, lab7, 1
instance = comp, \u0|keycode|data_out[6] , u0|keycode|data_out[6], lab7, 1
instance = comp, \u0|keycode|readdata[6] , u0|keycode|readdata[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~40 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~40, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~39 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~39, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~41 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~41, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~42 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~42, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~43 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~43, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[6]~74 , u0|nios2_gen2_0|cpu|F_iw[6]~74, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[6] , u0|nios2_gen2_0|cpu|D_iw[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[0]~6 , u0|nios2_gen2_0|cpu|R_src2_lo[0]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[0] , u0|nios2_gen2_0|cpu|E_src2[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[0]~30 , u0|nios2_gen2_0|cpu|E_logic_result[0]~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[0]~26 , u0|nios2_gen2_0|cpu|W_alu_result[0]~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[0] , u0|nios2_gen2_0|cpu|W_alu_result[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[1]~27 , u0|nios2_gen2_0|cpu|W_alu_result[1]~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[1] , u0|nios2_gen2_0|cpu|W_alu_result[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_rshift8~0 , u0|nios2_gen2_0|cpu|av_ld_rshift8~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_rshift8~1 , u0|nios2_gen2_0|cpu|av_ld_rshift8~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~12 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[5] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~35 , u0|mm_interconnect_0|rsp_mux|src_data[5]~35, lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[5]~6 , u0|jtag_uart_0|av_readdata[5]~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~36 , u0|mm_interconnect_0|rsp_mux|src_data[5]~36, lab7, 1
instance = comp, \u0|leds_pio|data_out[5]~feeder , u0|leds_pio|data_out[5]~feeder, lab7, 1
instance = comp, \u0|leds_pio|data_out[5] , u0|leds_pio|data_out[5], lab7, 1
instance = comp, \u0|leds_pio|readdata[5] , u0|leds_pio|readdata[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[53] , u0|timer_0|counter_snapshot[53], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[37] , u0|timer_0|counter_snapshot[37], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[5]~30 , u0|timer_0|read_mux_out[5]~30, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[5]~28 , u0|timer_0|read_mux_out[5]~28, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[5] , u0|timer_0|counter_snapshot[5], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[21] , u0|timer_0|counter_snapshot[21], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[5]~29 , u0|timer_0|read_mux_out[5]~29, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[5]~27 , u0|timer_0|read_mux_out[5]~27, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[5]~31 , u0|timer_0|read_mux_out[5]~31, lab7, 1
instance = comp, \u0|timer_0|readdata[5] , u0|timer_0|readdata[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~37 , u0|mm_interconnect_0|rsp_mux|src_data[5]~37, lab7, 1
instance = comp, \u0|keycode|data_out[5] , u0|keycode|data_out[5], lab7, 1
instance = comp, \u0|keycode|readdata[5] , u0|keycode|readdata[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~4 , u0|mm_interconnect_0|rsp_mux|src_payload~4, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[5] , u0|hex_digits_pio|data_out[5], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[5] , u0|hex_digits_pio|readdata[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~38 , u0|mm_interconnect_0|rsp_mux|src_data[5]~38, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[5]~14 , u0|spi_0|p1_data_to_cpu[5]~14, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[5]~feeder , u0|spi_0|spi_slave_select_holding_reg[5]~feeder, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[5] , u0|spi_0|spi_slave_select_holding_reg[5], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[5]~feeder , u0|spi_0|spi_slave_select_reg[5]~feeder, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[5] , u0|spi_0|spi_slave_select_reg[5], lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[5]~0 , u0|spi_0|data_to_cpu[5]~0, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[5]~15 , u0|spi_0|p1_data_to_cpu[5]~15, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[5]~39 , u0|spi_0|p1_data_to_cpu[5]~39, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[5] , u0|spi_0|data_to_cpu[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[5] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~5 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[5] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[5]~5 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[5]~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~41 , u0|vga_text_mode_controller_0|Palette~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][5] , u0|vga_text_mode_controller_0|Palette[5][5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][5] , u0|vga_text_mode_controller_0|Palette[7][5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][5] , u0|vga_text_mode_controller_0|Palette[6][5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][5] , u0|vga_text_mode_controller_0|Palette[4][5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux26~0 , u0|vga_text_mode_controller_0|Mux26~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux26~1 , u0|vga_text_mode_controller_0|Mux26~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][5] , u0|vga_text_mode_controller_0|Palette[1][5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][5] , u0|vga_text_mode_controller_0|Palette[0][5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux26~2 , u0|vga_text_mode_controller_0|Mux26~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][5] , u0|vga_text_mode_controller_0|Palette[3][5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][5] , u0|vga_text_mode_controller_0|Palette[2][5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux26~3 , u0|vga_text_mode_controller_0|Mux26~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux26~4 , u0|vga_text_mode_controller_0|Mux26~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[5] , u0|vga_text_mode_controller_0|buffer_readout[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[5]~5 , u0|vga_text_mode_controller_0|AVL_READDATA[5]~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~39 , u0|mm_interconnect_0|rsp_mux|src_data[5]~39, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~40 , u0|mm_interconnect_0|rsp_mux|src_data[5]~40, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~6 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~10 , u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[12]~2 , u0|nios2_gen2_0|cpu|E_st_data[12]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[12] , u0|nios2_gen2_0|cpu|d_writedata[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~14 , u0|mm_interconnect_0|cmd_mux_003|src_payload~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[12] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~13 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~4 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~67 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~67, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]~81 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]~81, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~69 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~69, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~70 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~70, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~68 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~68, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~13 , u0|mm_interconnect_0|cmd_mux_003|src_payload~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[11] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~12 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~8 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~18 , u0|mm_interconnect_0|cmd_mux_003|src_payload~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[10] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~17 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~5 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~71 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~71, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~72 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~72, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~75 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~75, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~76 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~76, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~19 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~28 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[29] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[29], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[29]~86 , u0|nios2_gen2_0|cpu|F_iw[29]~86, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[29]~87 , u0|nios2_gen2_0|cpu|F_iw[29]~87, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[29]~88 , u0|nios2_gen2_0|cpu|F_iw[29]~88, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[29] , u0|nios2_gen2_0|cpu|D_iw[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[18]~9 , u0|nios2_gen2_0|cpu|E_src1[18]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[16]~32 , u0|nios2_gen2_0|cpu|F_pc_plus_one[16]~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[18] , u0|nios2_gen2_0|cpu|E_src1[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[18]~9 , u0|nios2_gen2_0|cpu|W_alu_result[18]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[18] , u0|nios2_gen2_0|cpu|W_alu_result[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal14~3 , u0|mm_interconnect_0|router|Equal14~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal14~1 , u0|mm_interconnect_0|router|Equal14~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal14~2 , u0|mm_interconnect_0|router|Equal14~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal14~4 , u0|mm_interconnect_0|router|Equal14~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~1 , u0|mm_interconnect_0|router|Equal5~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~2 , u0|mm_interconnect_0|router|Equal5~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|WideOr1 , u0|mm_interconnect_0|cmd_mux_008|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_008|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|packet_in_progress , u0|mm_interconnect_0|cmd_mux_008|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|update_grant~0 , u0|mm_interconnect_0|cmd_mux_008|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|update_grant~1 , u0|mm_interconnect_0|cmd_mux_008|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_008|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[67] , u0|mm_interconnect_0|cmd_mux_008|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_008|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_008|src0_valid~0, lab7, 1
instance = comp, \u0|keycode|data_out[4]~feeder , u0|keycode|data_out[4]~feeder, lab7, 1
instance = comp, \u0|keycode|data_out[4] , u0|keycode|data_out[4], lab7, 1
instance = comp, \u0|keycode|readdata[4] , u0|keycode|readdata[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~3 , u0|mm_interconnect_0|rsp_mux|src_payload~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~6 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[4] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~29 , u0|mm_interconnect_0|rsp_mux|src_data[4]~29, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~30 , u0|mm_interconnect_0|rsp_mux|src_data[4]~30, lab7, 1
instance = comp, \u0|leds_pio|data_out[4]~feeder , u0|leds_pio|data_out[4]~feeder, lab7, 1
instance = comp, \u0|leds_pio|data_out[4] , u0|leds_pio|data_out[4], lab7, 1
instance = comp, \u0|leds_pio|readdata[4] , u0|leds_pio|readdata[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[4]~feeder , u0|hex_digits_pio|data_out[4]~feeder, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[4] , u0|hex_digits_pio|data_out[4], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[4] , u0|hex_digits_pio|readdata[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~31 , u0|mm_interconnect_0|rsp_mux|src_data[4]~31, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[4]~23 , u0|timer_0|read_mux_out[4]~23, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[20] , u0|timer_0|counter_snapshot[20], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[4] , u0|timer_0|counter_snapshot[4], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[4]~24 , u0|timer_0|read_mux_out[4]~24, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[4]~22 , u0|timer_0|read_mux_out[4]~22, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[36]~feeder , u0|timer_0|counter_snapshot[36]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[36] , u0|timer_0|counter_snapshot[36], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[52] , u0|timer_0|counter_snapshot[52], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[4]~25 , u0|timer_0|read_mux_out[4]~25, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[4]~26 , u0|timer_0|read_mux_out[4]~26, lab7, 1
instance = comp, \u0|timer_0|readdata[4] , u0|timer_0|readdata[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|spi_0|iTOE_reg , u0|spi_0|iTOE_reg, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[4]~feeder , u0|spi_0|spi_slave_select_holding_reg[4]~feeder, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[4] , u0|spi_0|spi_slave_select_holding_reg[4], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[4] , u0|spi_0|spi_slave_select_reg[4], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[4]~11 , u0|spi_0|p1_data_to_cpu[4]~11, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[4]~12 , u0|spi_0|p1_data_to_cpu[4]~12, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[4]~13 , u0|spi_0|p1_data_to_cpu[4]~13, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[4] , u0|spi_0|data_to_cpu[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[4] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~32 , u0|mm_interconnect_0|rsp_mux|src_data[4]~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~63 , u0|vga_text_mode_controller_0|Palette~63, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][4] , u0|vga_text_mode_controller_0|Palette[3][4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][4] , u0|vga_text_mode_controller_0|Palette[2][4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][4] , u0|vga_text_mode_controller_0|Palette[1][4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][4] , u0|vga_text_mode_controller_0|Palette[0][4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux27~2 , u0|vga_text_mode_controller_0|Mux27~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux27~3 , u0|vga_text_mode_controller_0|Mux27~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][4] , u0|vga_text_mode_controller_0|Palette[5][4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][4] , u0|vga_text_mode_controller_0|Palette[7][4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][4] , u0|vga_text_mode_controller_0|Palette[4][4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][4] , u0|vga_text_mode_controller_0|Palette[6][4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux27~0 , u0|vga_text_mode_controller_0|Mux27~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux27~1 , u0|vga_text_mode_controller_0|Mux27~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux27~4 , u0|vga_text_mode_controller_0|Mux27~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[4] , u0|vga_text_mode_controller_0|buffer_readout[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[4]~4 , u0|vga_text_mode_controller_0|AVL_READDATA[4]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~4 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[4] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[4]~4 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[4]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~33 , u0|mm_interconnect_0|rsp_mux|src_data[4]~33, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~34 , u0|mm_interconnect_0|rsp_mux|src_data[4]~34, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~5 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~9 , u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[4]~feeder , u0|nios2_gen2_0|cpu|d_writedata[4]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[4] , u0|nios2_gen2_0|cpu|d_writedata[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~5 , u0|mm_interconnect_0|cmd_mux_003|src_payload~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[4] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~4 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~1 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~22 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[7] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~47 , u0|mm_interconnect_0|rsp_mux|src_data[7]~47, lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[7]~7 , u0|jtag_uart_0|av_readdata[7]~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~48 , u0|mm_interconnect_0|rsp_mux|src_data[7]~48, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[7]~feeder , u0|spi_0|spi_slave_select_holding_reg[7]~feeder, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[7] , u0|spi_0|spi_slave_select_holding_reg[7], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[7] , u0|spi_0|spi_slave_select_reg[7], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[7]~33 , u0|spi_0|p1_data_to_cpu[7]~33, lab7, 1
instance = comp, \u0|spi_0|iRRDY_reg , u0|spi_0|iRRDY_reg, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[7]~34 , u0|spi_0|p1_data_to_cpu[7]~34, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[7]~35 , u0|spi_0|p1_data_to_cpu[7]~35, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[7] , u0|spi_0|data_to_cpu[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[7] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|keycode|data_out[7] , u0|keycode|data_out[7], lab7, 1
instance = comp, \u0|keycode|readdata[7] , u0|keycode|readdata[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~6 , u0|mm_interconnect_0|rsp_mux|src_payload~6, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[7] , u0|hex_digits_pio|data_out[7], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[7] , u0|hex_digits_pio|readdata[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|leds_pio|data_out[7]~feeder , u0|leds_pio|data_out[7]~feeder, lab7, 1
instance = comp, \u0|leds_pio|data_out[7] , u0|leds_pio|data_out[7], lab7, 1
instance = comp, \u0|leds_pio|readdata[7] , u0|leds_pio|readdata[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[7]~72 , u0|timer_0|read_mux_out[7]~72, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[7]~73 , u0|timer_0|read_mux_out[7]~73, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[55]~feeder , u0|timer_0|counter_snapshot[55]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[55] , u0|timer_0|counter_snapshot[55], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[39] , u0|timer_0|counter_snapshot[39], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[7]~75 , u0|timer_0|read_mux_out[7]~75, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[7] , u0|timer_0|counter_snapshot[7], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[23]~feeder , u0|timer_0|counter_snapshot[23]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[23] , u0|timer_0|counter_snapshot[23], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[7]~74 , u0|timer_0|read_mux_out[7]~74, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[7]~76 , u0|timer_0|read_mux_out[7]~76, lab7, 1
instance = comp, \u0|timer_0|readdata[7] , u0|timer_0|readdata[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~49 , u0|mm_interconnect_0|rsp_mux|src_data[7]~49, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~50 , u0|mm_interconnect_0|rsp_mux|src_data[7]~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~53 , u0|vga_text_mode_controller_0|Palette~53, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][7] , u0|vga_text_mode_controller_0|Palette[1][7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][7] , u0|vga_text_mode_controller_0|Palette[0][7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux24~2 , u0|vga_text_mode_controller_0|Mux24~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][7] , u0|vga_text_mode_controller_0|Palette[2][7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][7] , u0|vga_text_mode_controller_0|Palette[3][7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux24~3 , u0|vga_text_mode_controller_0|Mux24~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][7] , u0|vga_text_mode_controller_0|Palette[4][7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][7] , u0|vga_text_mode_controller_0|Palette[6][7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux24~0 , u0|vga_text_mode_controller_0|Mux24~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][7] , u0|vga_text_mode_controller_0|Palette[7][7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][7] , u0|vga_text_mode_controller_0|Palette[5][7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux24~1 , u0|vga_text_mode_controller_0|Mux24~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux24~4 , u0|vga_text_mode_controller_0|Mux24~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[7] , u0|vga_text_mode_controller_0|buffer_readout[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[7]~7 , u0|vga_text_mode_controller_0|AVL_READDATA[7]~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~14 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[7] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[7]~14 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[7]~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~51 , u0|mm_interconnect_0|rsp_mux|src_data[7]~51, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~52 , u0|mm_interconnect_0|rsp_mux|src_data[7]~52, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~8 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0 , u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1 , u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_ld_signed , u0|nios2_gen2_0|cpu|R_ctrl_ld_signed, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_fill_bit~0 , u0|nios2_gen2_0|cpu|av_fill_bit~0, lab7, 1
instance = comp, \u0|leds_pio|data_out[11]~feeder , u0|leds_pio|data_out[11]~feeder, lab7, 1
instance = comp, \u0|leds_pio|data_out[11] , u0|leds_pio|data_out[11], lab7, 1
instance = comp, \u0|leds_pio|readdata[11] , u0|leds_pio|readdata[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[11] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[11], lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[11]~feeder , u0|hex_digits_pio|data_out[11]~feeder, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[11] , u0|hex_digits_pio|data_out[11], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[11] , u0|hex_digits_pio|readdata[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[11] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~78 , u0|mm_interconnect_0|rsp_mux|src_data[11]~78, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~77 , u0|mm_interconnect_0|rsp_mux|src_data[11]~77, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[11]~32 , u0|timer_0|read_mux_out[11]~32, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[27]~feeder , u0|timer_0|counter_snapshot[27]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[27] , u0|timer_0|counter_snapshot[27], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[11] , u0|timer_0|counter_snapshot[11], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[11]~34 , u0|timer_0|read_mux_out[11]~34, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[11]~33 , u0|timer_0|read_mux_out[11]~33, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[59] , u0|timer_0|counter_snapshot[59], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[43] , u0|timer_0|counter_snapshot[43], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[11]~35 , u0|timer_0|read_mux_out[11]~35, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[11]~36 , u0|timer_0|read_mux_out[11]~36, lab7, 1
instance = comp, \u0|timer_0|readdata[11] , u0|timer_0|readdata[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[11] , u0|spi_0|spi_slave_select_holding_reg[11], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[11]~feeder , u0|spi_0|spi_slave_select_reg[11]~feeder, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[11] , u0|spi_0|spi_slave_select_reg[11], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[11]~17 , u0|spi_0|p1_data_to_cpu[11]~17, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[11] , u0|spi_0|data_to_cpu[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[11] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~79 , u0|mm_interconnect_0|rsp_mux|src_data[11]~79, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~26 , u0|vga_text_mode_controller_0|Palette~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][11] , u0|vga_text_mode_controller_0|Palette[5][11], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][11] , u0|vga_text_mode_controller_0|Palette[7][11], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][11] , u0|vga_text_mode_controller_0|Palette[4][11], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][11] , u0|vga_text_mode_controller_0|Palette[6][11], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux20~0 , u0|vga_text_mode_controller_0|Mux20~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux20~1 , u0|vga_text_mode_controller_0|Mux20~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][11] , u0|vga_text_mode_controller_0|Palette[0][11], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][11] , u0|vga_text_mode_controller_0|Palette[1][11], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux20~2 , u0|vga_text_mode_controller_0|Mux20~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][11]~feeder , u0|vga_text_mode_controller_0|Palette[3][11]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][11] , u0|vga_text_mode_controller_0|Palette[3][11], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][11] , u0|vga_text_mode_controller_0|Palette[2][11], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux20~3 , u0|vga_text_mode_controller_0|Mux20~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux20~4 , u0|vga_text_mode_controller_0|Mux20~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[11] , u0|vga_text_mode_controller_0|buffer_readout[11], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[11]~12 , u0|vga_text_mode_controller_0|AVL_READDATA[11]~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[11] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~6 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[11] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[11]~6 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[11]~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[11] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~80 , u0|mm_interconnect_0|rsp_mux|src_data[11]~80, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11] , u0|mm_interconnect_0|rsp_mux|src_data[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~4 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[3], lab7, 1
instance = comp, \u0|keycode|data_out[3]~feeder , u0|keycode|data_out[3]~feeder, lab7, 1
instance = comp, \u0|keycode|data_out[3] , u0|keycode|data_out[3], lab7, 1
instance = comp, \u0|keycode|readdata[3] , u0|keycode|readdata[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~2 , u0|mm_interconnect_0|rsp_mux|src_payload~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[42] , u0|mm_interconnect_0|cmd_mux_003|src_data[42], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|address[4] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|address[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~0 , u0|mm_interconnect_0|cmd_mux_003|src_payload~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|debugaccess , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|debugaccess, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~3 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[3] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~23 , u0|mm_interconnect_0|rsp_mux|src_data[3]~23, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~24 , u0|mm_interconnect_0|rsp_mux|src_data[3]~24, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[3] , u0|hex_digits_pio|data_out[3], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[3] , u0|hex_digits_pio|readdata[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|leds_pio|data_out[3]~feeder , u0|leds_pio|data_out[3]~feeder, lab7, 1
instance = comp, \u0|leds_pio|data_out[3] , u0|leds_pio|data_out[3], lab7, 1
instance = comp, \u0|leds_pio|readdata[3] , u0|leds_pio|readdata[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~25 , u0|mm_interconnect_0|rsp_mux|src_data[3]~25, lab7, 1
instance = comp, \u0|spi_0|iROE_reg , u0|spi_0|iROE_reg, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[3]~feeder , u0|spi_0|spi_slave_select_holding_reg[3]~feeder, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[3] , u0|spi_0|spi_slave_select_holding_reg[3], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[3] , u0|spi_0|spi_slave_select_reg[3], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[3]~8 , u0|spi_0|p1_data_to_cpu[3]~8, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[3]~9 , u0|spi_0|p1_data_to_cpu[3]~9, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[3]~10 , u0|spi_0|p1_data_to_cpu[3]~10, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[3] , u0|spi_0|data_to_cpu[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[3] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|timer_0|control_register[3] , u0|timer_0|control_register[3], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[19] , u0|timer_0|counter_snapshot[19], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[3]~3 , u0|timer_0|counter_snapshot[3]~3, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[3] , u0|timer_0|counter_snapshot[3], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[3]~19 , u0|timer_0|read_mux_out[3]~19, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[51] , u0|timer_0|counter_snapshot[51], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[35] , u0|timer_0|counter_snapshot[35], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[3]~20 , u0|timer_0|read_mux_out[3]~20, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[3]~18 , u0|timer_0|read_mux_out[3]~18, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[3]~17 , u0|timer_0|read_mux_out[3]~17, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[3]~21 , u0|timer_0|read_mux_out[3]~21, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[3] , u0|timer_0|read_mux_out[3], lab7, 1
instance = comp, \u0|timer_0|readdata[3] , u0|timer_0|readdata[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~26 , u0|mm_interconnect_0|rsp_mux|src_data[3]~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~61 , u0|vga_text_mode_controller_0|Palette~61, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][3] , u0|vga_text_mode_controller_0|Palette[3][3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][3] , u0|vga_text_mode_controller_0|Palette[1][3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][3] , u0|vga_text_mode_controller_0|Palette[0][3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux28~2 , u0|vga_text_mode_controller_0|Mux28~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][3] , u0|vga_text_mode_controller_0|Palette[2][3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux28~3 , u0|vga_text_mode_controller_0|Mux28~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][3] , u0|vga_text_mode_controller_0|Palette[5][3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][3] , u0|vga_text_mode_controller_0|Palette[7][3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][3] , u0|vga_text_mode_controller_0|Palette[4][3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][3] , u0|vga_text_mode_controller_0|Palette[6][3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux28~0 , u0|vga_text_mode_controller_0|Mux28~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux28~1 , u0|vga_text_mode_controller_0|Mux28~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux28~4 , u0|vga_text_mode_controller_0|Mux28~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[3] , u0|vga_text_mode_controller_0|buffer_readout[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[3]~3 , u0|vga_text_mode_controller_0|AVL_READDATA[3]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~3 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[3] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[3]~3 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[3]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~27 , u0|mm_interconnect_0|rsp_mux|src_data[3]~27, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~28 , u0|mm_interconnect_0|rsp_mux|src_data[3]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~4 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal132~0 , u0|nios2_gen2_0|cpu|Equal132~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal135~0 , u0|nios2_gen2_0|cpu|Equal135~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_wrctl , u0|nios2_gen2_0|cpu|D_op_wrctl, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst , u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0 , u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg[3] , u0|nios2_gen2_0|cpu|W_ienable_reg[3], lab7, 1
instance = comp, \u0|spi_0|irq_reg~0 , u0|spi_0|irq_reg~0, lab7, 1
instance = comp, \u0|spi_0|irq_reg~1 , u0|spi_0|irq_reg~1, lab7, 1
instance = comp, \u0|spi_0|irq_reg~2 , u0|spi_0|irq_reg~2, lab7, 1
instance = comp, \u0|spi_0|irq_reg~3 , u0|spi_0|irq_reg~3, lab7, 1
instance = comp, \u0|spi_0|irq_reg , u0|spi_0|irq_reg, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[3]~0 , u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[3]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg[3] , u0|nios2_gen2_0|cpu|W_ipending_reg[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[3]~8 , u0|nios2_gen2_0|cpu|E_control_rd_data[3]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~4 , u0|nios2_gen2_0|cpu|E_control_rd_data[1]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[3]~9 , u0|nios2_gen2_0|cpu|E_control_rd_data[3]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[3] , u0|nios2_gen2_0|cpu|W_control_rd_data[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~7 , u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~8 , u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[10]~3 , u0|nios2_gen2_0|cpu|E_st_data[10]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[10] , u0|nios2_gen2_0|cpu|d_writedata[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~17 , u0|mm_interconnect_0|cmd_mux_005|src_payload~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~27 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~27, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~9 , u0|mm_interconnect_0|rsp_mux_001|src_payload~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~28 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~28, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~29 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[8]~71 , u0|nios2_gen2_0|cpu|F_iw[8]~71, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[8] , u0|nios2_gen2_0|cpu|D_iw[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~2 , u0|nios2_gen2_0|cpu|E_control_rd_data[1]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg[2] , u0|nios2_gen2_0|cpu|W_ienable_reg[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~1 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2], lab7, 1
instance = comp, \u0|timer_0|control_register[0] , u0|timer_0|control_register[0], lab7, 1
instance = comp, \u0|timer_0|delayed_unxcounter_is_zeroxx0 , u0|timer_0|delayed_unxcounter_is_zeroxx0, lab7, 1
instance = comp, \u0|timer_0|timeout_occurred~0 , u0|timer_0|timeout_occurred~0, lab7, 1
instance = comp, \u0|timer_0|Equal9~0 , u0|timer_0|Equal9~0, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_wr_strobe~0 , u0|timer_0|period_halfword_0_wr_strobe~0, lab7, 1
instance = comp, \u0|timer_0|timeout_occurred~1 , u0|timer_0|timeout_occurred~1, lab7, 1
instance = comp, \u0|timer_0|timeout_occurred , u0|timer_0|timeout_occurred, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[2]~1 , u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[2]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg[2] , u0|nios2_gen2_0|cpu|W_ipending_reg[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[2]~6 , u0|nios2_gen2_0|cpu|E_control_rd_data[2]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[2]~7 , u0|nios2_gen2_0|cpu|E_control_rd_data[2]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[2] , u0|nios2_gen2_0|cpu|W_control_rd_data[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~5 , u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~2 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[2] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~17 , u0|mm_interconnect_0|rsp_mux|src_data[2]~17, lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[2]~3 , u0|jtag_uart_0|av_readdata[2]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~18 , u0|mm_interconnect_0|rsp_mux|src_data[2]~18, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[2]~feeder , u0|hex_digits_pio|data_out[2]~feeder, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[2] , u0|hex_digits_pio|data_out[2], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[2] , u0|hex_digits_pio|readdata[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|keycode|data_out[2] , u0|keycode|data_out[2], lab7, 1
instance = comp, \u0|keycode|readdata[2] , u0|keycode|readdata[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~1 , u0|mm_interconnect_0|rsp_mux|src_payload~1, lab7, 1
instance = comp, \u0|leds_pio|data_out[2]~feeder , u0|leds_pio|data_out[2]~feeder, lab7, 1
instance = comp, \u0|leds_pio|data_out[2] , u0|leds_pio|data_out[2], lab7, 1
instance = comp, \u0|leds_pio|readdata[2] , u0|leds_pio|readdata[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|timer_0|control_register[2] , u0|timer_0|control_register[2], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[2]~2 , u0|timer_0|counter_snapshot[2]~2, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[2] , u0|timer_0|counter_snapshot[2], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[18] , u0|timer_0|counter_snapshot[18], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[2]~14 , u0|timer_0|read_mux_out[2]~14, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[2]~12 , u0|timer_0|read_mux_out[2]~12, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[2]~13 , u0|timer_0|read_mux_out[2]~13, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[50]~feeder , u0|timer_0|counter_snapshot[50]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[50] , u0|timer_0|counter_snapshot[50], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[34] , u0|timer_0|counter_snapshot[34], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[2]~15 , u0|timer_0|read_mux_out[2]~15, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[2]~16 , u0|timer_0|read_mux_out[2]~16, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[2] , u0|timer_0|read_mux_out[2], lab7, 1
instance = comp, \u0|timer_0|readdata[2] , u0|timer_0|readdata[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~19 , u0|mm_interconnect_0|rsp_mux|src_data[2]~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~20 , u0|mm_interconnect_0|rsp_mux|src_data[2]~20, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[2]~feeder , u0|spi_0|spi_slave_select_holding_reg[2]~feeder, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[2] , u0|spi_0|spi_slave_select_holding_reg[2], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[2] , u0|spi_0|spi_slave_select_reg[2], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[2]~6 , u0|spi_0|p1_data_to_cpu[2]~6, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[2]~7 , u0|spi_0|p1_data_to_cpu[2]~7, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[2] , u0|spi_0|data_to_cpu[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[2] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~59 , u0|vga_text_mode_controller_0|Palette~59, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][2]~feeder , u0|vga_text_mode_controller_0|Palette[5][2]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][2] , u0|vga_text_mode_controller_0|Palette[5][2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][2] , u0|vga_text_mode_controller_0|Palette[7][2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][2] , u0|vga_text_mode_controller_0|Palette[4][2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][2]~feeder , u0|vga_text_mode_controller_0|Palette[6][2]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][2] , u0|vga_text_mode_controller_0|Palette[6][2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux29~0 , u0|vga_text_mode_controller_0|Mux29~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux29~1 , u0|vga_text_mode_controller_0|Mux29~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][2] , u0|vga_text_mode_controller_0|Palette[3][2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][2] , u0|vga_text_mode_controller_0|Palette[1][2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][2] , u0|vga_text_mode_controller_0|Palette[0][2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux29~2 , u0|vga_text_mode_controller_0|Mux29~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][2] , u0|vga_text_mode_controller_0|Palette[2][2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux29~3 , u0|vga_text_mode_controller_0|Mux29~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux29~4 , u0|vga_text_mode_controller_0|Mux29~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[2] , u0|vga_text_mode_controller_0|buffer_readout[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[2]~2 , u0|vga_text_mode_controller_0|AVL_READDATA[2]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~2 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[2] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[2]~2 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[2]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~21 , u0|mm_interconnect_0|rsp_mux|src_data[2]~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~22 , u0|mm_interconnect_0|rsp_mux|src_data[2]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~3 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~6 , u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[26]~1 , u0|nios2_gen2_0|cpu|E_src2[26]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[26] , u0|nios2_gen2_0|cpu|E_src2[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[26]~2 , u0|nios2_gen2_0|cpu|E_logic_result[26]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[26]~1 , u0|nios2_gen2_0|cpu|W_alu_result[26]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[26] , u0|nios2_gen2_0|cpu|W_alu_result[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal14~0 , u0|mm_interconnect_0|router|Equal14~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal13~0 , u0|mm_interconnect_0|router|Equal13~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal13~1 , u0|mm_interconnect_0|router|Equal13~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal4~1 , u0|mm_interconnect_0|router|Equal4~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_valid~0 , u0|mm_interconnect_0|cmd_mux_013|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~3 , u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_013|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_013|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_013|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_013|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_013|src0_valid~0, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[1]~feeder , u0|hex_digits_pio|data_out[1]~feeder, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[1] , u0|hex_digits_pio|data_out[1], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[1] , u0|hex_digits_pio|readdata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|leds_pio|data_out[1]~feeder , u0|leds_pio|data_out[1]~feeder, lab7, 1
instance = comp, \u0|leds_pio|data_out[1] , u0|leds_pio|data_out[1], lab7, 1
instance = comp, \u0|leds_pio|readdata[1] , u0|leds_pio|readdata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~12 , u0|mm_interconnect_0|rsp_mux|src_data[1]~12, lab7, 1
instance = comp, \u0|keycode|data_out[1]~feeder , u0|keycode|data_out[1]~feeder, lab7, 1
instance = comp, \u0|keycode|data_out[1] , u0|keycode|data_out[1], lab7, 1
instance = comp, \u0|keycode|readdata[1] , u0|keycode|readdata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~11 , u0|mm_interconnect_0|rsp_mux|src_data[1]~11, lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[1]~2 , u0|jtag_uart_0|av_readdata[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal9~0 , u0|mm_interconnect_0|router_001|Equal9~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal11~0 , u0|mm_interconnect_0|router_001|Equal11~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src3_valid~2 , u0|mm_interconnect_0|cmd_demux_001|src3_valid~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_valid~0 , u0|mm_interconnect_0|cmd_mux_004|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_004|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|WideOr1 , u0|mm_interconnect_0|cmd_mux_004|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|update_grant~0 , u0|mm_interconnect_0|cmd_mux_004|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress , u0|mm_interconnect_0|cmd_mux_004|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|update_grant~1 , u0|mm_interconnect_0|cmd_mux_004|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_004|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[38] , u0|mm_interconnect_0|cmd_mux_004|src_data[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[39] , u0|mm_interconnect_0|cmd_mux_004|src_data[39], lab7, 1
instance = comp, \u0|sdram_pll|readdata[0]~0 , u0|sdram_pll|readdata[0]~0, lab7, 1
instance = comp, \u0|sdram_pll|w_reset~0 , u0|sdram_pll|w_reset~0, lab7, 1
instance = comp, \u0|sdram_pll|w_reset~1 , u0|sdram_pll|w_reset~1, lab7, 1
instance = comp, \u0|sdram_pll|pfdena_reg~0 , u0|sdram_pll|pfdena_reg~0, lab7, 1
instance = comp, \u0|sdram_pll|pfdena_reg , u0|sdram_pll|pfdena_reg, lab7, 1
instance = comp, \u0|sdram_pll|readdata[1]~2 , u0|sdram_pll|readdata[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~2 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~1 , u0|mm_interconnect_0|cmd_mux_003|src_payload~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[0] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|writedata[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~1 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][67]~feeder , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][67]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_004|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_004|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~9 , u0|mm_interconnect_0|rsp_mux|src_data[1]~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~10 , u0|mm_interconnect_0|rsp_mux|src_data[1]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~58 , u0|vga_text_mode_controller_0|Palette~58, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][1] , u0|vga_text_mode_controller_0|Palette[3][1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][1] , u0|vga_text_mode_controller_0|Palette[1][1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][1] , u0|vga_text_mode_controller_0|Palette[0][1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux30~2 , u0|vga_text_mode_controller_0|Mux30~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][1] , u0|vga_text_mode_controller_0|Palette[2][1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux30~3 , u0|vga_text_mode_controller_0|Mux30~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][1] , u0|vga_text_mode_controller_0|Palette[4][1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][1] , u0|vga_text_mode_controller_0|Palette[6][1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux30~0 , u0|vga_text_mode_controller_0|Mux30~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][1] , u0|vga_text_mode_controller_0|Palette[7][1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][1] , u0|vga_text_mode_controller_0|Palette[5][1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux30~1 , u0|vga_text_mode_controller_0|Mux30~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux30~4 , u0|vga_text_mode_controller_0|Mux30~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[1] , u0|vga_text_mode_controller_0|buffer_readout[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[1]~1 , u0|vga_text_mode_controller_0|AVL_READDATA[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[1]~6 , u0|timer_0|read_mux_out[1]~6, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[1]~8 , u0|timer_0|read_mux_out[1]~8, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[1]~7 , u0|timer_0|read_mux_out[1]~7, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[49] , u0|timer_0|counter_snapshot[49], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[33] , u0|timer_0|counter_snapshot[33], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[1]~10 , u0|timer_0|read_mux_out[1]~10, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[17] , u0|timer_0|counter_snapshot[17], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[1]~1 , u0|timer_0|counter_snapshot[1]~1, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[1] , u0|timer_0|counter_snapshot[1], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[1]~9 , u0|timer_0|read_mux_out[1]~9, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[1]~11 , u0|timer_0|read_mux_out[1]~11, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[1] , u0|timer_0|read_mux_out[1], lab7, 1
instance = comp, \u0|timer_0|readdata[1] , u0|timer_0|readdata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|always1~5 , u0|mm_interconnect_0|router|always1~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|always1~4 , u0|mm_interconnect_0|router|always1~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|always1~6 , u0|mm_interconnect_0|router|always1~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_valid~0 , u0|mm_interconnect_0|cmd_mux_014|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src13_valid~3 , u0|mm_interconnect_0|cmd_demux_001|src13_valid~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src13_valid~2 , u0|mm_interconnect_0|cmd_demux_001|src13_valid~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_014|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|packet_in_progress , u0|mm_interconnect_0|cmd_mux_014|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~3 , u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|grant[1]~0 , u0|mm_interconnect_0|cmd_mux_014|arb|grant[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_014|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|WideOr1 , u0|mm_interconnect_0|cmd_mux_014|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_data[67] , u0|mm_interconnect_0|cmd_mux_014|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|update_grant~0 , u0|mm_interconnect_0|cmd_mux_014|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|update_grant~1 , u0|mm_interconnect_0|cmd_mux_014|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|grant[0]~1 , u0|mm_interconnect_0|cmd_mux_014|arb|grant[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_014|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent|m0_write~3 , u0|mm_interconnect_0|key_s1_agent|m0_write~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent|m0_write~2 , u0|mm_interconnect_0|key_s1_agent|m0_write~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1]~2 , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent|cp_ready~0 , u0|mm_interconnect_0|key_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_014|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_014|src0_valid~0, lab7, 1
instance = comp, \u0|key|Equal0~0 , u0|key|Equal0~0, lab7, 1
instance = comp, \KEY[1]~input , KEY[1]~input, lab7, 1
instance = comp, \u0|key|read_mux_out[1] , u0|key|read_mux_out[1], lab7, 1
instance = comp, \u0|key|readdata[1] , u0|key|readdata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|key_s1_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~13 , u0|mm_interconnect_0|rsp_mux|src_data[1]~13, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[1]~feeder , u0|spi_0|spi_slave_select_holding_reg[1]~feeder, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[1] , u0|spi_0|spi_slave_select_holding_reg[1], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[1] , u0|spi_0|spi_slave_select_reg[1], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[1]~4 , u0|spi_0|p1_data_to_cpu[1]~4, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[1]~5 , u0|spi_0|p1_data_to_cpu[1]~5, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[1] , u0|spi_0|data_to_cpu[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[1] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~1 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[1] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[1]~1 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~14 , u0|mm_interconnect_0|rsp_mux|src_data[1]~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~15 , u0|mm_interconnect_0|rsp_mux|src_data[1]~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~16 , u0|mm_interconnect_0|rsp_mux|src_data[1]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~9 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~3 , u0|nios2_gen2_0|cpu|E_control_rd_data[1]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~5 , u0|nios2_gen2_0|cpu|E_control_rd_data[1]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[1] , u0|nios2_gen2_0|cpu|W_control_rd_data[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3 , u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~4 , u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[2]~feeder , u0|nios2_gen2_0|cpu|d_writedata[2]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[2] , u0|nios2_gen2_0|cpu|d_writedata[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~2 , u0|mm_interconnect_0|cmd_mux_005|src_payload~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~35 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~35, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~34 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~34, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~10 , u0|mm_interconnect_0|rsp_mux_001|src_payload~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~36 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~36, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~37 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~37, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~38 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~38, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[7]~73 , u0|nios2_gen2_0|cpu|F_iw[7]~73, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[7] , u0|nios2_gen2_0|cpu|D_iw[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[1]~5 , u0|nios2_gen2_0|cpu|R_src2_lo[1]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[1] , u0|nios2_gen2_0|cpu|E_src2[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~3 , u0|nios2_gen2_0|cpu|Add1~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~3 , u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[0] , u0|nios2_gen2_0|cpu|d_byteenable[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[32] , u0|mm_interconnect_0|cmd_mux_005|src_data[32], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[23]~30 , u0|nios2_gen2_0|cpu|F_iw[23]~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[23]~31 , u0|nios2_gen2_0|cpu|F_iw[23]~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[23] , u0|nios2_gen2_0|cpu|D_iw[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[9]~1 , u0|nios2_gen2_0|cpu|E_st_data[9]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[9] , u0|nios2_gen2_0|cpu|d_writedata[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~19 , u0|mm_interconnect_0|cmd_mux_005|src_payload~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[28]~89 , u0|nios2_gen2_0|cpu|F_iw[28]~89, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[28]~90 , u0|nios2_gen2_0|cpu|F_iw[28]~90, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[28] , u0|nios2_gen2_0|cpu|D_iw[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[0]~15 , u0|nios2_gen2_0|cpu|R_src1[0]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[0] , u0|nios2_gen2_0|cpu|E_src1[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~2 , u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[1] , u0|nios2_gen2_0|cpu|d_byteenable[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[33] , u0|mm_interconnect_0|cmd_mux_003|src_data[33], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[1] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~30 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[27] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[27]~91 , u0|nios2_gen2_0|cpu|F_iw[27]~91, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[27]~92 , u0|nios2_gen2_0|cpu|F_iw[27]~92, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[27] , u0|nios2_gen2_0|cpu|D_iw[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[9]~18 , u0|nios2_gen2_0|cpu|E_src1[9]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[9] , u0|nios2_gen2_0|cpu|E_src1[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[9]~18 , u0|nios2_gen2_0|cpu|W_alu_result[9]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[9] , u0|nios2_gen2_0|cpu|W_alu_result[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[45] , u0|mm_interconnect_0|cmd_mux_003|src_data[45], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|address[7] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|address[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~45 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~45, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~46 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~46, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~11 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[26] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[26]~38 , u0|nios2_gen2_0|cpu|F_iw[26]~38, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[26]~39 , u0|nios2_gen2_0|cpu|F_iw[26]~39, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[26] , u0|nios2_gen2_0|cpu|D_iw[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~18 , u0|nios2_gen2_0|cpu|D_ctrl_exception~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~16 , u0|nios2_gen2_0|cpu|D_ctrl_exception~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2 , u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3 , u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[4] , u0|nios2_gen2_0|cpu|R_dst_regnum[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[7]~20 , u0|nios2_gen2_0|cpu|E_src1[7]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[7] , u0|nios2_gen2_0|cpu|E_src1[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[7]~22 , u0|nios2_gen2_0|cpu|E_logic_result[7]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[7]~20 , u0|nios2_gen2_0|cpu|W_alu_result[7]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[7] , u0|nios2_gen2_0|cpu|W_alu_result[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[43] , u0|mm_interconnect_0|cmd_mux_003|src_data[43], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|address[5] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|address[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux6~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux6~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux6~1 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux6~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~47 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~47, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~48 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~48, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~63 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~63, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~64 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~64, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~30 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~31 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~10 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~11 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~12 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~14 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~15 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~16 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~17 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~59 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~59, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~60 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~60, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~36 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~36, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~37 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~37, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~32 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~33 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~33, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~34 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~34, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~35 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~35, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~57 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~57, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~58 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~58, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~42 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~42, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~43 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~43, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0 , u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst , u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_req~0 , u0|nios2_gen2_0|cpu|hbreak_req~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[14]~60 , u0|nios2_gen2_0|cpu|F_iw[14]~60, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[14]~61 , u0|nios2_gen2_0|cpu|F_iw[14]~61, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[14]~62 , u0|nios2_gen2_0|cpu|F_iw[14]~62, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[14]~63 , u0|nios2_gen2_0|cpu|F_iw[14]~63, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[14]~64 , u0|nios2_gen2_0|cpu|F_iw[14]~64, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[14]~103 , u0|nios2_gen2_0|cpu|F_iw[14]~103, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[14] , u0|nios2_gen2_0|cpu|D_iw[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_cmpge~0 , u0|nios2_gen2_0|cpu|D_op_cmpge~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~5 , u0|nios2_gen2_0|cpu|Equal0~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~9 , u0|nios2_gen2_0|cpu|D_ctrl_exception~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0 , u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~8 , u0|nios2_gen2_0|cpu|D_ctrl_exception~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~7 , u0|nios2_gen2_0|cpu|D_ctrl_exception~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~10 , u0|nios2_gen2_0|cpu|Equal62~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~4 , u0|nios2_gen2_0|cpu|Equal62~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~10 , u0|nios2_gen2_0|cpu|D_ctrl_exception~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~11 , u0|nios2_gen2_0|cpu|D_ctrl_exception~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0 , u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~3 , u0|nios2_gen2_0|cpu|Equal62~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~5 , u0|nios2_gen2_0|cpu|D_ctrl_exception~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~13 , u0|nios2_gen2_0|cpu|D_ctrl_exception~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~12 , u0|nios2_gen2_0|cpu|D_ctrl_exception~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~14 , u0|nios2_gen2_0|cpu|D_ctrl_exception~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~6 , u0|nios2_gen2_0|cpu|D_ctrl_exception~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~15 , u0|nios2_gen2_0|cpu|D_ctrl_exception~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero , u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[15]~15 , u0|nios2_gen2_0|cpu|E_src2[15]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[5]~17 , u0|nios2_gen2_0|cpu|R_src2_lo[5]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[5] , u0|nios2_gen2_0|cpu|E_src2[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~39 , u0|nios2_gen2_0|cpu|Add1~39, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[5]~22 , u0|nios2_gen2_0|cpu|W_alu_result[5]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[5] , u0|nios2_gen2_0|cpu|W_alu_result[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[41] , u0|mm_interconnect_0|cmd_mux_003|src_data[41], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|address[3] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|address[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~49 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~49, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~50 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~50, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~51 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~51, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~52 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~52, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~53 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~53, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~54 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~54, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~55 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~55, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~56 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~56, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~9 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~18 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~40 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~40, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~41 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~41, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|always1~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|always1~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~24 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~10 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[25] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[25]~35 , u0|nios2_gen2_0|cpu|F_iw[25]~35, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[25]~36 , u0|nios2_gen2_0|cpu|F_iw[25]~36, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[25]~37 , u0|nios2_gen2_0|cpu|F_iw[25]~37, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[25] , u0|nios2_gen2_0|cpu|D_iw[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4 , u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[3] , u0|nios2_gen2_0|cpu|R_dst_regnum[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[12]~15 , u0|nios2_gen2_0|cpu|E_src1[12]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[12] , u0|nios2_gen2_0|cpu|E_src1[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[12]~15 , u0|nios2_gen2_0|cpu|W_alu_result[12]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[12] , u0|nios2_gen2_0|cpu|W_alu_result[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_valid~0 , u0|mm_interconnect_0|cmd_mux_003|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_003|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[38] , u0|mm_interconnect_0|cmd_mux_003|src_data[38], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|address[0] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|address[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~4 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~5 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~9 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[24] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[24]~32 , u0|nios2_gen2_0|cpu|F_iw[24]~32, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[24]~33 , u0|nios2_gen2_0|cpu|F_iw[24]~33, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[24]~34 , u0|nios2_gen2_0|cpu|F_iw[24]~34, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[24] , u0|nios2_gen2_0|cpu|D_iw[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~5 , u0|nios2_gen2_0|cpu|D_dst_regnum[2]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[2] , u0|nios2_gen2_0|cpu|R_dst_regnum[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[3]~3 , u0|nios2_gen2_0|cpu|R_src2_lo[3]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[3] , u0|nios2_gen2_0|cpu|E_src2[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~1 , u0|nios2_gen2_0|cpu|Add1~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[3]~25 , u0|nios2_gen2_0|cpu|W_alu_result[3]~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[3] , u0|nios2_gen2_0|cpu|W_alu_result[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[39] , u0|mm_interconnect_0|cmd_mux_005|src_data[39], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[18]~100 , u0|nios2_gen2_0|cpu|F_iw[18]~100, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[18]~101 , u0|nios2_gen2_0|cpu|F_iw[18]~101, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[18]~99 , u0|nios2_gen2_0|cpu|F_iw[18]~99, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[18]~102 , u0|nios2_gen2_0|cpu|F_iw[18]~102, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[18] , u0|nios2_gen2_0|cpu|D_iw[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0 , u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1 , u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[1] , u0|nios2_gen2_0|cpu|R_dst_regnum[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[1]~feeder , u0|nios2_gen2_0|cpu|d_writedata[1]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[1] , u0|nios2_gen2_0|cpu|d_writedata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~0 , u0|mm_interconnect_0|cmd_mux|src_payload~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~7 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~7, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9] , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9], lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|read_req~feeder , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|read_req~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|read_req , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|read_req, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|read~0 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|read~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|read~feeder , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|read~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|read , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|read, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|read1~feeder , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|read1~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|read1 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|read1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|read2 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|read2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~2 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0 , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0, lab7, 1
instance = comp, \u0|jtag_uart_0|r_val~0 , u0|jtag_uart_0|r_val~0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[22]~26 , u0|nios2_gen2_0|cpu|F_iw[22]~26, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[22]~27 , u0|nios2_gen2_0|cpu|F_iw[22]~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[22]~28 , u0|nios2_gen2_0|cpu|F_iw[22]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[22] , u0|nios2_gen2_0|cpu|D_iw[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~6 , u0|nios2_gen2_0|cpu|D_dst_regnum[0]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[0] , u0|nios2_gen2_0|cpu|R_dst_regnum[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[11]~11 , u0|nios2_gen2_0|cpu|R_src2_lo[11]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[11] , u0|nios2_gen2_0|cpu|E_src2[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~33 , u0|nios2_gen2_0|cpu|Add1~33, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~24 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[9] , u0|nios2_gen2_0|cpu|F_pc[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~32 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~19 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[10] , u0|nios2_gen2_0|cpu|F_pc[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~0 , u0|mm_interconnect_0|router_001|Equal1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src14_valid~1 , u0|mm_interconnect_0|cmd_demux_001|src14_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|grant[0]~1 , u0|mm_interconnect_0|cmd_mux_015|arb|grant[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux_015|saved_grant[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_015|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~2 , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent|cp_ready~2 , u0|mm_interconnect_0|timer_0_s1_agent|cp_ready~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent|cp_ready~3 , u0|mm_interconnect_0|timer_0_s1_agent|cp_ready~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_015|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_015|src1_valid~0, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[0]~0 , u0|spi_0|spi_slave_select_holding_reg[0]~0, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[0] , u0|spi_0|spi_slave_select_holding_reg[0], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[0] , u0|spi_0|spi_slave_select_reg[0], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[0]~2 , u0|spi_0|p1_data_to_cpu[0]~2, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[0]~3 , u0|spi_0|p1_data_to_cpu[0]~3, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[0] , u0|spi_0|data_to_cpu[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[0] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[0]~0 , u0|timer_0|read_mux_out[0]~0, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[48]~feeder , u0|timer_0|counter_snapshot[48]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[48] , u0|timer_0|counter_snapshot[48], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[32] , u0|timer_0|counter_snapshot[32], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[0]~4 , u0|timer_0|read_mux_out[0]~4, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[16] , u0|timer_0|counter_snapshot[16], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[0]~0 , u0|timer_0|counter_snapshot[0]~0, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[0] , u0|timer_0|counter_snapshot[0], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[0]~3 , u0|timer_0|read_mux_out[0]~3, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[0]~2 , u0|timer_0|read_mux_out[0]~2, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[0]~1 , u0|timer_0|read_mux_out[0]~1, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[0]~5 , u0|timer_0|read_mux_out[0]~5, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[0] , u0|timer_0|read_mux_out[0], lab7, 1
instance = comp, \u0|timer_0|readdata[0] , u0|timer_0|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~7 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~7, lab7, 1
instance = comp, \u0|keycode|data_out[0] , u0|keycode|data_out[0], lab7, 1
instance = comp, \u0|keycode|readdata[0] , u0|keycode|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~5 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[0]~1 , u0|jtag_uart_0|av_readdata[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~4 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~4, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[0]~feeder , u0|hex_digits_pio|data_out[0]~feeder, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[0] , u0|hex_digits_pio|data_out[0], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[0] , u0|hex_digits_pio|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|leds_pio|data_out[0] , u0|leds_pio|data_out[0], lab7, 1
instance = comp, \u0|leds_pio|readdata[0] , u0|leds_pio|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~6 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~8 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[0] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[0]~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~8 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_valid~0 , u0|mm_interconnect_0|cmd_mux_011|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_valid~1 , u0|mm_interconnect_0|cmd_mux_011|src_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src10_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src10_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_011|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|WideOr1 , u0|mm_interconnect_0|cmd_mux_011|WideOr1, lab7, 1
instance = comp, \u0|usb_rst|always0~4 , u0|usb_rst|always0~4, lab7, 1
instance = comp, \u0|usb_rst|always0~2 , u0|usb_rst|always0~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent|cp_ready~0 , u0|mm_interconnect_0|usb_rst_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_data[67] , u0|mm_interconnect_0|cmd_mux_011|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent|cp_ready , u0|mm_interconnect_0|usb_rst_s1_agent|cp_ready, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|update_grant~0 , u0|mm_interconnect_0|cmd_mux_011|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|update_grant~1 , u0|mm_interconnect_0|cmd_mux_011|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_011|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|packet_in_progress , u0|mm_interconnect_0|cmd_mux_011|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_011|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_011|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux_011|saved_grant[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_011|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|av_waitrequest_generated~0 , u0|mm_interconnect_0|usb_rst_s1_translator|av_waitrequest_generated~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|av_waitrequest_generated~1 , u0|mm_interconnect_0|usb_rst_s1_translator|av_waitrequest_generated~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|av_waitrequest_generated~2 , u0|mm_interconnect_0|usb_rst_s1_translator|av_waitrequest_generated~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~5 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~3 , u0|mm_interconnect_0|router|Equal5~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal6~0 , u0|mm_interconnect_0|router_001|Equal6~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~2 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~3 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~4 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~6 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~7 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|usb_rst|Equal0~0 , u0|usb_rst|Equal0~0, lab7, 1
instance = comp, \u0|usb_rst|always0~3 , u0|usb_rst|always0~3, lab7, 1
instance = comp, \u0|usb_rst|data_out~0 , u0|usb_rst|data_out~0, lab7, 1
instance = comp, \u0|usb_rst|data_out , u0|usb_rst|data_out, lab7, 1
instance = comp, \u0|usb_rst|readdata[0] , u0|usb_rst|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|usb_rst_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~1 , u0|mm_interconnect_0|rsp_mux_001|src_payload~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~4 , u0|mm_interconnect_0|rsp_mux_001|src_payload~4, lab7, 1
instance = comp, \KEY[0]~input , KEY[0]~input, lab7, 1
instance = comp, \u0|key|read_mux_out[0] , u0|key|read_mux_out[0], lab7, 1
instance = comp, \u0|key|readdata[0] , u0|key|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|key_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~10 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~0 , u0|mm_interconnect_0|rsp_mux_001|src_payload~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal11~0 , u0|mm_interconnect_0|router|Equal11~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src8_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src8_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal11~1 , u0|mm_interconnect_0|router_001|Equal11~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src8_valid~1 , u0|mm_interconnect_0|cmd_demux_001|src8_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|src_valid~0 , u0|mm_interconnect_0|cmd_mux_009|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|src_data[67] , u0|mm_interconnect_0|cmd_mux_009|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0]~3 , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0]~7 , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0]~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~5 , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0]~2 , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0]~4 , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~6 , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent|m0_write~0 , u0|mm_interconnect_0|usb_irq_s1_agent|m0_write~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|av_waitrequest_generated~0 , u0|mm_interconnect_0|usb_irq_s1_translator|av_waitrequest_generated~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent|cp_ready~0 , u0|mm_interconnect_0|usb_irq_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_009|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|packet_in_progress , u0|mm_interconnect_0|cmd_mux_009|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|update_grant~1 , u0|mm_interconnect_0|cmd_mux_009|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_009|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|update_grant~0 , u0|mm_interconnect_0|cmd_mux_009|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_009|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_009|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_009|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|WideOr1~2 , u0|mm_interconnect_0|cmd_mux_009|WideOr1~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|WideOr1~3 , u0|mm_interconnect_0|cmd_mux_009|WideOr1~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|WideOr1 , u0|mm_interconnect_0|cmd_mux_009|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~3 , u0|mm_interconnect_0|rsp_mux_001|src_payload~3, lab7, 1
instance = comp, \ARDUINO_IO[9]~input , ARDUINO_IO[9]~input, lab7, 1
instance = comp, \u0|usb_irq|read_mux_out~1 , u0|usb_irq|read_mux_out~1, lab7, 1
instance = comp, \u0|usb_irq|read_mux_out~2 , u0|usb_irq|read_mux_out~2, lab7, 1
instance = comp, \u0|usb_irq|readdata[0] , u0|usb_irq|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|usb_irq_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|sdram_pll|sd1|pll7 , u0|sdram_pll|sd1|pll7, lab7, 1
instance = comp, \u0|sdram_pll|sd1|pll_lock_sync~feeder , u0|sdram_pll|sd1|pll_lock_sync~feeder, lab7, 1
instance = comp, \u0|sdram_pll|sd1|pll_lock_sync , u0|sdram_pll|sd1|pll_lock_sync, lab7, 1
instance = comp, \u0|sdram_pll|sd1|locked , u0|sdram_pll|sd1|locked, lab7, 1
instance = comp, \u0|sdram_pll|stdsync2|dffpipe3|dffe4a[0] , u0|sdram_pll|stdsync2|dffpipe3|dffe4a[0], lab7, 1
instance = comp, \u0|sdram_pll|stdsync2|dffpipe3|dffe5a[0]~feeder , u0|sdram_pll|stdsync2|dffpipe3|dffe5a[0]~feeder, lab7, 1
instance = comp, \u0|sdram_pll|stdsync2|dffpipe3|dffe5a[0] , u0|sdram_pll|stdsync2|dffpipe3|dffe5a[0], lab7, 1
instance = comp, \u0|sdram_pll|stdsync2|dffpipe3|dffe6a[0]~feeder , u0|sdram_pll|stdsync2|dffpipe3|dffe6a[0]~feeder, lab7, 1
instance = comp, \u0|sdram_pll|stdsync2|dffpipe3|dffe6a[0] , u0|sdram_pll|stdsync2|dffpipe3|dffe6a[0], lab7, 1
instance = comp, \u0|sdram_pll|readdata[0]~1 , u0|sdram_pll|readdata[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~9 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~11 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[0]~4 , u0|nios2_gen2_0|cpu|F_iw[0]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[0] , u0|nios2_gen2_0|cpu|D_iw[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~2 , u0|nios2_gen2_0|cpu|Equal0~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~3 , u0|nios2_gen2_0|cpu|Equal0~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot , u0|nios2_gen2_0|cpu|R_ctrl_shift_rot, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~0 , u0|nios2_gen2_0|cpu|E_stall~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~1 , u0|nios2_gen2_0|cpu|E_stall~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~2 , u0|nios2_gen2_0|cpu|E_stall~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~3 , u0|nios2_gen2_0|cpu|E_stall~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data , u0|nios2_gen2_0|cpu|av_ld_waiting_for_data, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 , u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~4 , u0|nios2_gen2_0|cpu|E_stall~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_from_R~2 , u0|nios2_gen2_0|cpu|E_valid_from_R~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_from_R , u0|nios2_gen2_0|cpu|E_valid_from_R, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1~12 , u0|nios2_gen2_0|cpu|R_src1~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[8]~19 , u0|nios2_gen2_0|cpu|E_src1[8]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[8] , u0|nios2_gen2_0|cpu|E_src1[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[8]~19 , u0|nios2_gen2_0|cpu|W_alu_result[8]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[8] , u0|nios2_gen2_0|cpu|W_alu_result[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_valid~0 , u0|mm_interconnect_0|cmd_mux_012|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~0 , u0|mm_interconnect_0|router|Equal5~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_valid~1 , u0|mm_interconnect_0|cmd_mux_012|src_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|grant[1]~0 , u0|mm_interconnect_0|cmd_mux_012|arb|grant[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_012|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|WideOr1~0 , u0|mm_interconnect_0|cmd_mux_012|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|WideOr1~1 , u0|mm_interconnect_0|cmd_mux_012|WideOr1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|WideOr1 , u0|mm_interconnect_0|cmd_mux_012|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent|cp_ready~0 , u0|mm_interconnect_0|hex_digits_pio_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent|cp_ready~1 , u0|mm_interconnect_0|hex_digits_pio_s1_agent|cp_ready~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|hex_digits_pio_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][67]~feeder , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][67]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_012|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_012|src1_valid~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~66 , u0|nios2_gen2_0|cpu|F_iw[15]~66, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~65 , u0|nios2_gen2_0|cpu|F_iw[15]~65, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~67 , u0|nios2_gen2_0|cpu|F_iw[15]~67, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~68 , u0|nios2_gen2_0|cpu|F_iw[15]~68, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~69 , u0|nios2_gen2_0|cpu|F_iw[15]~69, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[15] , u0|nios2_gen2_0|cpu|D_iw[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 , u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 , u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot , u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo~1 , u0|nios2_gen2_0|cpu|R_src2_lo~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[2]~4 , u0|nios2_gen2_0|cpu|R_src2_lo[2]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[2] , u0|nios2_gen2_0|cpu|E_src2[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[2]~24 , u0|nios2_gen2_0|cpu|E_logic_result[2]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[2]~24 , u0|nios2_gen2_0|cpu|W_alu_result[2]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[2] , u0|nios2_gen2_0|cpu|W_alu_result[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[38] , u0|mm_interconnect_0|cmd_mux|src_data[38], lab7, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~1 , u0|jtag_uart_0|fifo_rd~1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, lab7, 1
instance = comp, \u0|jtag_uart_0|wr_rfifo , u0|jtag_uart_0|wr_rfifo, lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[3]~4 , u0|jtag_uart_0|av_readdata[3]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~15 , u0|nios2_gen2_0|cpu|F_iw[3]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~14 , u0|nios2_gen2_0|cpu|F_iw[3]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~16 , u0|nios2_gen2_0|cpu|F_iw[3]~16, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~17 , u0|nios2_gen2_0|cpu|F_iw[3]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~18 , u0|nios2_gen2_0|cpu|F_iw[3]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~19 , u0|nios2_gen2_0|cpu|F_iw[3]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[3] , u0|nios2_gen2_0|cpu|D_iw[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~4 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~5 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~6 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_sub~0 , u0|nios2_gen2_0|cpu|E_alu_sub~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_sub , u0|nios2_gen2_0|cpu|E_alu_sub, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~0 , u0|nios2_gen2_0|cpu|Add1~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~5 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[2] , u0|nios2_gen2_0|cpu|F_pc[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6 , u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~27 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[3] , u0|nios2_gen2_0|cpu|F_pc[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8 , u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~26 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[4] , u0|nios2_gen2_0|cpu|F_pc[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10 , u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~28 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[5] , u0|nios2_gen2_0|cpu|F_pc[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12 , u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~25 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[6] , u0|nios2_gen2_0|cpu|F_pc[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14 , u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~18 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[7] , u0|nios2_gen2_0|cpu|F_pc[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~20 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[8] , u0|nios2_gen2_0|cpu|F_pc[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[46] , u0|mm_interconnect_0|cmd_mux_003|src_data[46], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|address[8] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|address[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~14 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[11] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~49 , u0|nios2_gen2_0|cpu|F_iw[11]~49, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~51 , u0|nios2_gen2_0|cpu|F_iw[11]~51, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~50 , u0|nios2_gen2_0|cpu|F_iw[11]~50, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~52 , u0|nios2_gen2_0|cpu|F_iw[11]~52, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~53 , u0|nios2_gen2_0|cpu|F_iw[11]~53, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[11] , u0|nios2_gen2_0|cpu|D_iw[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~7 , u0|nios2_gen2_0|cpu|Equal62~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~6 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~4 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~5 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op[0]~1 , u0|nios2_gen2_0|cpu|D_logic_op[0]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_logic_op[0] , u0|nios2_gen2_0|cpu|R_logic_op[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[6]~20 , u0|nios2_gen2_0|cpu|E_logic_result[6]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[6]~21 , u0|nios2_gen2_0|cpu|W_alu_result[6]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[6] , u0|nios2_gen2_0|cpu|W_alu_result[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|always1~2 , u0|mm_interconnect_0|router|always1~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|src_valid~1 , u0|mm_interconnect_0|cmd_mux_010|src_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|src_valid~2 , u0|mm_interconnect_0|cmd_mux_010|src_valid~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|update_grant~0 , u0|mm_interconnect_0|cmd_mux_010|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|src_data[67] , u0|mm_interconnect_0|cmd_mux_010|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent|m0_write~1 , u0|mm_interconnect_0|usb_gpx_s1_agent|m0_write~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~2 , u0|mm_interconnect_0|router_001|always1~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~3 , u0|mm_interconnect_0|router_001|always1~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|src_valid~0 , u0|mm_interconnect_0|cmd_mux_010|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent|m0_write~0 , u0|mm_interconnect_0|usb_gpx_s1_agent|m0_write~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|Add0~0 , u0|mm_interconnect_0|usb_gpx_s1_translator|Add0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent|cp_ready , u0|mm_interconnect_0|usb_gpx_s1_agent|cp_ready, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|update_grant~1 , u0|mm_interconnect_0|cmd_mux_010|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_010|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|packet_in_progress , u0|mm_interconnect_0|cmd_mux_010|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|arb|grant[1]~0 , u0|mm_interconnect_0|cmd_mux_010|arb|grant[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_010|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|WideOr1 , u0|mm_interconnect_0|cmd_mux_010|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~4 , u0|mm_interconnect_0|rsp_mux|WideOr1~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~5 , u0|mm_interconnect_0|rsp_mux|WideOr1~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~6 , u0|mm_interconnect_0|rsp_mux|WideOr1~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~0 , u0|mm_interconnect_0|rsp_mux|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~2 , u0|mm_interconnect_0|rsp_mux|WideOr1~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_009|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_009|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_011|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_011|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~3 , u0|mm_interconnect_0|rsp_mux|WideOr1~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~4 , u0|mm_interconnect_0|router_001|always1~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src6_valid~2 , u0|mm_interconnect_0|cmd_demux_001|src6_valid~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|always1~0 , u0|mm_interconnect_0|router|always1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_valid~0 , u0|mm_interconnect_0|cmd_mux_007|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_007|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_007|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent|m0_write~2 , u0|mm_interconnect_0|accumulate_s1_agent|m0_write~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent|m0_write~4 , u0|mm_interconnect_0|accumulate_s1_agent|m0_write~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent|m0_write~3 , u0|mm_interconnect_0|accumulate_s1_agent|m0_write~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent|m0_write~6 , u0|mm_interconnect_0|accumulate_s1_agent|m0_write~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent|m0_write~5 , u0|mm_interconnect_0|accumulate_s1_agent|m0_write~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|accumulate_s1_translator|wait_latency_counter[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|accumulate_s1_translator|wait_latency_counter[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|WideOr1~2 , u0|mm_interconnect_0|cmd_mux_007|WideOr1~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|WideOr1~3 , u0|mm_interconnect_0|cmd_mux_007|WideOr1~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|WideOr1 , u0|mm_interconnect_0|cmd_mux_007|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_translator|wait_latency_counter[1]~2 , u0|mm_interconnect_0|accumulate_s1_translator|wait_latency_counter[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|accumulate_s1_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|accumulate_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|accumulate_s1_translator|wait_latency_counter~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|accumulate_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent|cp_ready~0 , u0|mm_interconnect_0|accumulate_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_007|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|packet_in_progress , u0|mm_interconnect_0|cmd_mux_007|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|update_grant~0 , u0|mm_interconnect_0|cmd_mux_007|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|update_grant~1 , u0|mm_interconnect_0|cmd_mux_007|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_007|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_007|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[67] , u0|mm_interconnect_0|cmd_mux_007|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|accumulate_s1_translator|read_latency_shift_reg~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|accumulate_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|accumulate_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem_used[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~1 , u0|mm_interconnect_0|rsp_mux|WideOr1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~7 , u0|mm_interconnect_0|rsp_mux|WideOr1~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_stall~0 , u0|nios2_gen2_0|cpu|E_st_stall~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_stall~1 , u0|nios2_gen2_0|cpu|E_st_stall~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_stall~2 , u0|nios2_gen2_0|cpu|E_st_stall~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_write , u0|nios2_gen2_0|cpu|d_write, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid , u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_valid~0 , u0|mm_interconnect_0|cmd_mux|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[0] , u0|mm_interconnect_0|cmd_mux|saved_grant[0], lab7, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest~0 , u0|jtag_uart_0|av_waitrequest~0, lab7, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest , u0|jtag_uart_0|av_waitrequest, lab7, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~0 , u0|jtag_uart_0|fifo_rd~0, lab7, 1
instance = comp, \u0|jtag_uart_0|woverflow~0 , u0|jtag_uart_0|woverflow~0, lab7, 1
instance = comp, \u0|jtag_uart_0|fifo_wr~0 , u0|jtag_uart_0|fifo_wr~0, lab7, 1
instance = comp, \u0|jtag_uart_0|fifo_wr , u0|jtag_uart_0|fifo_wr, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|jtag_uart_0|the_lab62_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[16]~46 , u0|nios2_gen2_0|cpu|F_iw[16]~46, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[16]~47 , u0|nios2_gen2_0|cpu|F_iw[16]~47, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[16]~48 , u0|nios2_gen2_0|cpu|F_iw[16]~48, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[16] , u0|nios2_gen2_0|cpu|D_iw[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~0 , u0|nios2_gen2_0|cpu|Equal62~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~4 , u0|nios2_gen2_0|cpu|D_ctrl_exception~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~2 , u0|nios2_gen2_0|cpu|D_ctrl_exception~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~3 , u0|nios2_gen2_0|cpu|D_ctrl_exception~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~17 , u0|nios2_gen2_0|cpu|D_ctrl_exception~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_exception , u0|nios2_gen2_0|cpu|R_ctrl_exception, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~4 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~30 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[0] , u0|nios2_gen2_0|cpu|F_pc[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~29 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[1] , u0|nios2_gen2_0|cpu|F_pc[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal13~1 , u0|mm_interconnect_0|router_001|Equal13~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal13~2 , u0|mm_interconnect_0|router_001|Equal13~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|WideOr1~0 , u0|mm_interconnect_0|cmd_mux|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|WideOr1 , u0|mm_interconnect_0|cmd_mux|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|src1_valid~0 , u0|mm_interconnect_0|rsp_demux|src1_valid~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[21]~75 , u0|nios2_gen2_0|cpu|F_iw[21]~75, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[21]~76 , u0|nios2_gen2_0|cpu|F_iw[21]~76, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[21]~77 , u0|nios2_gen2_0|cpu|F_iw[21]~77, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[21] , u0|nios2_gen2_0|cpu|D_iw[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[17]~10 , u0|nios2_gen2_0|cpu|E_src1[17]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30 , u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[17] , u0|nios2_gen2_0|cpu|E_src1[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~16 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[15] , u0|nios2_gen2_0|cpu|F_pc[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[17]~34 , u0|nios2_gen2_0|cpu|F_pc_plus_one[17]~34, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[17]~14 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[17]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[17] , u0|nios2_gen2_0|cpu|F_pc[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[18]~36 , u0|nios2_gen2_0|cpu|F_pc_plus_one[18]~36, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[18]~13 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[18]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[18] , u0|nios2_gen2_0|cpu|F_pc[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[19]~38 , u0|nios2_gen2_0|cpu|F_pc_plus_one[19]~38, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[19]~12 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[19]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[19] , u0|nios2_gen2_0|cpu|F_pc[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[20]~11 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[20]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[20] , u0|nios2_gen2_0|cpu|F_pc[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal14~1 , u0|mm_interconnect_0|router_001|Equal14~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal14~3 , u0|mm_interconnect_0|router_001|Equal14~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal14~0 , u0|mm_interconnect_0|router_001|Equal14~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal14~4 , u0|mm_interconnect_0|router_001|Equal14~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal5~0 , u0|mm_interconnect_0|router_001|Equal5~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal5~1 , u0|mm_interconnect_0|router_001|Equal5~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src7_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src7_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_valid~0 , u0|mm_interconnect_0|cmd_mux_008|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_008|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_008|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_008|saved_grant[0], lab7, 1
instance = comp, \u0|keycode|always0~0 , u0|keycode|always0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent|cp_ready~0 , u0|mm_interconnect_0|keycode_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent|cp_ready~1 , u0|mm_interconnect_0|keycode_s1_agent|cp_ready~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[0][85]~feeder , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[0][85]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_008|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_008|src1_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_010|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_010|src1_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~1 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~2 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_007|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_007|src1_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~0 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~2 , u0|mm_interconnect_0|rsp_mux_001|src_payload~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~3 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~4 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~21 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal4~3 , u0|mm_interconnect_0|router_001|Equal4~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~5 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~6 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal9~1 , u0|mm_interconnect_0|router_001|Equal9~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~7 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal5~2 , u0|mm_interconnect_0|router_001|Equal5~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~8 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~9 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~2 , u0|mm_interconnect_0|router_001|Equal1~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~10 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[4]~6 , u0|mm_interconnect_0|router_001|src_channel[4]~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~18 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~18, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~5 , u0|mm_interconnect_0|router_001|always1~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~11 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~14 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal14~5 , u0|mm_interconnect_0|router_001|Equal14~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~15 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~13 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~12 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~16 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~16, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~17 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~19 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~20 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~20, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~22 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~22, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src9_valid~2 , u0|mm_interconnect_0|cmd_demux_001|src9_valid~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|arb|grant[0]~1 , u0|mm_interconnect_0|cmd_mux_010|arb|grant[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_010|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~5 , u0|mm_interconnect_0|cmd_demux|WideOr0~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~29 , u0|mm_interconnect_0|cmd_demux|WideOr0~29, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~6 , u0|mm_interconnect_0|cmd_demux|WideOr0~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~7 , u0|mm_interconnect_0|cmd_demux|WideOr0~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~0 , u0|mm_interconnect_0|cmd_demux|sink_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|always1~1 , u0|mm_interconnect_0|router|always1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~1 , u0|mm_interconnect_0|cmd_demux|sink_ready~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|always1~3 , u0|mm_interconnect_0|router|always1~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~4 , u0|mm_interconnect_0|cmd_demux|WideOr0~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~5 , u0|mm_interconnect_0|cmd_demux|sink_ready~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~20 , u0|mm_interconnect_0|cmd_demux|WideOr0~20, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~22 , u0|mm_interconnect_0|cmd_demux|WideOr0~22, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~23 , u0|mm_interconnect_0|cmd_demux|WideOr0~23, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~24 , u0|mm_interconnect_0|cmd_demux|WideOr0~24, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~21 , u0|mm_interconnect_0|cmd_demux|WideOr0~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~25 , u0|mm_interconnect_0|cmd_demux|WideOr0~25, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~26 , u0|mm_interconnect_0|cmd_demux|WideOr0~26, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~27 , u0|mm_interconnect_0|cmd_demux|WideOr0~27, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~15 , u0|mm_interconnect_0|cmd_demux|WideOr0~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~16 , u0|mm_interconnect_0|cmd_demux|WideOr0~16, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~17 , u0|mm_interconnect_0|cmd_demux|WideOr0~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~18 , u0|mm_interconnect_0|cmd_demux|WideOr0~18, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~19 , u0|mm_interconnect_0|cmd_demux|WideOr0~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~4 , u0|mm_interconnect_0|cmd_demux|sink_ready~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~9 , u0|mm_interconnect_0|cmd_demux|WideOr0~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~3 , u0|mm_interconnect_0|cmd_demux|sink_ready~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~8 , u0|mm_interconnect_0|cmd_demux|WideOr0~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~11 , u0|mm_interconnect_0|cmd_demux|WideOr0~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~12 , u0|mm_interconnect_0|cmd_demux|WideOr0~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~10 , u0|mm_interconnect_0|cmd_demux|WideOr0~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~30 , u0|mm_interconnect_0|cmd_demux|WideOr0~30, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~13 , u0|mm_interconnect_0|cmd_demux|WideOr0~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~14 , u0|mm_interconnect_0|cmd_demux|WideOr0~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~28 , u0|mm_interconnect_0|cmd_demux|WideOr0~28, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~1 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|write~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|write~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|write~1 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|write~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|write , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|write, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|read~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|read~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|read , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|read, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|update_grant~0 , u0|mm_interconnect_0|cmd_mux_003|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|update_grant~1 , u0|mm_interconnect_0|cmd_mux_003|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_003|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_003|src1_valid~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~40 , u0|nios2_gen2_0|cpu|F_iw[5]~40, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~41 , u0|nios2_gen2_0|cpu|F_iw[5]~41, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~42 , u0|nios2_gen2_0|cpu|F_iw[5]~42, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~43 , u0|nios2_gen2_0|cpu|F_iw[5]~43, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~44 , u0|nios2_gen2_0|cpu|F_iw[5]~44, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~45 , u0|nios2_gen2_0|cpu|F_iw[5]~45, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[5] , u0|nios2_gen2_0|cpu|D_iw[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 , u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1 , u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16 , u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[4]~0 , u0|nios2_gen2_0|cpu|R_src2_lo[4]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[4]~2 , u0|nios2_gen2_0|cpu|R_src2_lo[4]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[4] , u0|nios2_gen2_0|cpu|E_src2[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[4]~0 , u0|nios2_gen2_0|cpu|E_logic_result[4]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[4]~23 , u0|nios2_gen2_0|cpu|W_alu_result[4]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[4] , u0|nios2_gen2_0|cpu|W_alu_result[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal13~2 , u0|mm_interconnect_0|router|Equal13~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal13~3 , u0|mm_interconnect_0|router|Equal13~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|WideOr1~0 , u0|mm_interconnect_0|cmd_mux_002|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src1_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|WideOr1 , u0|mm_interconnect_0|cmd_mux_002|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|update_grant~0 , u0|mm_interconnect_0|cmd_mux_002|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|update_grant~1 , u0|mm_interconnect_0|cmd_mux_002|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress , u0|mm_interconnect_0|cmd_mux_002|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_valid~0 , u0|mm_interconnect_0|cmd_mux_002|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~0 , u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~1 , u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_002|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[67] , u0|mm_interconnect_0|cmd_mux_002|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][67]~feeder , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][67]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~6 , u0|mm_interconnect_0|rsp_mux_001|src_payload~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[20]~11 , u0|nios2_gen2_0|cpu|F_iw[20]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~5 , u0|nios2_gen2_0|cpu|F_iw[1]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~6 , u0|nios2_gen2_0|cpu|F_iw[1]~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~5 , u0|mm_interconnect_0|rsp_mux_001|src_payload~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~8 , u0|nios2_gen2_0|cpu|F_iw[1]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~7 , u0|nios2_gen2_0|cpu|F_iw[1]~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~9 , u0|nios2_gen2_0|cpu|F_iw[1]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~10 , u0|nios2_gen2_0|cpu|F_iw[1]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~12 , u0|nios2_gen2_0|cpu|F_iw[1]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[1] , u0|nios2_gen2_0|cpu|D_iw[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0 , u0|nios2_gen2_0|cpu|D_ctrl_mem8~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[8]~0 , u0|nios2_gen2_0|cpu|E_st_data[8]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[8] , u0|nios2_gen2_0|cpu|d_writedata[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~18 , u0|mm_interconnect_0|cmd_mux_005|src_payload~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~56 , u0|nios2_gen2_0|cpu|F_iw[13]~56, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~55 , u0|nios2_gen2_0|cpu|F_iw[13]~55, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~8 , u0|mm_interconnect_0|rsp_mux_001|src_payload~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~57 , u0|nios2_gen2_0|cpu|F_iw[13]~57, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~58 , u0|nios2_gen2_0|cpu|F_iw[13]~58, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~59 , u0|nios2_gen2_0|cpu|F_iw[13]~59, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[13] , u0|nios2_gen2_0|cpu|D_iw[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_break~0 , u0|nios2_gen2_0|cpu|D_ctrl_break~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_break , u0|nios2_gen2_0|cpu|R_ctrl_break, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0 , u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~15 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[16] , u0|nios2_gen2_0|cpu|F_pc[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal14~2 , u0|mm_interconnect_0|router_001|Equal14~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal4~0 , u0|mm_interconnect_0|router_001|Equal4~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal4~1 , u0|mm_interconnect_0|router_001|Equal4~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~0 , u0|mm_interconnect_0|router_001|always1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~1 , u0|mm_interconnect_0|router_001|always1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[5]~0 , u0|mm_interconnect_0|router_001|src_channel[5]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[5]~3 , u0|mm_interconnect_0|router_001|src_channel[5]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[5]~1 , u0|mm_interconnect_0|router_001|src_channel[5]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[5]~2 , u0|mm_interconnect_0|router_001|src_channel[5]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[5]~4 , u0|mm_interconnect_0|router_001|src_channel[5]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src4_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src4_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src4_valid~1 , u0|mm_interconnect_0|cmd_demux_001|src4_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_valid~0 , u0|mm_interconnect_0|cmd_mux_005|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_005|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_005|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux_005|saved_grant[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_005|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|WideOr1~0 , u0|mm_interconnect_0|cmd_mux_005|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|WideOr1 , u0|mm_interconnect_0|cmd_mux_005|WideOr1, lab7, 1
instance = comp, \u0|onchip_memory2_0|wren~0 , u0|onchip_memory2_0|wren~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~18 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~18, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~20 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~20, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~19 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~21 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~17 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[12]~54 , u0|nios2_gen2_0|cpu|F_iw[12]~54, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[12] , u0|nios2_gen2_0|cpu|D_iw[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~6 , u0|nios2_gen2_0|cpu|Equal62~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_enabled~0 , u0|nios2_gen2_0|cpu|hbreak_enabled~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_enabled~feeder , u0|nios2_gen2_0|cpu|hbreak_enabled~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_enabled , u0|nios2_gen2_0|cpu|hbreak_enabled, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal3~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo , u0|jtag_uart_0|lab62_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~15, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~12, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~16, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~23 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~23, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~24 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~24, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, lab7, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~18 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~20 , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~feeder , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~clkctrl , u0|nios2_gen2_0|cpu|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~clkctrl, lab7, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], lab7, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, lab7, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], lab7, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, lab7, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder, lab7, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[0] , u0|rst_controller|altera_reset_synchronizer_int_chain[0], lab7, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder, lab7, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[1] , u0|rst_controller|altera_reset_synchronizer_int_chain[1], lab7, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[2] , u0|rst_controller|altera_reset_synchronizer_int_chain[2], lab7, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[3] , u0|rst_controller|altera_reset_synchronizer_int_chain[3], lab7, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0 , u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0, lab7, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[4] , u0|rst_controller|altera_reset_synchronizer_int_chain[4], lab7, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain~0 , u0|rst_controller|r_sync_rst_chain~0, lab7, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain[1] , u0|rst_controller|r_sync_rst_chain[1], lab7, 1
instance = comp, \u0|rst_controller|WideOr0~0 , u0|rst_controller|WideOr0~0, lab7, 1
instance = comp, \u0|rst_controller|r_sync_rst , u0|rst_controller|r_sync_rst, lab7, 1
instance = comp, \u0|rst_controller|r_sync_rst~clkctrl , u0|rst_controller|r_sync_rst~clkctrl, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest , u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src2_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src2_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|WideOr1 , u0|mm_interconnect_0|cmd_mux_003|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_003|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~0 , u0|mm_interconnect_0|rsp_mux|src_data[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~1 , u0|mm_interconnect_0|rsp_mux|src_data[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~3 , u0|mm_interconnect_0|rsp_mux|src_data[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~2 , u0|mm_interconnect_0|rsp_mux|src_data[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~4 , u0|mm_interconnect_0|rsp_mux|src_data[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~6 , u0|mm_interconnect_0|rsp_mux|src_data[0]~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~5 , u0|mm_interconnect_0|rsp_mux|src_data[0]~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette~65 , u0|vga_text_mode_controller_0|Palette~65, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[3][0] , u0|vga_text_mode_controller_0|Palette[3][0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[1][0] , u0|vga_text_mode_controller_0|Palette[1][0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[0][0] , u0|vga_text_mode_controller_0|Palette[0][0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux31~2 , u0|vga_text_mode_controller_0|Mux31~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[2][0] , u0|vga_text_mode_controller_0|Palette[2][0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux31~3 , u0|vga_text_mode_controller_0|Mux31~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][0]~feeder , u0|vga_text_mode_controller_0|Palette[6][0]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[6][0] , u0|vga_text_mode_controller_0|Palette[6][0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[4][0] , u0|vga_text_mode_controller_0|Palette[4][0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux31~0 , u0|vga_text_mode_controller_0|Mux31~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[7][0] , u0|vga_text_mode_controller_0|Palette[7][0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][0]~feeder , u0|vga_text_mode_controller_0|Palette[5][0]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Palette[5][0] , u0|vga_text_mode_controller_0|Palette[5][0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux31~1 , u0|vga_text_mode_controller_0|Mux31~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux31~4 , u0|vga_text_mode_controller_0|Mux31~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|buffer_readout[0] , u0|vga_text_mode_controller_0|buffer_readout[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[0]~0 , u0|vga_text_mode_controller_0|AVL_READDATA[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~7 , u0|mm_interconnect_0|rsp_mux|src_data[0]~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~8 , u0|mm_interconnect_0|rsp_mux|src_data[0]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~2 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal133~0 , u0|nios2_gen2_0|cpu|Equal133~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 , u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1 , u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg , u0|nios2_gen2_0|cpu|W_estatus_reg, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal132~1 , u0|nios2_gen2_0|cpu|Equal132~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 , u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal134~0 , u0|nios2_gen2_0|cpu|Equal134~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 , u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1 , u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg , u0|nios2_gen2_0|cpu|W_bstatus_reg, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 , u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_eret , u0|nios2_gen2_0|cpu|D_op_eret, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2 , u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie , u0|nios2_gen2_0|cpu|W_status_reg_pie, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0 , u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1 , u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[0] , u0|nios2_gen2_0|cpu|W_control_rd_data[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~1 , u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~0 , u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~2 , u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[1]~14 , u0|nios2_gen2_0|cpu|R_src1[1]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[1] , u0|nios2_gen2_0|cpu|E_src1[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg[1] , u0|nios2_gen2_0|cpu|W_ienable_reg[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~2 , u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg[1] , u0|nios2_gen2_0|cpu|W_ipending_reg[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[21]~0 , u0|nios2_gen2_0|cpu|D_iw[21]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[21]~1 , u0|nios2_gen2_0|cpu|D_iw[21]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~13 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~12 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~7 , u0|mm_interconnect_0|rsp_mux_001|src_payload~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~14 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~15 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~16 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[2]~13 , u0|nios2_gen2_0|cpu|F_iw[2]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[2] , u0|nios2_gen2_0|cpu|D_iw[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld~2 , u0|nios2_gen2_0|cpu|D_ctrl_ld~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld~3 , u0|nios2_gen2_0|cpu|D_ctrl_ld~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_ld , u0|nios2_gen2_0|cpu|R_ctrl_ld, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read_nxt , u0|nios2_gen2_0|cpu|d_read_nxt, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read , u0|nios2_gen2_0|cpu|d_read, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[67] , u0|mm_interconnect_0|cmd_mux|src_data[67], lab7, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~2 , u0|jtag_uart_0|fifo_rd~2, lab7, 1
instance = comp, \u0|jtag_uart_0|read_0 , u0|jtag_uart_0|read_0, lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[4]~5 , u0|jtag_uart_0|av_readdata[4]~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~22 , u0|nios2_gen2_0|cpu|F_iw[4]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~21 , u0|nios2_gen2_0|cpu|F_iw[4]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~20 , u0|nios2_gen2_0|cpu|F_iw[4]~20, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~23 , u0|nios2_gen2_0|cpu|F_iw[4]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~24 , u0|nios2_gen2_0|cpu|F_iw[4]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~25 , u0|nios2_gen2_0|cpu|F_iw[4]~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[4] , u0|nios2_gen2_0|cpu|D_iw[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_st~0 , u0|nios2_gen2_0|cpu|D_ctrl_st~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_st , u0|nios2_gen2_0|cpu|R_ctrl_st, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_valid~3 , u0|nios2_gen2_0|cpu|W_valid~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_valid~2 , u0|nios2_gen2_0|cpu|W_valid~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_valid , u0|nios2_gen2_0|cpu|W_valid, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~16 , u0|nios2_gen2_0|cpu|Equal0~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0 , u0|nios2_gen2_0|cpu|D_wr_dst_reg~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_wr_dst_reg~1 , u0|nios2_gen2_0|cpu|D_wr_dst_reg~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_wr_dst_reg~2 , u0|nios2_gen2_0|cpu|D_wr_dst_reg~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_wr_dst_reg , u0|nios2_gen2_0|cpu|R_wr_dst_reg, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wren , u0|nios2_gen2_0|cpu|W_rf_wren, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[0]~feeder , u0|nios2_gen2_0|cpu|d_writedata[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[0] , u0|nios2_gen2_0|cpu|d_writedata[0], lab7, 1
instance = comp, \u0|sdram_pll|w_reset~2 , u0|sdram_pll|w_reset~2, lab7, 1
instance = comp, \u0|sdram_pll|prev_reset , u0|sdram_pll|prev_reset, lab7, 1
instance = comp, \u0|sdram_pll|prev_reset~clkctrl , u0|sdram_pll|prev_reset~clkctrl, lab7, 1
instance = comp, \u0|sdram_pll|sd1|wire_pll7_clk[0]~clkctrl , u0|sdram_pll|sd1|wire_pll7_clk[0]~clkctrl, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~0 , u0|mm_interconnect_0|cmd_mux_006|src_payload~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[0] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[0]~27 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[0]~27, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[0] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[0], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[0]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[0]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[0] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[0], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[0]~28 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[0]~28, lab7, 1
instance = comp, \u0|sdram|m_data[0]~_Duplicate_1 , u0|sdram|m_data[0]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|active_data[0] , u0|sdram|active_data[0], lab7, 1
instance = comp, \u0|sdram|Selector116~0 , u0|sdram|Selector116~0, lab7, 1
instance = comp, \u0|sdram|m_data[2]~0 , u0|sdram|m_data[2]~0, lab7, 1
instance = comp, \u0|sdram|Selector116~1 , u0|sdram|Selector116~1, lab7, 1
instance = comp, \u0|sdram|m_data[0] , u0|sdram|m_data[0], lab7, 1
instance = comp, \u0|sdram|always5~0 , u0|sdram|always5~0, lab7, 1
instance = comp, \u0|sdram|oe , u0|sdram|oe, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[17] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~1 , u0|mm_interconnect_0|cmd_mux_006|src_payload~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[1] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[1]~28 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[1]~28, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[1] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[1], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[1]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[1]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[1] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[1], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[1]~29 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[1]~29, lab7, 1
instance = comp, \u0|sdram|active_data[1] , u0|sdram|active_data[1], lab7, 1
instance = comp, \u0|sdram|m_data[1]~_Duplicate_1 , u0|sdram|m_data[1]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector115~0 , u0|sdram|Selector115~0, lab7, 1
instance = comp, \u0|sdram|Selector115~1 , u0|sdram|Selector115~1, lab7, 1
instance = comp, \u0|sdram|m_data[1] , u0|sdram|m_data[1], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_1 , u0|sdram|oe~_Duplicate_1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~2 , u0|mm_interconnect_0|cmd_mux_006|src_payload~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[2] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[2]~29 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[2]~29, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[2] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[2], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[2]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[2]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[2] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[2], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[2]~30 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[2]~30, lab7, 1
instance = comp, \u0|sdram|m_data[2]~_Duplicate_1 , u0|sdram|m_data[2]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|active_data[2] , u0|sdram|active_data[2], lab7, 1
instance = comp, \u0|sdram|Selector114~0 , u0|sdram|Selector114~0, lab7, 1
instance = comp, \u0|sdram|Selector114~1 , u0|sdram|Selector114~1, lab7, 1
instance = comp, \u0|sdram|m_data[2] , u0|sdram|m_data[2], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_2 , u0|sdram|oe~_Duplicate_2, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~3 , u0|mm_interconnect_0|cmd_mux_006|src_payload~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[3] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[3]~30 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[3]~30, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[3] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[3], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[3]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[3]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[3] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[3], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[3]~31 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[3]~31, lab7, 1
instance = comp, \u0|sdram|active_data[3] , u0|sdram|active_data[3], lab7, 1
instance = comp, \u0|sdram|m_data[3]~_Duplicate_1 , u0|sdram|m_data[3]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector113~0 , u0|sdram|Selector113~0, lab7, 1
instance = comp, \u0|sdram|Selector113~1 , u0|sdram|Selector113~1, lab7, 1
instance = comp, \u0|sdram|m_data[3] , u0|sdram|m_data[3], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_3 , u0|sdram|oe~_Duplicate_3, lab7, 1
instance = comp, \u0|sdram|m_data[4]~_Duplicate_1 , u0|sdram|m_data[4]~_Duplicate_1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~4 , u0|mm_interconnect_0|cmd_mux_006|src_payload~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[4] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[4]~31 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[4]~31, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[4] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[4], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[4] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[4], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[4]~32 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[4]~32, lab7, 1
instance = comp, \u0|sdram|active_data[4] , u0|sdram|active_data[4], lab7, 1
instance = comp, \u0|sdram|Selector112~0 , u0|sdram|Selector112~0, lab7, 1
instance = comp, \u0|sdram|Selector112~1 , u0|sdram|Selector112~1, lab7, 1
instance = comp, \u0|sdram|m_data[4] , u0|sdram|m_data[4], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_4 , u0|sdram|oe~_Duplicate_4, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~5 , u0|mm_interconnect_0|cmd_mux_006|src_payload~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[5] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[5]~32 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[5]~32, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[5] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[5], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[5]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[5]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[5] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[5], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[5]~33 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[5]~33, lab7, 1
instance = comp, \u0|sdram|active_data[5] , u0|sdram|active_data[5], lab7, 1
instance = comp, \u0|sdram|m_data[5]~_Duplicate_1 , u0|sdram|m_data[5]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector111~0 , u0|sdram|Selector111~0, lab7, 1
instance = comp, \u0|sdram|Selector111~1 , u0|sdram|Selector111~1, lab7, 1
instance = comp, \u0|sdram|m_data[5] , u0|sdram|m_data[5], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_5 , u0|sdram|oe~_Duplicate_5, lab7, 1
instance = comp, \u0|sdram|m_data[6]~_Duplicate_1 , u0|sdram|m_data[6]~_Duplicate_1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~6 , u0|mm_interconnect_0|cmd_mux_006|src_payload~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[6] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[6]~33 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[6]~33, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[6] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[6], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[6] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[6], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[6]~34 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[6]~34, lab7, 1
instance = comp, \u0|sdram|active_data[6] , u0|sdram|active_data[6], lab7, 1
instance = comp, \u0|sdram|Selector110~0 , u0|sdram|Selector110~0, lab7, 1
instance = comp, \u0|sdram|Selector110~1 , u0|sdram|Selector110~1, lab7, 1
instance = comp, \u0|sdram|m_data[6] , u0|sdram|m_data[6], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_6 , u0|sdram|oe~_Duplicate_6, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~7 , u0|mm_interconnect_0|cmd_mux_006|src_payload~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[7] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[7]~34 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[7]~34, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[7] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[7], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[7]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[7]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[7] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[7], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[7]~35 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[7]~35, lab7, 1
instance = comp, \u0|sdram|active_data[7] , u0|sdram|active_data[7], lab7, 1
instance = comp, \u0|sdram|m_data[7]~_Duplicate_1 , u0|sdram|m_data[7]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector109~0 , u0|sdram|Selector109~0, lab7, 1
instance = comp, \u0|sdram|Selector109~1 , u0|sdram|Selector109~1, lab7, 1
instance = comp, \u0|sdram|m_data[7] , u0|sdram|m_data[7], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_7 , u0|sdram|oe~_Duplicate_7, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[24] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~8 , u0|mm_interconnect_0|cmd_mux_006|src_payload~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[8] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[8]~35 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[8]~35, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[8]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[8]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[8] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[8], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[8] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[8], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[8]~36 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[8]~36, lab7, 1
instance = comp, \u0|sdram|active_data[8] , u0|sdram|active_data[8], lab7, 1
instance = comp, \u0|sdram|m_data[8]~_Duplicate_1 , u0|sdram|m_data[8]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector108~0 , u0|sdram|Selector108~0, lab7, 1
instance = comp, \u0|sdram|Selector108~1 , u0|sdram|Selector108~1, lab7, 1
instance = comp, \u0|sdram|m_data[8] , u0|sdram|m_data[8], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_8 , u0|sdram|oe~_Duplicate_8, lab7, 1
instance = comp, \u0|sdram|m_data[9]~_Duplicate_1 , u0|sdram|m_data[9]~_Duplicate_1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[9] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~9 , u0|mm_interconnect_0|cmd_mux_006|src_payload~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[9] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[9]~36 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[9]~36, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[9]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[9]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[9] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[9], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[9] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[9], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[9]~37 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[9]~37, lab7, 1
instance = comp, \u0|sdram|active_data[9] , u0|sdram|active_data[9], lab7, 1
instance = comp, \u0|sdram|Selector107~0 , u0|sdram|Selector107~0, lab7, 1
instance = comp, \u0|sdram|Selector107~1 , u0|sdram|Selector107~1, lab7, 1
instance = comp, \u0|sdram|m_data[9] , u0|sdram|m_data[9], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_9 , u0|sdram|oe~_Duplicate_9, lab7, 1
instance = comp, \u0|sdram|m_data[10]~_Duplicate_1 , u0|sdram|m_data[10]~_Duplicate_1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~10 , u0|mm_interconnect_0|cmd_mux_006|src_payload~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[10] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[10]~37 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[10]~37, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[10]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[10]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[10] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[10], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[10] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[10], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[10]~38 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[10]~38, lab7, 1
instance = comp, \u0|sdram|active_data[10] , u0|sdram|active_data[10], lab7, 1
instance = comp, \u0|sdram|Selector106~0 , u0|sdram|Selector106~0, lab7, 1
instance = comp, \u0|sdram|Selector106~1 , u0|sdram|Selector106~1, lab7, 1
instance = comp, \u0|sdram|m_data[10] , u0|sdram|m_data[10], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_10 , u0|sdram|oe~_Duplicate_10, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~11 , u0|mm_interconnect_0|cmd_mux_006|src_payload~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[11] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[11]~38 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[11]~38, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[11] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[11], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[11]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[11]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[11] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[11], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[11]~39 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[11]~39, lab7, 1
instance = comp, \u0|sdram|m_data[11]~_Duplicate_1 , u0|sdram|m_data[11]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|active_data[11] , u0|sdram|active_data[11], lab7, 1
instance = comp, \u0|sdram|Selector105~0 , u0|sdram|Selector105~0, lab7, 1
instance = comp, \u0|sdram|Selector105~1 , u0|sdram|Selector105~1, lab7, 1
instance = comp, \u0|sdram|m_data[11] , u0|sdram|m_data[11], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_11 , u0|sdram|oe~_Duplicate_11, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~12 , u0|mm_interconnect_0|cmd_mux_006|src_payload~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[12] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[12]~39 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[12]~39, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[12]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[12]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[12] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[12], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[12] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[12], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[12]~40 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[12]~40, lab7, 1
instance = comp, \u0|sdram|active_data[12] , u0|sdram|active_data[12], lab7, 1
instance = comp, \u0|sdram|m_data[12]~_Duplicate_1 , u0|sdram|m_data[12]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector104~0 , u0|sdram|Selector104~0, lab7, 1
instance = comp, \u0|sdram|Selector104~1 , u0|sdram|Selector104~1, lab7, 1
instance = comp, \u0|sdram|m_data[12] , u0|sdram|m_data[12], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_12 , u0|sdram|oe~_Duplicate_12, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~13 , u0|mm_interconnect_0|cmd_mux_006|src_payload~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[13] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[13]~40 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[13]~40, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[13] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[13], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[13] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[13], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[13]~41 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[13]~41, lab7, 1
instance = comp, \u0|sdram|active_data[13] , u0|sdram|active_data[13], lab7, 1
instance = comp, \u0|sdram|m_data[13]~_Duplicate_1 , u0|sdram|m_data[13]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector103~0 , u0|sdram|Selector103~0, lab7, 1
instance = comp, \u0|sdram|Selector103~1 , u0|sdram|Selector103~1, lab7, 1
instance = comp, \u0|sdram|m_data[13] , u0|sdram|m_data[13], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_13 , u0|sdram|oe~_Duplicate_13, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~14 , u0|mm_interconnect_0|cmd_mux_006|src_payload~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[14] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[14]~41 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[14]~41, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[14]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[14]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[14] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[14], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[14] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[14], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[14]~42 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[14]~42, lab7, 1
instance = comp, \u0|sdram|m_data[14]~_Duplicate_1 , u0|sdram|m_data[14]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|active_data[14] , u0|sdram|active_data[14], lab7, 1
instance = comp, \u0|sdram|Selector102~0 , u0|sdram|Selector102~0, lab7, 1
instance = comp, \u0|sdram|Selector102~1 , u0|sdram|Selector102~1, lab7, 1
instance = comp, \u0|sdram|m_data[14] , u0|sdram|m_data[14], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_14 , u0|sdram|oe~_Duplicate_14, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~15 , u0|mm_interconnect_0|cmd_mux_006|src_payload~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[15] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[15]~42 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[15]~42, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[15] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[15], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[15]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[15]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[15] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[15], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[15]~43 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[15]~43, lab7, 1
instance = comp, \u0|sdram|active_data[15] , u0|sdram|active_data[15], lab7, 1
instance = comp, \u0|sdram|m_data[15]~_Duplicate_1 , u0|sdram|m_data[15]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector101~0 , u0|sdram|Selector101~0, lab7, 1
instance = comp, \u0|sdram|Selector101~1 , u0|sdram|Selector101~1, lab7, 1
instance = comp, \u0|sdram|m_data[15] , u0|sdram|m_data[15], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_15 , u0|sdram|oe~_Duplicate_15, lab7, 1
instance = comp, \u0|spi_0|stateZero , u0|spi_0|stateZero, lab7, 1
instance = comp, \u0|spi_0|SS_n~0 , u0|spi_0|SS_n~0, lab7, 1
instance = comp, \hex_driver0|WideOr6~0 , hex_driver0|WideOr6~0, lab7, 1
instance = comp, \hex_driver0|WideOr5~0 , hex_driver0|WideOr5~0, lab7, 1
instance = comp, \hex_driver0|WideOr4~0 , hex_driver0|WideOr4~0, lab7, 1
instance = comp, \hex_driver0|WideOr3~0 , hex_driver0|WideOr3~0, lab7, 1
instance = comp, \hex_driver0|WideOr2~0 , hex_driver0|WideOr2~0, lab7, 1
instance = comp, \hex_driver0|WideOr1~0 , hex_driver0|WideOr1~0, lab7, 1
instance = comp, \hex_driver0|WideOr0~0 , hex_driver0|WideOr0~0, lab7, 1
instance = comp, \hex_driver1|WideOr6~0 , hex_driver1|WideOr6~0, lab7, 1
instance = comp, \hex_driver1|WideOr5~0 , hex_driver1|WideOr5~0, lab7, 1
instance = comp, \hex_driver1|WideOr4~0 , hex_driver1|WideOr4~0, lab7, 1
instance = comp, \hex_driver1|WideOr3~0 , hex_driver1|WideOr3~0, lab7, 1
instance = comp, \hex_driver1|WideOr2~0 , hex_driver1|WideOr2~0, lab7, 1
instance = comp, \hex_driver1|WideOr1~0 , hex_driver1|WideOr1~0, lab7, 1
instance = comp, \hex_driver1|WideOr0~0 , hex_driver1|WideOr0~0, lab7, 1
instance = comp, \hex_driver3|WideOr6~0 , hex_driver3|WideOr6~0, lab7, 1
instance = comp, \hex_driver3|WideOr5~0 , hex_driver3|WideOr5~0, lab7, 1
instance = comp, \hex_driver3|WideOr4~0 , hex_driver3|WideOr4~0, lab7, 1
instance = comp, \hex_driver3|WideOr3~0 , hex_driver3|WideOr3~0, lab7, 1
instance = comp, \hex_driver3|WideOr2~0 , hex_driver3|WideOr2~0, lab7, 1
instance = comp, \hex_driver3|WideOr1~0 , hex_driver3|WideOr1~0, lab7, 1
instance = comp, \hex_driver3|WideOr0~0 , hex_driver3|WideOr0~0, lab7, 1
instance = comp, \hex_driver4|WideOr6~0 , hex_driver4|WideOr6~0, lab7, 1
instance = comp, \hex_driver4|WideOr5~0 , hex_driver4|WideOr5~0, lab7, 1
instance = comp, \hex_driver4|WideOr4~0 , hex_driver4|WideOr4~0, lab7, 1
instance = comp, \hex_driver4|WideOr3~0 , hex_driver4|WideOr3~0, lab7, 1
instance = comp, \hex_driver4|WideOr2~0 , hex_driver4|WideOr2~0, lab7, 1
instance = comp, \hex_driver4|WideOr1~0 , hex_driver4|WideOr1~0, lab7, 1
instance = comp, \hex_driver4|WideOr0~0 , hex_driver4|WideOr0~0, lab7, 1
instance = comp, \u0|sdram_pll|sd1|wire_pll7_clk[1]~clkctrl , u0|sdram_pll|sd1|wire_pll7_clk[1]~clkctrl, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~17 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~17, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[18]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[18]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[18] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[18], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[18] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[18], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[18]~16 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[18]~16, lab7, 1
instance = comp, \u0|sdram|active_addr[0] , u0|sdram|active_addr[0], lab7, 1
instance = comp, \u0|sdram|i_addr[12] , u0|sdram|i_addr[12], lab7, 1
instance = comp, \u0|sdram|Selector98~0 , u0|sdram|Selector98~0, lab7, 1
instance = comp, \u0|sdram|Selector98~1 , u0|sdram|Selector98~1, lab7, 1
instance = comp, \u0|sdram|m_addr[2]~0 , u0|sdram|m_addr[2]~0, lab7, 1
instance = comp, \u0|sdram|Selector98~2 , u0|sdram|Selector98~2, lab7, 1
instance = comp, \u0|sdram|m_addr[2]~2 , u0|sdram|m_addr[2]~2, lab7, 1
instance = comp, \u0|sdram|m_addr[0] , u0|sdram|m_addr[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[38] , u0|mm_interconnect_0|cmd_mux_006|src_data[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[2] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[20]~18 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[20]~18, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[19] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[19], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[19]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[19]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[19] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[19], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[19]~17 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[19]~17, lab7, 1
instance = comp, \u0|sdram|active_addr[1] , u0|sdram|active_addr[1], lab7, 1
instance = comp, \u0|sdram|Selector97~0 , u0|sdram|Selector97~0, lab7, 1
instance = comp, \u0|sdram|Selector97~1 , u0|sdram|Selector97~1, lab7, 1
instance = comp, \u0|sdram|Selector97~2 , u0|sdram|Selector97~2, lab7, 1
instance = comp, \u0|sdram|m_addr[1] , u0|sdram|m_addr[1], lab7, 1
instance = comp, \u0|sdram|Selector96~0 , u0|sdram|Selector96~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[39] , u0|mm_interconnect_0|cmd_mux_006|src_data[39], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[3] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[21]~19 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[21]~19, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[20] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[20], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[20]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[20]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[20] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[20], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[20]~18 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[20]~18, lab7, 1
instance = comp, \u0|sdram|active_addr[2] , u0|sdram|active_addr[2], lab7, 1
instance = comp, \u0|sdram|Selector96~1 , u0|sdram|Selector96~1, lab7, 1
instance = comp, \u0|sdram|Selector96~2 , u0|sdram|Selector96~2, lab7, 1
instance = comp, \u0|sdram|m_addr[2] , u0|sdram|m_addr[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[40] , u0|mm_interconnect_0|cmd_mux_006|src_data[40], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[4] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[22]~20 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[22]~20, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[21] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[21], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[21] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[21], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[21]~19 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[21]~19, lab7, 1
instance = comp, \u0|sdram|active_addr[3] , u0|sdram|active_addr[3], lab7, 1
instance = comp, \u0|sdram|Selector95~0 , u0|sdram|Selector95~0, lab7, 1
instance = comp, \u0|sdram|Selector95~1 , u0|sdram|Selector95~1, lab7, 1
instance = comp, \u0|sdram|Selector95~2 , u0|sdram|Selector95~2, lab7, 1
instance = comp, \u0|sdram|m_addr[3] , u0|sdram|m_addr[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[41] , u0|mm_interconnect_0|cmd_mux_006|src_data[41], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[5] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[23]~21 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[23]~21, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[22]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[22]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[22] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[22], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[22] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[22], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[22]~20 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[22]~20, lab7, 1
instance = comp, \u0|sdram|active_addr[4] , u0|sdram|active_addr[4], lab7, 1
instance = comp, \u0|sdram|Selector94~0 , u0|sdram|Selector94~0, lab7, 1
instance = comp, \u0|sdram|Selector94~1 , u0|sdram|Selector94~1, lab7, 1
instance = comp, \u0|sdram|m_addr[4] , u0|sdram|m_addr[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[42] , u0|mm_interconnect_0|cmd_mux_006|src_data[42], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[6] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[24]~22 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[24]~22, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[23] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[23], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[23]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[23]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[23] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[23], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[23]~21 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[23]~21, lab7, 1
instance = comp, \u0|sdram|active_addr[5] , u0|sdram|active_addr[5], lab7, 1
instance = comp, \u0|sdram|Selector93~0 , u0|sdram|Selector93~0, lab7, 1
instance = comp, \u0|sdram|Selector93~1 , u0|sdram|Selector93~1, lab7, 1
instance = comp, \u0|sdram|m_addr[5] , u0|sdram|m_addr[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[43] , u0|mm_interconnect_0|cmd_mux_006|src_data[43], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[7] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[25]~23 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[25]~23, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[24]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[24]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[24] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[24], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[24] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[24], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[24]~22 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[24]~22, lab7, 1
instance = comp, \u0|sdram|active_addr[6] , u0|sdram|active_addr[6], lab7, 1
instance = comp, \u0|sdram|Selector92~0 , u0|sdram|Selector92~0, lab7, 1
instance = comp, \u0|sdram|Selector92~1 , u0|sdram|Selector92~1, lab7, 1
instance = comp, \u0|sdram|m_addr[6] , u0|sdram|m_addr[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[44] , u0|mm_interconnect_0|cmd_mux_006|src_data[44], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[8] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[26]~24 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[26]~24, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[25] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[25], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[25] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[25], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[25]~23 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[25]~23, lab7, 1
instance = comp, \u0|sdram|active_addr[7] , u0|sdram|active_addr[7], lab7, 1
instance = comp, \u0|sdram|Selector91~0 , u0|sdram|Selector91~0, lab7, 1
instance = comp, \u0|sdram|Selector91~1 , u0|sdram|Selector91~1, lab7, 1
instance = comp, \u0|sdram|Selector91~2 , u0|sdram|Selector91~2, lab7, 1
instance = comp, \u0|sdram|m_addr[7] , u0|sdram|m_addr[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[45] , u0|mm_interconnect_0|cmd_mux_006|src_data[45], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[9] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[27]~25 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[27]~25, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[26] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[26], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[26]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[26]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[26] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[26], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[26]~24 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[26]~24, lab7, 1
instance = comp, \u0|sdram|active_addr[8] , u0|sdram|active_addr[8], lab7, 1
instance = comp, \u0|sdram|Selector90~0 , u0|sdram|Selector90~0, lab7, 1
instance = comp, \u0|sdram|Selector90~1 , u0|sdram|Selector90~1, lab7, 1
instance = comp, \u0|sdram|Selector90~2 , u0|sdram|Selector90~2, lab7, 1
instance = comp, \u0|sdram|m_addr[8] , u0|sdram|m_addr[8], lab7, 1
instance = comp, \u0|sdram|Selector89~0 , u0|sdram|Selector89~0, lab7, 1
instance = comp, \u0|sdram|Selector89~1 , u0|sdram|Selector89~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[46] , u0|mm_interconnect_0|cmd_mux_006|src_data[46], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[10] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[28]~26 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[28]~26, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[27] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[27], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[27]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[27]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[27] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[27], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[27]~25 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[27]~25, lab7, 1
instance = comp, \u0|sdram|active_addr[9] , u0|sdram|active_addr[9], lab7, 1
instance = comp, \u0|sdram|Selector89~2 , u0|sdram|Selector89~2, lab7, 1
instance = comp, \u0|sdram|m_addr[9] , u0|sdram|m_addr[9], lab7, 1
instance = comp, \u0|sdram|Selector88~2 , u0|sdram|Selector88~2, lab7, 1
instance = comp, \u0|sdram|Selector88~3 , u0|sdram|Selector88~3, lab7, 1
instance = comp, \u0|sdram|m_addr[10] , u0|sdram|m_addr[10], lab7, 1
instance = comp, \u0|sdram|Selector87~2 , u0|sdram|Selector87~2, lab7, 1
instance = comp, \u0|sdram|Selector87~3 , u0|sdram|Selector87~3, lab7, 1
instance = comp, \u0|sdram|m_addr[11] , u0|sdram|m_addr[11], lab7, 1
instance = comp, \u0|sdram|Selector86~2 , u0|sdram|Selector86~2, lab7, 1
instance = comp, \u0|sdram|Selector86~3 , u0|sdram|Selector86~3, lab7, 1
instance = comp, \u0|sdram|m_addr[12] , u0|sdram|m_addr[12], lab7, 1
instance = comp, \u0|sdram|Selector100~0 , u0|sdram|Selector100~0, lab7, 1
instance = comp, \u0|sdram|WideOr16~0 , u0|sdram|WideOr16~0, lab7, 1
instance = comp, \u0|sdram|m_bank[0] , u0|sdram|m_bank[0], lab7, 1
instance = comp, \u0|sdram|Selector99~0 , u0|sdram|Selector99~0, lab7, 1
instance = comp, \u0|sdram|m_bank[1] , u0|sdram|m_bank[1], lab7, 1
instance = comp, \u0|sdram|comb~0 , u0|sdram|comb~0, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[16]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[16]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[16] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[16], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[16] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[16], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[16]~26 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[16]~26, lab7, 1
instance = comp, \u0|sdram|active_dqm[0] , u0|sdram|active_dqm[0], lab7, 1
instance = comp, \u0|sdram|Selector118~0 , u0|sdram|Selector118~0, lab7, 1
instance = comp, \u0|sdram|m_dqm[0] , u0|sdram|m_dqm[0], lab7, 1
instance = comp, \u0|sdram|comb~1 , u0|sdram|comb~1, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[17] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_0[17], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[17]~feeder , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[17]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[17] , u0|sdram|the_lab62_soc_sdram_input_efifo_module|entry_1[17], lab7, 1
instance = comp, \u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[17]~27 , u0|sdram|the_lab62_soc_sdram_input_efifo_module|rd_data[17]~27, lab7, 1
instance = comp, \u0|sdram|active_dqm[1] , u0|sdram|active_dqm[1], lab7, 1
instance = comp, \u0|sdram|Selector117~0 , u0|sdram|Selector117~0, lab7, 1
instance = comp, \u0|sdram|m_dqm[1] , u0|sdram|m_dqm[1], lab7, 1
instance = comp, \u0|sdram|Selector19~1 , u0|sdram|Selector19~1, lab7, 1
instance = comp, \u0|sdram|Selector19~2 , u0|sdram|Selector19~2, lab7, 1
instance = comp, \u0|sdram|Selector0~0 , u0|sdram|Selector0~0, lab7, 1
instance = comp, \u0|sdram|i_cmd[3] , u0|sdram|i_cmd[3], lab7, 1
instance = comp, \u0|sdram|Selector19~0 , u0|sdram|Selector19~0, lab7, 1
instance = comp, \u0|sdram|Selector19~3 , u0|sdram|Selector19~3, lab7, 1
instance = comp, \u0|sdram|m_cmd[3] , u0|sdram|m_cmd[3], lab7, 1
instance = comp, \u0|sdram|m_cmd[0] , u0|sdram|m_cmd[0], lab7, 1
instance = comp, \u0|sdram|m_cmd[1] , u0|sdram|m_cmd[1], lab7, 1
instance = comp, \u0|sdram|m_cmd[2] , u0|sdram|m_cmd[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|always2~0 , u0|vga_text_mode_controller_0|vga0|always2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|Add0~20 , u0|vga_text_mode_controller_0|vga0|Add0~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|always2~1 , u0|vga_text_mode_controller_0|vga0|always2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|hs , u0|vga_text_mode_controller_0|vga0|hs, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|Add1~20 , u0|vga_text_mode_controller_0|vga0|Add1~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|Equal2~1 , u0|vga_text_mode_controller_0|vga0|Equal2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|Equal2~0 , u0|vga_text_mode_controller_0|vga0|Equal2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|Equal2~2 , u0|vga_text_mode_controller_0|vga0|Equal2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vga0|vs , u0|vga_text_mode_controller_0|vga0|vs, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[1]~18 , u0|vga_text_mode_controller_0|red[1]~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|delayed_offset1[1]~feeder , u0|vga_text_mode_controller_0|delayed_offset1[1]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|delayed_offset1[1] , u0|vga_text_mode_controller_0|delayed_offset1[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vramoffset[1]~feeder , u0|vga_text_mode_controller_0|vramoffset[1]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vramoffset[1] , u0|vga_text_mode_controller_0|vramoffset[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|delayed_offset1[0]~feeder , u0|vga_text_mode_controller_0|delayed_offset1[0]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|delayed_offset1[0] , u0|vga_text_mode_controller_0|delayed_offset1[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vramoffset[0]~feeder , u0|vga_text_mode_controller_0|vramoffset[0]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|vramoffset[0] , u0|vga_text_mode_controller_0|vramoffset[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~0 , u0|vga_text_mode_controller_0|Mux288~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux288~1 , u0|vga_text_mode_controller_0|Mux288~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|delayed_xoffset1[4] , u0|vga_text_mode_controller_0|delayed_xoffset1[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|xoffset[4] , u0|vga_text_mode_controller_0|xoffset[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|delayed_xoffset1[1] , u0|vga_text_mode_controller_0|delayed_xoffset1[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|xoffset[1]~feeder , u0|vga_text_mode_controller_0|xoffset[1]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|xoffset[1] , u0|vga_text_mode_controller_0|xoffset[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|delayed_xoffset1[3]~feeder , u0|vga_text_mode_controller_0|delayed_xoffset1[3]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|delayed_xoffset1[3] , u0|vga_text_mode_controller_0|delayed_xoffset1[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|xoffset[3] , u0|vga_text_mode_controller_0|xoffset[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|delayed_xoffset1[2] , u0|vga_text_mode_controller_0|delayed_xoffset1[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|xoffset[2]~feeder , u0|vga_text_mode_controller_0|xoffset[2]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|xoffset[2] , u0|vga_text_mode_controller_0|xoffset[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~203 , u0|vga_text_mode_controller_0|frames|mem~203, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|delayed_yoffset1[0] , u0|vga_text_mode_controller_0|delayed_yoffset1[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|yoffset[0] , u0|vga_text_mode_controller_0|yoffset[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|delayed_xoffset1[0]~feeder , u0|vga_text_mode_controller_0|delayed_xoffset1[0]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|delayed_xoffset1[0] , u0|vga_text_mode_controller_0|delayed_xoffset1[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|xoffset[0]~feeder , u0|vga_text_mode_controller_0|xoffset[0]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|xoffset[0] , u0|vga_text_mode_controller_0|xoffset[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~271 , u0|vga_text_mode_controller_0|frames|mem~271, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~282 , u0|vga_text_mode_controller_0|frames|mem~282, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~267 , u0|vga_text_mode_controller_0|frames|mem~267, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~277 , u0|vga_text_mode_controller_0|frames|mem~277, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~278 , u0|vga_text_mode_controller_0|frames|mem~278, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~279 , u0|vga_text_mode_controller_0|frames|mem~279, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|delayed_yoffset1[2]~feeder , u0|vga_text_mode_controller_0|delayed_yoffset1[2]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|delayed_yoffset1[2] , u0|vga_text_mode_controller_0|delayed_yoffset1[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|yoffset[2]~feeder , u0|vga_text_mode_controller_0|yoffset[2]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|yoffset[2] , u0|vga_text_mode_controller_0|yoffset[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|delayed_yoffset1[1] , u0|vga_text_mode_controller_0|delayed_yoffset1[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|yoffset[1] , u0|vga_text_mode_controller_0|yoffset[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~257 , u0|vga_text_mode_controller_0|frames|mem~257, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~258 , u0|vga_text_mode_controller_0|frames|mem~258, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~265 , u0|vga_text_mode_controller_0|frames|mem~265, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~280 , u0|vga_text_mode_controller_0|frames|mem~280, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~281 , u0|vga_text_mode_controller_0|frames|mem~281, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~283 , u0|vga_text_mode_controller_0|frames|mem~283, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|delayed_yoffset1[4]~feeder , u0|vga_text_mode_controller_0|delayed_yoffset1[4]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|delayed_yoffset1[4] , u0|vga_text_mode_controller_0|delayed_yoffset1[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|yoffset[4] , u0|vga_text_mode_controller_0|yoffset[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|delayed_yoffset1[3] , u0|vga_text_mode_controller_0|delayed_yoffset1[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|yoffset[3] , u0|vga_text_mode_controller_0|yoffset[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~266 , u0|vga_text_mode_controller_0|frames|mem~266, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~273 , u0|vga_text_mode_controller_0|frames|mem~273, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~269 , u0|vga_text_mode_controller_0|frames|mem~269, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~268 , u0|vga_text_mode_controller_0|frames|mem~268, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~270 , u0|vga_text_mode_controller_0|frames|mem~270, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~272 , u0|vga_text_mode_controller_0|frames|mem~272, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~274 , u0|vga_text_mode_controller_0|frames|mem~274, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~275 , u0|vga_text_mode_controller_0|frames|mem~275, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~260 , u0|vga_text_mode_controller_0|frames|mem~260, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~262 , u0|vga_text_mode_controller_0|frames|mem~262, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3084 , u0|vga_text_mode_controller_0|frames|mem~3084, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~261 , u0|vga_text_mode_controller_0|frames|mem~261, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~263 , u0|vga_text_mode_controller_0|frames|mem~263, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~259 , u0|vga_text_mode_controller_0|frames|mem~259, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~264 , u0|vga_text_mode_controller_0|frames|mem~264, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~276 , u0|vga_text_mode_controller_0|frames|mem~276, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~284 , u0|vga_text_mode_controller_0|frames|mem~284, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~239 , u0|vga_text_mode_controller_0|frames|mem~239, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3016 , u0|vga_text_mode_controller_0|frames|mem~3016, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~240 , u0|vga_text_mode_controller_0|frames|mem~240, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~241 , u0|vga_text_mode_controller_0|frames|mem~241, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~242 , u0|vga_text_mode_controller_0|frames|mem~242, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~243 , u0|vga_text_mode_controller_0|frames|mem~243, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~244 , u0|vga_text_mode_controller_0|frames|mem~244, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~233 , u0|vga_text_mode_controller_0|frames|mem~233, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~234 , u0|vga_text_mode_controller_0|frames|mem~234, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~235 , u0|vga_text_mode_controller_0|frames|mem~235, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~236 , u0|vga_text_mode_controller_0|frames|mem~236, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~237 , u0|vga_text_mode_controller_0|frames|mem~237, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~230 , u0|vga_text_mode_controller_0|frames|mem~230, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3014 , u0|vga_text_mode_controller_0|frames|mem~3014, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~231 , u0|vga_text_mode_controller_0|frames|mem~231, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3015 , u0|vga_text_mode_controller_0|frames|mem~3015, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~238 , u0|vga_text_mode_controller_0|frames|mem~238, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~245 , u0|vga_text_mode_controller_0|frames|mem~245, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~249 , u0|vga_text_mode_controller_0|frames|mem~249, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~250 , u0|vga_text_mode_controller_0|frames|mem~250, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~251 , u0|vga_text_mode_controller_0|frames|mem~251, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~252 , u0|vga_text_mode_controller_0|frames|mem~252, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~253 , u0|vga_text_mode_controller_0|frames|mem~253, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~248 , u0|vga_text_mode_controller_0|frames|mem~248, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~246 , u0|vga_text_mode_controller_0|frames|mem~246, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~247 , u0|vga_text_mode_controller_0|frames|mem~247, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~254 , u0|vga_text_mode_controller_0|frames|mem~254, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~224 , u0|vga_text_mode_controller_0|frames|mem~224, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~222 , u0|vga_text_mode_controller_0|frames|mem~222, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~221 , u0|vga_text_mode_controller_0|frames|mem~221, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~223 , u0|vga_text_mode_controller_0|frames|mem~223, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~225 , u0|vga_text_mode_controller_0|frames|mem~225, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~227 , u0|vga_text_mode_controller_0|frames|mem~227, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3013 , u0|vga_text_mode_controller_0|frames|mem~3013, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~228 , u0|vga_text_mode_controller_0|frames|mem~228, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~255 , u0|vga_text_mode_controller_0|frames|mem~255, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~218 , u0|vga_text_mode_controller_0|frames|mem~218, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~217 , u0|vga_text_mode_controller_0|frames|mem~217, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~219 , u0|vga_text_mode_controller_0|frames|mem~219, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3012 , u0|vga_text_mode_controller_0|frames|mem~3012, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~194 , u0|vga_text_mode_controller_0|frames|mem~194, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~191 , u0|vga_text_mode_controller_0|frames|mem~191, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~192 , u0|vga_text_mode_controller_0|frames|mem~192, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~193 , u0|vga_text_mode_controller_0|frames|mem~193, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~195 , u0|vga_text_mode_controller_0|frames|mem~195, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~196 , u0|vga_text_mode_controller_0|frames|mem~196, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~197 , u0|vga_text_mode_controller_0|frames|mem~197, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~198 , u0|vga_text_mode_controller_0|frames|mem~198, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~199 , u0|vga_text_mode_controller_0|frames|mem~199, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~189 , u0|vga_text_mode_controller_0|frames|mem~189, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~187 , u0|vga_text_mode_controller_0|frames|mem~187, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~188 , u0|vga_text_mode_controller_0|frames|mem~188, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~186 , u0|vga_text_mode_controller_0|frames|mem~186, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~190 , u0|vga_text_mode_controller_0|frames|mem~190, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~200 , u0|vga_text_mode_controller_0|frames|mem~200, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~210 , u0|vga_text_mode_controller_0|frames|mem~210, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~211 , u0|vga_text_mode_controller_0|frames|mem~211, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~212 , u0|vga_text_mode_controller_0|frames|mem~212, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~213 , u0|vga_text_mode_controller_0|frames|mem~213, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~214 , u0|vga_text_mode_controller_0|frames|mem~214, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~215 , u0|vga_text_mode_controller_0|frames|mem~215, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~204 , u0|vga_text_mode_controller_0|frames|mem~204, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3010 , u0|vga_text_mode_controller_0|frames|mem~3010, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~206 , u0|vga_text_mode_controller_0|frames|mem~206, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~201 , u0|vga_text_mode_controller_0|frames|mem~201, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3009 , u0|vga_text_mode_controller_0|frames|mem~3009, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~202 , u0|vga_text_mode_controller_0|frames|mem~202, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~207 , u0|vga_text_mode_controller_0|frames|mem~207, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3011 , u0|vga_text_mode_controller_0|frames|mem~3011, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~209 , u0|vga_text_mode_controller_0|frames|mem~209, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~216 , u0|vga_text_mode_controller_0|frames|mem~216, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~220 , u0|vga_text_mode_controller_0|frames|mem~220, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux289~0 , u0|vga_text_mode_controller_0|Mux289~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux289~1 , u0|vga_text_mode_controller_0|Mux289~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux291~0 , u0|vga_text_mode_controller_0|Mux291~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux291~1 , u0|vga_text_mode_controller_0|Mux291~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~256 , u0|vga_text_mode_controller_0|frames|mem~256, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~285 , u0|vga_text_mode_controller_0|frames|mem~285, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux290~0 , u0|vga_text_mode_controller_0|Mux290~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux290~1 , u0|vga_text_mode_controller_0|Mux290~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~475 , u0|vga_text_mode_controller_0|frames|mem~475, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~476 , u0|vga_text_mode_controller_0|frames|mem~476, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~477 , u0|vga_text_mode_controller_0|frames|mem~477, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~474 , u0|vga_text_mode_controller_0|frames|mem~474, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~478 , u0|vga_text_mode_controller_0|frames|mem~478, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~479 , u0|vga_text_mode_controller_0|frames|mem~479, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~483 , u0|vga_text_mode_controller_0|frames|mem~483, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~480 , u0|vga_text_mode_controller_0|frames|mem~480, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~481 , u0|vga_text_mode_controller_0|frames|mem~481, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~482 , u0|vga_text_mode_controller_0|frames|mem~482, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~484 , u0|vga_text_mode_controller_0|frames|mem~484, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~485 , u0|vga_text_mode_controller_0|frames|mem~485, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~486 , u0|vga_text_mode_controller_0|frames|mem~486, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~488 , u0|vga_text_mode_controller_0|frames|mem~488, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~487 , u0|vga_text_mode_controller_0|frames|mem~487, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~489 , u0|vga_text_mode_controller_0|frames|mem~489, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~490 , u0|vga_text_mode_controller_0|frames|mem~490, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~491 , u0|vga_text_mode_controller_0|frames|mem~491, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~469 , u0|vga_text_mode_controller_0|frames|mem~469, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~470 , u0|vga_text_mode_controller_0|frames|mem~470, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~471 , u0|vga_text_mode_controller_0|frames|mem~471, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~472 , u0|vga_text_mode_controller_0|frames|mem~472, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~473 , u0|vga_text_mode_controller_0|frames|mem~473, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~492 , u0|vga_text_mode_controller_0|frames|mem~492, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~493 , u0|vga_text_mode_controller_0|frames|mem~493, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~494 , u0|vga_text_mode_controller_0|frames|mem~494, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~495 , u0|vga_text_mode_controller_0|frames|mem~495, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~508 , u0|vga_text_mode_controller_0|frames|mem~508, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~506 , u0|vga_text_mode_controller_0|frames|mem~506, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~507 , u0|vga_text_mode_controller_0|frames|mem~507, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~509 , u0|vga_text_mode_controller_0|frames|mem~509, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~499 , u0|vga_text_mode_controller_0|frames|mem~499, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~503 , u0|vga_text_mode_controller_0|frames|mem~503, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~501 , u0|vga_text_mode_controller_0|frames|mem~501, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~500 , u0|vga_text_mode_controller_0|frames|mem~500, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~502 , u0|vga_text_mode_controller_0|frames|mem~502, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~504 , u0|vga_text_mode_controller_0|frames|mem~504, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~497 , u0|vga_text_mode_controller_0|frames|mem~497, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~496 , u0|vga_text_mode_controller_0|frames|mem~496, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~498 , u0|vga_text_mode_controller_0|frames|mem~498, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~505 , u0|vga_text_mode_controller_0|frames|mem~505, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~510 , u0|vga_text_mode_controller_0|frames|mem~510, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~511 , u0|vga_text_mode_controller_0|frames|mem~511, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~464 , u0|vga_text_mode_controller_0|frames|mem~464, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~465 , u0|vga_text_mode_controller_0|frames|mem~465, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~466 , u0|vga_text_mode_controller_0|frames|mem~466, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~205 , u0|vga_text_mode_controller_0|frames|mem~205, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~467 , u0|vga_text_mode_controller_0|frames|mem~467, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~461 , u0|vga_text_mode_controller_0|frames|mem~461, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~459 , u0|vga_text_mode_controller_0|frames|mem~459, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~458 , u0|vga_text_mode_controller_0|frames|mem~458, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~460 , u0|vga_text_mode_controller_0|frames|mem~460, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~457 , u0|vga_text_mode_controller_0|frames|mem~457, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~462 , u0|vga_text_mode_controller_0|frames|mem~462, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~451 , u0|vga_text_mode_controller_0|frames|mem~451, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~455 , u0|vga_text_mode_controller_0|frames|mem~455, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~452 , u0|vga_text_mode_controller_0|frames|mem~452, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~453 , u0|vga_text_mode_controller_0|frames|mem~453, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~454 , u0|vga_text_mode_controller_0|frames|mem~454, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~456 , u0|vga_text_mode_controller_0|frames|mem~456, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~463 , u0|vga_text_mode_controller_0|frames|mem~463, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~450 , u0|vga_text_mode_controller_0|frames|mem~450, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~449 , u0|vga_text_mode_controller_0|frames|mem~449, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3157 , u0|vga_text_mode_controller_0|frames|mem~3157, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3158 , u0|vga_text_mode_controller_0|frames|mem~3158, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~468 , u0|vga_text_mode_controller_0|frames|mem~468, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~525 , u0|vga_text_mode_controller_0|frames|mem~525, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~524 , u0|vga_text_mode_controller_0|frames|mem~524, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~526 , u0|vga_text_mode_controller_0|frames|mem~526, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~518 , u0|vga_text_mode_controller_0|frames|mem~518, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~520 , u0|vga_text_mode_controller_0|frames|mem~520, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~519 , u0|vga_text_mode_controller_0|frames|mem~519, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~521 , u0|vga_text_mode_controller_0|frames|mem~521, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~522 , u0|vga_text_mode_controller_0|frames|mem~522, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~523 , u0|vga_text_mode_controller_0|frames|mem~523, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~527 , u0|vga_text_mode_controller_0|frames|mem~527, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~531 , u0|vga_text_mode_controller_0|frames|mem~531, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~529 , u0|vga_text_mode_controller_0|frames|mem~529, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~530 , u0|vga_text_mode_controller_0|frames|mem~530, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~528 , u0|vga_text_mode_controller_0|frames|mem~528, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~532 , u0|vga_text_mode_controller_0|frames|mem~532, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~516 , u0|vga_text_mode_controller_0|frames|mem~516, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~513 , u0|vga_text_mode_controller_0|frames|mem~513, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~514 , u0|vga_text_mode_controller_0|frames|mem~514, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~515 , u0|vga_text_mode_controller_0|frames|mem~515, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~512 , u0|vga_text_mode_controller_0|frames|mem~512, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~517 , u0|vga_text_mode_controller_0|frames|mem~517, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~533 , u0|vga_text_mode_controller_0|frames|mem~533, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~534 , u0|vga_text_mode_controller_0|frames|mem~534, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~311 , u0|vga_text_mode_controller_0|frames|mem~311, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~312 , u0|vga_text_mode_controller_0|frames|mem~312, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~313 , u0|vga_text_mode_controller_0|frames|mem~313, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~310 , u0|vga_text_mode_controller_0|frames|mem~310, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~314 , u0|vga_text_mode_controller_0|frames|mem~314, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~309 , u0|vga_text_mode_controller_0|frames|mem~309, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3018 , u0|vga_text_mode_controller_0|frames|mem~3018, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~315 , u0|vga_text_mode_controller_0|frames|mem~315, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~229 , u0|vga_text_mode_controller_0|frames|mem~229, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~296 , u0|vga_text_mode_controller_0|frames|mem~296, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~297 , u0|vga_text_mode_controller_0|frames|mem~297, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~299 , u0|vga_text_mode_controller_0|frames|mem~299, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~298 , u0|vga_text_mode_controller_0|frames|mem~298, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~300 , u0|vga_text_mode_controller_0|frames|mem~300, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~301 , u0|vga_text_mode_controller_0|frames|mem~301, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~303 , u0|vga_text_mode_controller_0|frames|mem~303, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~302 , u0|vga_text_mode_controller_0|frames|mem~302, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~305 , u0|vga_text_mode_controller_0|frames|mem~305, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~304 , u0|vga_text_mode_controller_0|frames|mem~304, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~306 , u0|vga_text_mode_controller_0|frames|mem~306, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~307 , u0|vga_text_mode_controller_0|frames|mem~307, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~316 , u0|vga_text_mode_controller_0|frames|mem~316, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~287 , u0|vga_text_mode_controller_0|frames|mem~287, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3017 , u0|vga_text_mode_controller_0|frames|mem~3017, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~286 , u0|vga_text_mode_controller_0|frames|mem~286, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~288 , u0|vga_text_mode_controller_0|frames|mem~288, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~289 , u0|vga_text_mode_controller_0|frames|mem~289, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~293 , u0|vga_text_mode_controller_0|frames|mem~293, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~290 , u0|vga_text_mode_controller_0|frames|mem~290, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~291 , u0|vga_text_mode_controller_0|frames|mem~291, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~292 , u0|vga_text_mode_controller_0|frames|mem~292, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~294 , u0|vga_text_mode_controller_0|frames|mem~294, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~295 , u0|vga_text_mode_controller_0|frames|mem~295, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~329 , u0|vga_text_mode_controller_0|frames|mem~329, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3020 , u0|vga_text_mode_controller_0|frames|mem~3020, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~325 , u0|vga_text_mode_controller_0|frames|mem~325, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~323 , u0|vga_text_mode_controller_0|frames|mem~323, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~322 , u0|vga_text_mode_controller_0|frames|mem~322, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~324 , u0|vga_text_mode_controller_0|frames|mem~324, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~326 , u0|vga_text_mode_controller_0|frames|mem~326, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~327 , u0|vga_text_mode_controller_0|frames|mem~327, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~321 , u0|vga_text_mode_controller_0|frames|mem~321, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3019 , u0|vga_text_mode_controller_0|frames|mem~3019, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~328 , u0|vga_text_mode_controller_0|frames|mem~328, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~317 , u0|vga_text_mode_controller_0|frames|mem~317, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~318 , u0|vga_text_mode_controller_0|frames|mem~318, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~319 , u0|vga_text_mode_controller_0|frames|mem~319, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~330 , u0|vga_text_mode_controller_0|frames|mem~330, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~331 , u0|vga_text_mode_controller_0|frames|mem~331, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~366 , u0|vga_text_mode_controller_0|frames|mem~366, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~440 , u0|vga_text_mode_controller_0|frames|mem~440, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~352 , u0|vga_text_mode_controller_0|frames|mem~352, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~444 , u0|vga_text_mode_controller_0|frames|mem~444, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~442 , u0|vga_text_mode_controller_0|frames|mem~442, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~445 , u0|vga_text_mode_controller_0|frames|mem~445, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~403 , u0|vga_text_mode_controller_0|frames|mem~403, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~441 , u0|vga_text_mode_controller_0|frames|mem~441, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~443 , u0|vga_text_mode_controller_0|frames|mem~443, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3025 , u0|vga_text_mode_controller_0|frames|mem~3025, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~446 , u0|vga_text_mode_controller_0|frames|mem~446, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~447 , u0|vga_text_mode_controller_0|frames|mem~447, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~448 , u0|vga_text_mode_controller_0|frames|mem~448, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~535 , u0|vga_text_mode_controller_0|frames|mem~535, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux292~0 , u0|vga_text_mode_controller_0|Mux292~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux292~1 , u0|vga_text_mode_controller_0|Mux292~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~333 , u0|vga_text_mode_controller_0|frames|mem~333, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~332 , u0|vga_text_mode_controller_0|frames|mem~332, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~335 , u0|vga_text_mode_controller_0|frames|mem~335, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~334 , u0|vga_text_mode_controller_0|frames|mem~334, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~336 , u0|vga_text_mode_controller_0|frames|mem~336, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~341 , u0|vga_text_mode_controller_0|frames|mem~341, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~337 , u0|vga_text_mode_controller_0|frames|mem~337, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~339 , u0|vga_text_mode_controller_0|frames|mem~339, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~338 , u0|vga_text_mode_controller_0|frames|mem~338, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~340 , u0|vga_text_mode_controller_0|frames|mem~340, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~342 , u0|vga_text_mode_controller_0|frames|mem~342, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~343 , u0|vga_text_mode_controller_0|frames|mem~343, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~344 , u0|vga_text_mode_controller_0|frames|mem~344, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~346 , u0|vga_text_mode_controller_0|frames|mem~346, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~347 , u0|vga_text_mode_controller_0|frames|mem~347, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~348 , u0|vga_text_mode_controller_0|frames|mem~348, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~345 , u0|vga_text_mode_controller_0|frames|mem~345, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~349 , u0|vga_text_mode_controller_0|frames|mem~349, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~350 , u0|vga_text_mode_controller_0|frames|mem~350, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~383 , u0|vga_text_mode_controller_0|frames|mem~383, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~393 , u0|vga_text_mode_controller_0|frames|mem~393, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~394 , u0|vga_text_mode_controller_0|frames|mem~394, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~395 , u0|vga_text_mode_controller_0|frames|mem~395, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~388 , u0|vga_text_mode_controller_0|frames|mem~388, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~387 , u0|vga_text_mode_controller_0|frames|mem~387, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~389 , u0|vga_text_mode_controller_0|frames|mem~389, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~390 , u0|vga_text_mode_controller_0|frames|mem~390, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~391 , u0|vga_text_mode_controller_0|frames|mem~391, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~392 , u0|vga_text_mode_controller_0|frames|mem~392, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~385 , u0|vga_text_mode_controller_0|frames|mem~385, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~382 , u0|vga_text_mode_controller_0|frames|mem~382, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~384 , u0|vga_text_mode_controller_0|frames|mem~384, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~386 , u0|vga_text_mode_controller_0|frames|mem~386, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~396 , u0|vga_text_mode_controller_0|frames|mem~396, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~367 , u0|vga_text_mode_controller_0|frames|mem~367, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~368 , u0|vga_text_mode_controller_0|frames|mem~368, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~360 , u0|vga_text_mode_controller_0|frames|mem~360, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~361 , u0|vga_text_mode_controller_0|frames|mem~361, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~362 , u0|vga_text_mode_controller_0|frames|mem~362, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~363 , u0|vga_text_mode_controller_0|frames|mem~363, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~359 , u0|vga_text_mode_controller_0|frames|mem~359, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~364 , u0|vga_text_mode_controller_0|frames|mem~364, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~355 , u0|vga_text_mode_controller_0|frames|mem~355, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~354 , u0|vga_text_mode_controller_0|frames|mem~354, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~357 , u0|vga_text_mode_controller_0|frames|mem~357, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~356 , u0|vga_text_mode_controller_0|frames|mem~356, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~358 , u0|vga_text_mode_controller_0|frames|mem~358, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~365 , u0|vga_text_mode_controller_0|frames|mem~365, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~351 , u0|vga_text_mode_controller_0|frames|mem~351, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~353 , u0|vga_text_mode_controller_0|frames|mem~353, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~369 , u0|vga_text_mode_controller_0|frames|mem~369, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~378 , u0|vga_text_mode_controller_0|frames|mem~378, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~379 , u0|vga_text_mode_controller_0|frames|mem~379, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~370 , u0|vga_text_mode_controller_0|frames|mem~370, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~371 , u0|vga_text_mode_controller_0|frames|mem~371, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~375 , u0|vga_text_mode_controller_0|frames|mem~375, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~376 , u0|vga_text_mode_controller_0|frames|mem~376, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~372 , u0|vga_text_mode_controller_0|frames|mem~372, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~373 , u0|vga_text_mode_controller_0|frames|mem~373, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~374 , u0|vga_text_mode_controller_0|frames|mem~374, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~377 , u0|vga_text_mode_controller_0|frames|mem~377, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~380 , u0|vga_text_mode_controller_0|frames|mem~380, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~381 , u0|vga_text_mode_controller_0|frames|mem~381, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~397 , u0|vga_text_mode_controller_0|frames|mem~397, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~398 , u0|vga_text_mode_controller_0|frames|mem~398, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~413 , u0|vga_text_mode_controller_0|frames|mem~413, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~414 , u0|vga_text_mode_controller_0|frames|mem~414, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~415 , u0|vga_text_mode_controller_0|frames|mem~415, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~416 , u0|vga_text_mode_controller_0|frames|mem~416, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~410 , u0|vga_text_mode_controller_0|frames|mem~410, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~409 , u0|vga_text_mode_controller_0|frames|mem~409, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~408 , u0|vga_text_mode_controller_0|frames|mem~408, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~411 , u0|vga_text_mode_controller_0|frames|mem~411, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~399 , u0|vga_text_mode_controller_0|frames|mem~399, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~400 , u0|vga_text_mode_controller_0|frames|mem~400, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~401 , u0|vga_text_mode_controller_0|frames|mem~401, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~402 , u0|vga_text_mode_controller_0|frames|mem~402, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~404 , u0|vga_text_mode_controller_0|frames|mem~404, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~405 , u0|vga_text_mode_controller_0|frames|mem~405, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3021 , u0|vga_text_mode_controller_0|frames|mem~3021, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~406 , u0|vga_text_mode_controller_0|frames|mem~406, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3022 , u0|vga_text_mode_controller_0|frames|mem~3022, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~407 , u0|vga_text_mode_controller_0|frames|mem~407, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~412 , u0|vga_text_mode_controller_0|frames|mem~412, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~417 , u0|vga_text_mode_controller_0|frames|mem~417, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~434 , u0|vga_text_mode_controller_0|frames|mem~434, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~432 , u0|vga_text_mode_controller_0|frames|mem~432, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~433 , u0|vga_text_mode_controller_0|frames|mem~433, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~435 , u0|vga_text_mode_controller_0|frames|mem~435, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~429 , u0|vga_text_mode_controller_0|frames|mem~429, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~425 , u0|vga_text_mode_controller_0|frames|mem~425, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~426 , u0|vga_text_mode_controller_0|frames|mem~426, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~427 , u0|vga_text_mode_controller_0|frames|mem~427, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~428 , u0|vga_text_mode_controller_0|frames|mem~428, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~430 , u0|vga_text_mode_controller_0|frames|mem~430, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~421 , u0|vga_text_mode_controller_0|frames|mem~421, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~422 , u0|vga_text_mode_controller_0|frames|mem~422, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~423 , u0|vga_text_mode_controller_0|frames|mem~423, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~420 , u0|vga_text_mode_controller_0|frames|mem~420, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~424 , u0|vga_text_mode_controller_0|frames|mem~424, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~431 , u0|vga_text_mode_controller_0|frames|mem~431, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~419 , u0|vga_text_mode_controller_0|frames|mem~419, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~418 , u0|vga_text_mode_controller_0|frames|mem~418, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3023 , u0|vga_text_mode_controller_0|frames|mem~3023, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~436 , u0|vga_text_mode_controller_0|frames|mem~436, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3024 , u0|vga_text_mode_controller_0|frames|mem~3024, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~438 , u0|vga_text_mode_controller_0|frames|mem~438, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~536 , u0|vga_text_mode_controller_0|frames|mem~536, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~698 , u0|vga_text_mode_controller_0|frames|mem~698, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~697 , u0|vga_text_mode_controller_0|frames|mem~697, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~699 , u0|vga_text_mode_controller_0|frames|mem~699, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~700 , u0|vga_text_mode_controller_0|frames|mem~700, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~701 , u0|vga_text_mode_controller_0|frames|mem~701, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~702 , u0|vga_text_mode_controller_0|frames|mem~702, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~703 , u0|vga_text_mode_controller_0|frames|mem~703, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3145 , u0|vga_text_mode_controller_0|frames|mem~3145, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3146 , u0|vga_text_mode_controller_0|frames|mem~3146, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~704 , u0|vga_text_mode_controller_0|frames|mem~704, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~684 , u0|vga_text_mode_controller_0|frames|mem~684, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~705 , u0|vga_text_mode_controller_0|frames|mem~705, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~686 , u0|vga_text_mode_controller_0|frames|mem~686, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~706 , u0|vga_text_mode_controller_0|frames|mem~706, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~693 , u0|vga_text_mode_controller_0|frames|mem~693, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~694 , u0|vga_text_mode_controller_0|frames|mem~694, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~695 , u0|vga_text_mode_controller_0|frames|mem~695, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~696 , u0|vga_text_mode_controller_0|frames|mem~696, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~707 , u0|vga_text_mode_controller_0|frames|mem~707, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~638 , u0|vga_text_mode_controller_0|frames|mem~638, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~639 , u0|vga_text_mode_controller_0|frames|mem~639, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~640 , u0|vga_text_mode_controller_0|frames|mem~640, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~637 , u0|vga_text_mode_controller_0|frames|mem~637, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~641 , u0|vga_text_mode_controller_0|frames|mem~641, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~642 , u0|vga_text_mode_controller_0|frames|mem~642, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~655 , u0|vga_text_mode_controller_0|frames|mem~655, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~656 , u0|vga_text_mode_controller_0|frames|mem~656, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~657 , u0|vga_text_mode_controller_0|frames|mem~657, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~658 , u0|vga_text_mode_controller_0|frames|mem~658, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~659 , u0|vga_text_mode_controller_0|frames|mem~659, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~648 , u0|vga_text_mode_controller_0|frames|mem~648, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~652 , u0|vga_text_mode_controller_0|frames|mem~652, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~649 , u0|vga_text_mode_controller_0|frames|mem~649, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~650 , u0|vga_text_mode_controller_0|frames|mem~650, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~651 , u0|vga_text_mode_controller_0|frames|mem~651, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~653 , u0|vga_text_mode_controller_0|frames|mem~653, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~646 , u0|vga_text_mode_controller_0|frames|mem~646, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~643 , u0|vga_text_mode_controller_0|frames|mem~643, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~644 , u0|vga_text_mode_controller_0|frames|mem~644, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~645 , u0|vga_text_mode_controller_0|frames|mem~645, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~647 , u0|vga_text_mode_controller_0|frames|mem~647, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~654 , u0|vga_text_mode_controller_0|frames|mem~654, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~660 , u0|vga_text_mode_controller_0|frames|mem~660, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~689 , u0|vga_text_mode_controller_0|frames|mem~689, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~690 , u0|vga_text_mode_controller_0|frames|mem~690, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3147 , u0|vga_text_mode_controller_0|frames|mem~3147, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3148 , u0|vga_text_mode_controller_0|frames|mem~3148, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~674 , u0|vga_text_mode_controller_0|frames|mem~674, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~673 , u0|vga_text_mode_controller_0|frames|mem~673, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~676 , u0|vga_text_mode_controller_0|frames|mem~676, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~675 , u0|vga_text_mode_controller_0|frames|mem~675, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~677 , u0|vga_text_mode_controller_0|frames|mem~677, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~680 , u0|vga_text_mode_controller_0|frames|mem~680, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~679 , u0|vga_text_mode_controller_0|frames|mem~679, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~681 , u0|vga_text_mode_controller_0|frames|mem~681, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~682 , u0|vga_text_mode_controller_0|frames|mem~682, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~678 , u0|vga_text_mode_controller_0|frames|mem~678, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~683 , u0|vga_text_mode_controller_0|frames|mem~683, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~685 , u0|vga_text_mode_controller_0|frames|mem~685, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~687 , u0|vga_text_mode_controller_0|frames|mem~687, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~688 , u0|vga_text_mode_controller_0|frames|mem~688, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~691 , u0|vga_text_mode_controller_0|frames|mem~691, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~661 , u0|vga_text_mode_controller_0|frames|mem~661, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~662 , u0|vga_text_mode_controller_0|frames|mem~662, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~668 , u0|vga_text_mode_controller_0|frames|mem~668, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~669 , u0|vga_text_mode_controller_0|frames|mem~669, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~670 , u0|vga_text_mode_controller_0|frames|mem~670, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~671 , u0|vga_text_mode_controller_0|frames|mem~671, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~663 , u0|vga_text_mode_controller_0|frames|mem~663, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~664 , u0|vga_text_mode_controller_0|frames|mem~664, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~665 , u0|vga_text_mode_controller_0|frames|mem~665, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~666 , u0|vga_text_mode_controller_0|frames|mem~666, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~667 , u0|vga_text_mode_controller_0|frames|mem~667, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~672 , u0|vga_text_mode_controller_0|frames|mem~672, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~692 , u0|vga_text_mode_controller_0|frames|mem~692, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~708 , u0|vga_text_mode_controller_0|frames|mem~708, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~627 , u0|vga_text_mode_controller_0|frames|mem~627, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~633 , u0|vga_text_mode_controller_0|frames|mem~633, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~630 , u0|vga_text_mode_controller_0|frames|mem~630, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~628 , u0|vga_text_mode_controller_0|frames|mem~628, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~629 , u0|vga_text_mode_controller_0|frames|mem~629, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~631 , u0|vga_text_mode_controller_0|frames|mem~631, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~632 , u0|vga_text_mode_controller_0|frames|mem~632, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~634 , u0|vga_text_mode_controller_0|frames|mem~634, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3030 , u0|vga_text_mode_controller_0|frames|mem~3030, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~606 , u0|vga_text_mode_controller_0|frames|mem~606, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3028 , u0|vga_text_mode_controller_0|frames|mem~3028, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~602 , u0|vga_text_mode_controller_0|frames|mem~602, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3026 , u0|vga_text_mode_controller_0|frames|mem~3026, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~601 , u0|vga_text_mode_controller_0|frames|mem~601, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3027 , u0|vga_text_mode_controller_0|frames|mem~3027, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~603 , u0|vga_text_mode_controller_0|frames|mem~603, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~604 , u0|vga_text_mode_controller_0|frames|mem~604, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~605 , u0|vga_text_mode_controller_0|frames|mem~605, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~607 , u0|vga_text_mode_controller_0|frames|mem~607, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~620 , u0|vga_text_mode_controller_0|frames|mem~620, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~623 , u0|vga_text_mode_controller_0|frames|mem~623, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~621 , u0|vga_text_mode_controller_0|frames|mem~621, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~622 , u0|vga_text_mode_controller_0|frames|mem~622, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~624 , u0|vga_text_mode_controller_0|frames|mem~624, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~619 , u0|vga_text_mode_controller_0|frames|mem~619, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3029 , u0|vga_text_mode_controller_0|frames|mem~3029, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~625 , u0|vga_text_mode_controller_0|frames|mem~625, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~616 , u0|vga_text_mode_controller_0|frames|mem~616, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~617 , u0|vga_text_mode_controller_0|frames|mem~617, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~610 , u0|vga_text_mode_controller_0|frames|mem~610, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~611 , u0|vga_text_mode_controller_0|frames|mem~611, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~612 , u0|vga_text_mode_controller_0|frames|mem~612, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~613 , u0|vga_text_mode_controller_0|frames|mem~613, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~614 , u0|vga_text_mode_controller_0|frames|mem~614, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~615 , u0|vga_text_mode_controller_0|frames|mem~615, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~608 , u0|vga_text_mode_controller_0|frames|mem~608, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~609 , u0|vga_text_mode_controller_0|frames|mem~609, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3149 , u0|vga_text_mode_controller_0|frames|mem~3149, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3150 , u0|vga_text_mode_controller_0|frames|mem~3150, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~618 , u0|vga_text_mode_controller_0|frames|mem~618, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~626 , u0|vga_text_mode_controller_0|frames|mem~626, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~635 , u0|vga_text_mode_controller_0|frames|mem~635, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~554 , u0|vga_text_mode_controller_0|frames|mem~554, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~555 , u0|vga_text_mode_controller_0|frames|mem~555, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~553 , u0|vga_text_mode_controller_0|frames|mem~553, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~556 , u0|vga_text_mode_controller_0|frames|mem~556, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~550 , u0|vga_text_mode_controller_0|frames|mem~550, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~548 , u0|vga_text_mode_controller_0|frames|mem~548, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~547 , u0|vga_text_mode_controller_0|frames|mem~547, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~549 , u0|vga_text_mode_controller_0|frames|mem~549, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~551 , u0|vga_text_mode_controller_0|frames|mem~551, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~545 , u0|vga_text_mode_controller_0|frames|mem~545, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~543 , u0|vga_text_mode_controller_0|frames|mem~543, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~544 , u0|vga_text_mode_controller_0|frames|mem~544, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~542 , u0|vga_text_mode_controller_0|frames|mem~542, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~546 , u0|vga_text_mode_controller_0|frames|mem~546, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~552 , u0|vga_text_mode_controller_0|frames|mem~552, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~538 , u0|vga_text_mode_controller_0|frames|mem~538, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~537 , u0|vga_text_mode_controller_0|frames|mem~537, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~539 , u0|vga_text_mode_controller_0|frames|mem~539, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~540 , u0|vga_text_mode_controller_0|frames|mem~540, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~541 , u0|vga_text_mode_controller_0|frames|mem~541, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~557 , u0|vga_text_mode_controller_0|frames|mem~557, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~596 , u0|vga_text_mode_controller_0|frames|mem~596, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~597 , u0|vga_text_mode_controller_0|frames|mem~597, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~598 , u0|vga_text_mode_controller_0|frames|mem~598, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3153 , u0|vga_text_mode_controller_0|frames|mem~3153, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3154 , u0|vga_text_mode_controller_0|frames|mem~3154, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~590 , u0|vga_text_mode_controller_0|frames|mem~590, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~591 , u0|vga_text_mode_controller_0|frames|mem~591, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~593 , u0|vga_text_mode_controller_0|frames|mem~593, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3151 , u0|vga_text_mode_controller_0|frames|mem~3151, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3152 , u0|vga_text_mode_controller_0|frames|mem~3152, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~592 , u0|vga_text_mode_controller_0|frames|mem~592, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~594 , u0|vga_text_mode_controller_0|frames|mem~594, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~595 , u0|vga_text_mode_controller_0|frames|mem~595, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~585 , u0|vga_text_mode_controller_0|frames|mem~585, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~586 , u0|vga_text_mode_controller_0|frames|mem~586, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~587 , u0|vga_text_mode_controller_0|frames|mem~587, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~588 , u0|vga_text_mode_controller_0|frames|mem~588, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~584 , u0|vga_text_mode_controller_0|frames|mem~584, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~589 , u0|vga_text_mode_controller_0|frames|mem~589, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~599 , u0|vga_text_mode_controller_0|frames|mem~599, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~578 , u0|vga_text_mode_controller_0|frames|mem~578, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~579 , u0|vga_text_mode_controller_0|frames|mem~579, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~580 , u0|vga_text_mode_controller_0|frames|mem~580, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~581 , u0|vga_text_mode_controller_0|frames|mem~581, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~570 , u0|vga_text_mode_controller_0|frames|mem~570, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~571 , u0|vga_text_mode_controller_0|frames|mem~571, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~575 , u0|vga_text_mode_controller_0|frames|mem~575, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~576 , u0|vga_text_mode_controller_0|frames|mem~576, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~572 , u0|vga_text_mode_controller_0|frames|mem~572, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~573 , u0|vga_text_mode_controller_0|frames|mem~573, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~574 , u0|vga_text_mode_controller_0|frames|mem~574, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~577 , u0|vga_text_mode_controller_0|frames|mem~577, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~582 , u0|vga_text_mode_controller_0|frames|mem~582, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~560 , u0|vga_text_mode_controller_0|frames|mem~560, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~561 , u0|vga_text_mode_controller_0|frames|mem~561, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~562 , u0|vga_text_mode_controller_0|frames|mem~562, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~564 , u0|vga_text_mode_controller_0|frames|mem~564, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~563 , u0|vga_text_mode_controller_0|frames|mem~563, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~565 , u0|vga_text_mode_controller_0|frames|mem~565, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~566 , u0|vga_text_mode_controller_0|frames|mem~566, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~568 , u0|vga_text_mode_controller_0|frames|mem~568, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~567 , u0|vga_text_mode_controller_0|frames|mem~567, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3155 , u0|vga_text_mode_controller_0|frames|mem~3155, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3156 , u0|vga_text_mode_controller_0|frames|mem~3156, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~558 , u0|vga_text_mode_controller_0|frames|mem~558, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~559 , u0|vga_text_mode_controller_0|frames|mem~559, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~569 , u0|vga_text_mode_controller_0|frames|mem~569, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~583 , u0|vga_text_mode_controller_0|frames|mem~583, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~600 , u0|vga_text_mode_controller_0|frames|mem~600, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~636 , u0|vga_text_mode_controller_0|frames|mem~636, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~709 , u0|vga_text_mode_controller_0|frames|mem~709, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~710 , u0|vga_text_mode_controller_0|frames|mem~710, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~711 , u0|vga_text_mode_controller_0|frames|mem~711, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1026 , u0|vga_text_mode_controller_0|frames|mem~1026, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1027 , u0|vga_text_mode_controller_0|frames|mem~1027, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~737 , u0|vga_text_mode_controller_0|frames|mem~737, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~762 , u0|vga_text_mode_controller_0|frames|mem~762, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1028 , u0|vga_text_mode_controller_0|frames|mem~1028, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1029 , u0|vga_text_mode_controller_0|frames|mem~1029, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1030 , u0|vga_text_mode_controller_0|frames|mem~1030, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1031 , u0|vga_text_mode_controller_0|frames|mem~1031, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1024 , u0|vga_text_mode_controller_0|frames|mem~1024, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1025 , u0|vga_text_mode_controller_0|frames|mem~1025, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1033 , u0|vga_text_mode_controller_0|frames|mem~1033, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1034 , u0|vga_text_mode_controller_0|frames|mem~1034, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1035 , u0|vga_text_mode_controller_0|frames|mem~1035, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1032 , u0|vga_text_mode_controller_0|frames|mem~1032, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1036 , u0|vga_text_mode_controller_0|frames|mem~1036, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1037 , u0|vga_text_mode_controller_0|frames|mem~1037, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1043 , u0|vga_text_mode_controller_0|frames|mem~1043, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1044 , u0|vga_text_mode_controller_0|frames|mem~1044, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1040 , u0|vga_text_mode_controller_0|frames|mem~1040, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1041 , u0|vga_text_mode_controller_0|frames|mem~1041, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1042 , u0|vga_text_mode_controller_0|frames|mem~1042, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1038 , u0|vga_text_mode_controller_0|frames|mem~1038, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1039 , u0|vga_text_mode_controller_0|frames|mem~1039, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1045 , u0|vga_text_mode_controller_0|frames|mem~1045, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1046 , u0|vga_text_mode_controller_0|frames|mem~1046, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1047 , u0|vga_text_mode_controller_0|frames|mem~1047, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1048 , u0|vga_text_mode_controller_0|frames|mem~1048, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3050 , u0|vga_text_mode_controller_0|frames|mem~3050, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1111 , u0|vga_text_mode_controller_0|frames|mem~1111, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1112 , u0|vga_text_mode_controller_0|frames|mem~1112, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1113 , u0|vga_text_mode_controller_0|frames|mem~1113, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1114 , u0|vga_text_mode_controller_0|frames|mem~1114, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1124 , u0|vga_text_mode_controller_0|frames|mem~1124, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1123 , u0|vga_text_mode_controller_0|frames|mem~1123, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1122 , u0|vga_text_mode_controller_0|frames|mem~1122, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1080 , u0|vga_text_mode_controller_0|frames|mem~1080, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1125 , u0|vga_text_mode_controller_0|frames|mem~1125, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1117 , u0|vga_text_mode_controller_0|frames|mem~1117, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1115 , u0|vga_text_mode_controller_0|frames|mem~1115, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1116 , u0|vga_text_mode_controller_0|frames|mem~1116, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1118 , u0|vga_text_mode_controller_0|frames|mem~1118, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1119 , u0|vga_text_mode_controller_0|frames|mem~1119, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~437 , u0|vga_text_mode_controller_0|frames|mem~437, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1120 , u0|vga_text_mode_controller_0|frames|mem~1120, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1121 , u0|vga_text_mode_controller_0|frames|mem~1121, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1126 , u0|vga_text_mode_controller_0|frames|mem~1126, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1023 , u0|vga_text_mode_controller_0|frames|mem~1023, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1088 , u0|vga_text_mode_controller_0|frames|mem~1088, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1089 , u0|vga_text_mode_controller_0|frames|mem~1089, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3054 , u0|vga_text_mode_controller_0|frames|mem~3054, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1090 , u0|vga_text_mode_controller_0|frames|mem~1090, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1094 , u0|vga_text_mode_controller_0|frames|mem~1094, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1092 , u0|vga_text_mode_controller_0|frames|mem~1092, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1093 , u0|vga_text_mode_controller_0|frames|mem~1093, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1091 , u0|vga_text_mode_controller_0|frames|mem~1091, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1095 , u0|vga_text_mode_controller_0|frames|mem~1095, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1099 , u0|vga_text_mode_controller_0|frames|mem~1099, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1096 , u0|vga_text_mode_controller_0|frames|mem~1096, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1097 , u0|vga_text_mode_controller_0|frames|mem~1097, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1098 , u0|vga_text_mode_controller_0|frames|mem~1098, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1100 , u0|vga_text_mode_controller_0|frames|mem~1100, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1101 , u0|vga_text_mode_controller_0|frames|mem~1101, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1106 , u0|vga_text_mode_controller_0|frames|mem~1106, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1107 , u0|vga_text_mode_controller_0|frames|mem~1107, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1105 , u0|vga_text_mode_controller_0|frames|mem~1105, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1108 , u0|vga_text_mode_controller_0|frames|mem~1108, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1102 , u0|vga_text_mode_controller_0|frames|mem~1102, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1103 , u0|vga_text_mode_controller_0|frames|mem~1103, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1104 , u0|vga_text_mode_controller_0|frames|mem~1104, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1109 , u0|vga_text_mode_controller_0|frames|mem~1109, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1110 , u0|vga_text_mode_controller_0|frames|mem~1110, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1127 , u0|vga_text_mode_controller_0|frames|mem~1127, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1074 , u0|vga_text_mode_controller_0|frames|mem~1074, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1075 , u0|vga_text_mode_controller_0|frames|mem~1075, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1083 , u0|vga_text_mode_controller_0|frames|mem~1083, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1084 , u0|vga_text_mode_controller_0|frames|mem~1084, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1085 , u0|vga_text_mode_controller_0|frames|mem~1085, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1077 , u0|vga_text_mode_controller_0|frames|mem~1077, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~981 , u0|vga_text_mode_controller_0|frames|mem~981, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1076 , u0|vga_text_mode_controller_0|frames|mem~1076, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1078 , u0|vga_text_mode_controller_0|frames|mem~1078, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1079 , u0|vga_text_mode_controller_0|frames|mem~1079, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1081 , u0|vga_text_mode_controller_0|frames|mem~1081, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1082 , u0|vga_text_mode_controller_0|frames|mem~1082, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1086 , u0|vga_text_mode_controller_0|frames|mem~1086, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1059 , u0|vga_text_mode_controller_0|frames|mem~1059, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1060 , u0|vga_text_mode_controller_0|frames|mem~1060, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1061 , u0|vga_text_mode_controller_0|frames|mem~1061, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~720 , u0|vga_text_mode_controller_0|frames|mem~720, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1052 , u0|vga_text_mode_controller_0|frames|mem~1052, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1053 , u0|vga_text_mode_controller_0|frames|mem~1053, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1054 , u0|vga_text_mode_controller_0|frames|mem~1054, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1055 , u0|vga_text_mode_controller_0|frames|mem~1055, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3053 , u0|vga_text_mode_controller_0|frames|mem~3053, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1057 , u0|vga_text_mode_controller_0|frames|mem~1057, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3052 , u0|vga_text_mode_controller_0|frames|mem~3052, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1056 , u0|vga_text_mode_controller_0|frames|mem~1056, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1058 , u0|vga_text_mode_controller_0|frames|mem~1058, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1062 , u0|vga_text_mode_controller_0|frames|mem~1062, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1063 , u0|vga_text_mode_controller_0|frames|mem~1063, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1064 , u0|vga_text_mode_controller_0|frames|mem~1064, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1065 , u0|vga_text_mode_controller_0|frames|mem~1065, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1066 , u0|vga_text_mode_controller_0|frames|mem~1066, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1067 , u0|vga_text_mode_controller_0|frames|mem~1067, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1068 , u0|vga_text_mode_controller_0|frames|mem~1068, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1069 , u0|vga_text_mode_controller_0|frames|mem~1069, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1070 , u0|vga_text_mode_controller_0|frames|mem~1070, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1071 , u0|vga_text_mode_controller_0|frames|mem~1071, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1072 , u0|vga_text_mode_controller_0|frames|mem~1072, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1073 , u0|vga_text_mode_controller_0|frames|mem~1073, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3051 , u0|vga_text_mode_controller_0|frames|mem~3051, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1049 , u0|vga_text_mode_controller_0|frames|mem~1049, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1050 , u0|vga_text_mode_controller_0|frames|mem~1050, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1051 , u0|vga_text_mode_controller_0|frames|mem~1051, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1087 , u0|vga_text_mode_controller_0|frames|mem~1087, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1128 , u0|vga_text_mode_controller_0|frames|mem~1128, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1137 , u0|vga_text_mode_controller_0|frames|mem~1137, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1138 , u0|vga_text_mode_controller_0|frames|mem~1138, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1139 , u0|vga_text_mode_controller_0|frames|mem~1139, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1003 , u0|vga_text_mode_controller_0|frames|mem~1003, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1141 , u0|vga_text_mode_controller_0|frames|mem~1141, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1142 , u0|vga_text_mode_controller_0|frames|mem~1142, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1140 , u0|vga_text_mode_controller_0|frames|mem~1140, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1143 , u0|vga_text_mode_controller_0|frames|mem~1143, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1144 , u0|vga_text_mode_controller_0|frames|mem~1144, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1145 , u0|vga_text_mode_controller_0|frames|mem~1145, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1146 , u0|vga_text_mode_controller_0|frames|mem~1146, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~785 , u0|vga_text_mode_controller_0|frames|mem~785, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1135 , u0|vga_text_mode_controller_0|frames|mem~1135, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3133 , u0|vga_text_mode_controller_0|frames|mem~3133, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3134 , u0|vga_text_mode_controller_0|frames|mem~3134, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1136 , u0|vga_text_mode_controller_0|frames|mem~1136, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1147 , u0|vga_text_mode_controller_0|frames|mem~1147, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1129 , u0|vga_text_mode_controller_0|frames|mem~1129, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~208 , u0|vga_text_mode_controller_0|frames|mem~208, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1131 , u0|vga_text_mode_controller_0|frames|mem~1131, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3055 , u0|vga_text_mode_controller_0|frames|mem~3055, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1132 , u0|vga_text_mode_controller_0|frames|mem~1132, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1133 , u0|vga_text_mode_controller_0|frames|mem~1133, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~869 , u0|vga_text_mode_controller_0|frames|mem~869, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1130 , u0|vga_text_mode_controller_0|frames|mem~1130, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1134 , u0|vga_text_mode_controller_0|frames|mem~1134, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1148 , u0|vga_text_mode_controller_0|frames|mem~1148, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1149 , u0|vga_text_mode_controller_0|frames|mem~1149, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~772 , u0|vga_text_mode_controller_0|frames|mem~772, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~439 , u0|vga_text_mode_controller_0|frames|mem~439, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~770 , u0|vga_text_mode_controller_0|frames|mem~770, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~771 , u0|vga_text_mode_controller_0|frames|mem~771, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~773 , u0|vga_text_mode_controller_0|frames|mem~773, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~768 , u0|vga_text_mode_controller_0|frames|mem~768, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~767 , u0|vga_text_mode_controller_0|frames|mem~767, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~769 , u0|vga_text_mode_controller_0|frames|mem~769, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~774 , u0|vga_text_mode_controller_0|frames|mem~774, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~777 , u0|vga_text_mode_controller_0|frames|mem~777, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~778 , u0|vga_text_mode_controller_0|frames|mem~778, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~779 , u0|vga_text_mode_controller_0|frames|mem~779, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~780 , u0|vga_text_mode_controller_0|frames|mem~780, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~775 , u0|vga_text_mode_controller_0|frames|mem~775, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~776 , u0|vga_text_mode_controller_0|frames|mem~776, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~781 , u0|vga_text_mode_controller_0|frames|mem~781, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~782 , u0|vga_text_mode_controller_0|frames|mem~782, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~763 , u0|vga_text_mode_controller_0|frames|mem~763, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~764 , u0|vga_text_mode_controller_0|frames|mem~764, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~765 , u0|vga_text_mode_controller_0|frames|mem~765, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~766 , u0|vga_text_mode_controller_0|frames|mem~766, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3139 , u0|vga_text_mode_controller_0|frames|mem~3139, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3140 , u0|vga_text_mode_controller_0|frames|mem~3140, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~786 , u0|vga_text_mode_controller_0|frames|mem~786, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~787 , u0|vga_text_mode_controller_0|frames|mem~787, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~783 , u0|vga_text_mode_controller_0|frames|mem~783, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~784 , u0|vga_text_mode_controller_0|frames|mem~784, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~788 , u0|vga_text_mode_controller_0|frames|mem~788, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~789 , u0|vga_text_mode_controller_0|frames|mem~789, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~790 , u0|vga_text_mode_controller_0|frames|mem~790, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~736 , u0|vga_text_mode_controller_0|frames|mem~736, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~738 , u0|vga_text_mode_controller_0|frames|mem~738, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3032 , u0|vga_text_mode_controller_0|frames|mem~3032, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~733 , u0|vga_text_mode_controller_0|frames|mem~733, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~734 , u0|vga_text_mode_controller_0|frames|mem~734, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~735 , u0|vga_text_mode_controller_0|frames|mem~735, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~739 , u0|vga_text_mode_controller_0|frames|mem~739, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~743 , u0|vga_text_mode_controller_0|frames|mem~743, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~740 , u0|vga_text_mode_controller_0|frames|mem~740, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~741 , u0|vga_text_mode_controller_0|frames|mem~741, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~742 , u0|vga_text_mode_controller_0|frames|mem~742, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~744 , u0|vga_text_mode_controller_0|frames|mem~744, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~731 , u0|vga_text_mode_controller_0|frames|mem~731, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~728 , u0|vga_text_mode_controller_0|frames|mem~728, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~729 , u0|vga_text_mode_controller_0|frames|mem~729, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~730 , u0|vga_text_mode_controller_0|frames|mem~730, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~732 , u0|vga_text_mode_controller_0|frames|mem~732, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~745 , u0|vga_text_mode_controller_0|frames|mem~745, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~753 , u0|vga_text_mode_controller_0|frames|mem~753, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~752 , u0|vga_text_mode_controller_0|frames|mem~752, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~754 , u0|vga_text_mode_controller_0|frames|mem~754, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~748 , u0|vga_text_mode_controller_0|frames|mem~748, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~749 , u0|vga_text_mode_controller_0|frames|mem~749, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~750 , u0|vga_text_mode_controller_0|frames|mem~750, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~751 , u0|vga_text_mode_controller_0|frames|mem~751, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~755 , u0|vga_text_mode_controller_0|frames|mem~755, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~746 , u0|vga_text_mode_controller_0|frames|mem~746, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~747 , u0|vga_text_mode_controller_0|frames|mem~747, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3033 , u0|vga_text_mode_controller_0|frames|mem~3033, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~756 , u0|vga_text_mode_controller_0|frames|mem~756, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~757 , u0|vga_text_mode_controller_0|frames|mem~757, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~758 , u0|vga_text_mode_controller_0|frames|mem~758, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~759 , u0|vga_text_mode_controller_0|frames|mem~759, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~760 , u0|vga_text_mode_controller_0|frames|mem~760, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~761 , u0|vga_text_mode_controller_0|frames|mem~761, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~791 , u0|vga_text_mode_controller_0|frames|mem~791, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3143 , u0|vga_text_mode_controller_0|frames|mem~3143, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3144 , u0|vga_text_mode_controller_0|frames|mem~3144, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~712 , u0|vga_text_mode_controller_0|frames|mem~712, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~713 , u0|vga_text_mode_controller_0|frames|mem~713, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~714 , u0|vga_text_mode_controller_0|frames|mem~714, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~715 , u0|vga_text_mode_controller_0|frames|mem~715, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~716 , u0|vga_text_mode_controller_0|frames|mem~716, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3141 , u0|vga_text_mode_controller_0|frames|mem~3141, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3142 , u0|vga_text_mode_controller_0|frames|mem~3142, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~719 , u0|vga_text_mode_controller_0|frames|mem~719, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~721 , u0|vga_text_mode_controller_0|frames|mem~721, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~723 , u0|vga_text_mode_controller_0|frames|mem~723, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~724 , u0|vga_text_mode_controller_0|frames|mem~724, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~725 , u0|vga_text_mode_controller_0|frames|mem~725, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~722 , u0|vga_text_mode_controller_0|frames|mem~722, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~726 , u0|vga_text_mode_controller_0|frames|mem~726, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~717 , u0|vga_text_mode_controller_0|frames|mem~717, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~718 , u0|vga_text_mode_controller_0|frames|mem~718, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~727 , u0|vga_text_mode_controller_0|frames|mem~727, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3031 , u0|vga_text_mode_controller_0|frames|mem~3031, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~810 , u0|vga_text_mode_controller_0|frames|mem~810, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~811 , u0|vga_text_mode_controller_0|frames|mem~811, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~809 , u0|vga_text_mode_controller_0|frames|mem~809, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~812 , u0|vga_text_mode_controller_0|frames|mem~812, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~813 , u0|vga_text_mode_controller_0|frames|mem~813, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~815 , u0|vga_text_mode_controller_0|frames|mem~815, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~814 , u0|vga_text_mode_controller_0|frames|mem~814, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3037 , u0|vga_text_mode_controller_0|frames|mem~3037, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~816 , u0|vga_text_mode_controller_0|frames|mem~816, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~792 , u0|vga_text_mode_controller_0|frames|mem~792, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~793 , u0|vga_text_mode_controller_0|frames|mem~793, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3034 , u0|vga_text_mode_controller_0|frames|mem~3034, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~795 , u0|vga_text_mode_controller_0|frames|mem~795, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~796 , u0|vga_text_mode_controller_0|frames|mem~796, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~794 , u0|vga_text_mode_controller_0|frames|mem~794, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~797 , u0|vga_text_mode_controller_0|frames|mem~797, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~798 , u0|vga_text_mode_controller_0|frames|mem~798, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~806 , u0|vga_text_mode_controller_0|frames|mem~806, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3036 , u0|vga_text_mode_controller_0|frames|mem~3036, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~805 , u0|vga_text_mode_controller_0|frames|mem~805, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~807 , u0|vga_text_mode_controller_0|frames|mem~807, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~803 , u0|vga_text_mode_controller_0|frames|mem~803, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3035 , u0|vga_text_mode_controller_0|frames|mem~3035, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~801 , u0|vga_text_mode_controller_0|frames|mem~801, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~799 , u0|vga_text_mode_controller_0|frames|mem~799, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~800 , u0|vga_text_mode_controller_0|frames|mem~800, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~802 , u0|vga_text_mode_controller_0|frames|mem~802, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~804 , u0|vga_text_mode_controller_0|frames|mem~804, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~808 , u0|vga_text_mode_controller_0|frames|mem~808, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~817 , u0|vga_text_mode_controller_0|frames|mem~817, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~818 , u0|vga_text_mode_controller_0|frames|mem~818, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~923 , u0|vga_text_mode_controller_0|frames|mem~923, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~922 , u0|vga_text_mode_controller_0|frames|mem~922, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~924 , u0|vga_text_mode_controller_0|frames|mem~924, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~919 , u0|vga_text_mode_controller_0|frames|mem~919, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~920 , u0|vga_text_mode_controller_0|frames|mem~920, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~921 , u0|vga_text_mode_controller_0|frames|mem~921, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3042 , u0|vga_text_mode_controller_0|frames|mem~3042, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~925 , u0|vga_text_mode_controller_0|frames|mem~925, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~926 , u0|vga_text_mode_controller_0|frames|mem~926, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~927 , u0|vga_text_mode_controller_0|frames|mem~927, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~917 , u0|vga_text_mode_controller_0|frames|mem~917, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~916 , u0|vga_text_mode_controller_0|frames|mem~916, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3041 , u0|vga_text_mode_controller_0|frames|mem~3041, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~918 , u0|vga_text_mode_controller_0|frames|mem~918, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~928 , u0|vga_text_mode_controller_0|frames|mem~928, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~932 , u0|vga_text_mode_controller_0|frames|mem~932, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~933 , u0|vga_text_mode_controller_0|frames|mem~933, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~934 , u0|vga_text_mode_controller_0|frames|mem~934, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3137 , u0|vga_text_mode_controller_0|frames|mem~3137, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3138 , u0|vga_text_mode_controller_0|frames|mem~3138, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~935 , u0|vga_text_mode_controller_0|frames|mem~935, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~929 , u0|vga_text_mode_controller_0|frames|mem~929, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~930 , u0|vga_text_mode_controller_0|frames|mem~930, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~931 , u0|vga_text_mode_controller_0|frames|mem~931, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~936 , u0|vga_text_mode_controller_0|frames|mem~936, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~937 , u0|vga_text_mode_controller_0|frames|mem~937, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~938 , u0|vga_text_mode_controller_0|frames|mem~938, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~939 , u0|vga_text_mode_controller_0|frames|mem~939, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~831 , u0|vga_text_mode_controller_0|frames|mem~831, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~829 , u0|vga_text_mode_controller_0|frames|mem~829, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~830 , u0|vga_text_mode_controller_0|frames|mem~830, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~832 , u0|vga_text_mode_controller_0|frames|mem~832, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~833 , u0|vga_text_mode_controller_0|frames|mem~833, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~834 , u0|vga_text_mode_controller_0|frames|mem~834, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~835 , u0|vga_text_mode_controller_0|frames|mem~835, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~836 , u0|vga_text_mode_controller_0|frames|mem~836, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~837 , u0|vga_text_mode_controller_0|frames|mem~837, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~839 , u0|vga_text_mode_controller_0|frames|mem~839, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~838 , u0|vga_text_mode_controller_0|frames|mem~838, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3039 , u0|vga_text_mode_controller_0|frames|mem~3039, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~840 , u0|vga_text_mode_controller_0|frames|mem~840, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~841 , u0|vga_text_mode_controller_0|frames|mem~841, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~842 , u0|vga_text_mode_controller_0|frames|mem~842, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~843 , u0|vga_text_mode_controller_0|frames|mem~843, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~844 , u0|vga_text_mode_controller_0|frames|mem~844, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~845 , u0|vga_text_mode_controller_0|frames|mem~845, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~846 , u0|vga_text_mode_controller_0|frames|mem~846, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~847 , u0|vga_text_mode_controller_0|frames|mem~847, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~848 , u0|vga_text_mode_controller_0|frames|mem~848, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~826 , u0|vga_text_mode_controller_0|frames|mem~826, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3038 , u0|vga_text_mode_controller_0|frames|mem~3038, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~827 , u0|vga_text_mode_controller_0|frames|mem~827, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~821 , u0|vga_text_mode_controller_0|frames|mem~821, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~822 , u0|vga_text_mode_controller_0|frames|mem~822, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~823 , u0|vga_text_mode_controller_0|frames|mem~823, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~824 , u0|vga_text_mode_controller_0|frames|mem~824, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~825 , u0|vga_text_mode_controller_0|frames|mem~825, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~819 , u0|vga_text_mode_controller_0|frames|mem~819, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~820 , u0|vga_text_mode_controller_0|frames|mem~820, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~828 , u0|vga_text_mode_controller_0|frames|mem~828, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~858 , u0|vga_text_mode_controller_0|frames|mem~858, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~859 , u0|vga_text_mode_controller_0|frames|mem~859, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~857 , u0|vga_text_mode_controller_0|frames|mem~857, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~860 , u0|vga_text_mode_controller_0|frames|mem~860, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~849 , u0|vga_text_mode_controller_0|frames|mem~849, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~850 , u0|vga_text_mode_controller_0|frames|mem~850, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~851 , u0|vga_text_mode_controller_0|frames|mem~851, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~852 , u0|vga_text_mode_controller_0|frames|mem~852, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~854 , u0|vga_text_mode_controller_0|frames|mem~854, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~853 , u0|vga_text_mode_controller_0|frames|mem~853, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~855 , u0|vga_text_mode_controller_0|frames|mem~855, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~856 , u0|vga_text_mode_controller_0|frames|mem~856, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~861 , u0|vga_text_mode_controller_0|frames|mem~861, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~862 , u0|vga_text_mode_controller_0|frames|mem~862, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~886 , u0|vga_text_mode_controller_0|frames|mem~886, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~887 , u0|vga_text_mode_controller_0|frames|mem~887, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~888 , u0|vga_text_mode_controller_0|frames|mem~888, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~893 , u0|vga_text_mode_controller_0|frames|mem~893, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~894 , u0|vga_text_mode_controller_0|frames|mem~894, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~895 , u0|vga_text_mode_controller_0|frames|mem~895, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~889 , u0|vga_text_mode_controller_0|frames|mem~889, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~890 , u0|vga_text_mode_controller_0|frames|mem~890, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~891 , u0|vga_text_mode_controller_0|frames|mem~891, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~892 , u0|vga_text_mode_controller_0|frames|mem~892, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~896 , u0|vga_text_mode_controller_0|frames|mem~896, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~897 , u0|vga_text_mode_controller_0|frames|mem~897, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~898 , u0|vga_text_mode_controller_0|frames|mem~898, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~899 , u0|vga_text_mode_controller_0|frames|mem~899, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~903 , u0|vga_text_mode_controller_0|frames|mem~903, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~904 , u0|vga_text_mode_controller_0|frames|mem~904, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~905 , u0|vga_text_mode_controller_0|frames|mem~905, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~906 , u0|vga_text_mode_controller_0|frames|mem~906, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~907 , u0|vga_text_mode_controller_0|frames|mem~907, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~908 , u0|vga_text_mode_controller_0|frames|mem~908, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~909 , u0|vga_text_mode_controller_0|frames|mem~909, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~910 , u0|vga_text_mode_controller_0|frames|mem~910, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3040 , u0|vga_text_mode_controller_0|frames|mem~3040, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~911 , u0|vga_text_mode_controller_0|frames|mem~911, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~900 , u0|vga_text_mode_controller_0|frames|mem~900, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~901 , u0|vga_text_mode_controller_0|frames|mem~901, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~902 , u0|vga_text_mode_controller_0|frames|mem~902, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~912 , u0|vga_text_mode_controller_0|frames|mem~912, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~913 , u0|vga_text_mode_controller_0|frames|mem~913, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~864 , u0|vga_text_mode_controller_0|frames|mem~864, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~866 , u0|vga_text_mode_controller_0|frames|mem~866, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~865 , u0|vga_text_mode_controller_0|frames|mem~865, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~867 , u0|vga_text_mode_controller_0|frames|mem~867, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~863 , u0|vga_text_mode_controller_0|frames|mem~863, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~881 , u0|vga_text_mode_controller_0|frames|mem~881, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~882 , u0|vga_text_mode_controller_0|frames|mem~882, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~883 , u0|vga_text_mode_controller_0|frames|mem~883, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~870 , u0|vga_text_mode_controller_0|frames|mem~870, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~871 , u0|vga_text_mode_controller_0|frames|mem~871, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~873 , u0|vga_text_mode_controller_0|frames|mem~873, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~874 , u0|vga_text_mode_controller_0|frames|mem~874, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~872 , u0|vga_text_mode_controller_0|frames|mem~872, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~875 , u0|vga_text_mode_controller_0|frames|mem~875, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~876 , u0|vga_text_mode_controller_0|frames|mem~876, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~877 , u0|vga_text_mode_controller_0|frames|mem~877, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~878 , u0|vga_text_mode_controller_0|frames|mem~878, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~879 , u0|vga_text_mode_controller_0|frames|mem~879, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~880 , u0|vga_text_mode_controller_0|frames|mem~880, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~884 , u0|vga_text_mode_controller_0|frames|mem~884, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~868 , u0|vga_text_mode_controller_0|frames|mem~868, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~885 , u0|vga_text_mode_controller_0|frames|mem~885, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~914 , u0|vga_text_mode_controller_0|frames|mem~914, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~940 , u0|vga_text_mode_controller_0|frames|mem~940, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~956 , u0|vga_text_mode_controller_0|frames|mem~956, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~957 , u0|vga_text_mode_controller_0|frames|mem~957, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3044 , u0|vga_text_mode_controller_0|frames|mem~3044, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~953 , u0|vga_text_mode_controller_0|frames|mem~953, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~954 , u0|vga_text_mode_controller_0|frames|mem~954, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~955 , u0|vga_text_mode_controller_0|frames|mem~955, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~958 , u0|vga_text_mode_controller_0|frames|mem~958, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~951 , u0|vga_text_mode_controller_0|frames|mem~951, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3043 , u0|vga_text_mode_controller_0|frames|mem~3043, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~952 , u0|vga_text_mode_controller_0|frames|mem~952, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3045 , u0|vga_text_mode_controller_0|frames|mem~3045, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~959 , u0|vga_text_mode_controller_0|frames|mem~959, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~945 , u0|vga_text_mode_controller_0|frames|mem~945, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~946 , u0|vga_text_mode_controller_0|frames|mem~946, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~947 , u0|vga_text_mode_controller_0|frames|mem~947, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~944 , u0|vga_text_mode_controller_0|frames|mem~944, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~948 , u0|vga_text_mode_controller_0|frames|mem~948, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~943 , u0|vga_text_mode_controller_0|frames|mem~943, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~949 , u0|vga_text_mode_controller_0|frames|mem~949, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~941 , u0|vga_text_mode_controller_0|frames|mem~941, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~942 , u0|vga_text_mode_controller_0|frames|mem~942, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~950 , u0|vga_text_mode_controller_0|frames|mem~950, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~960 , u0|vga_text_mode_controller_0|frames|mem~960, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1017 , u0|vga_text_mode_controller_0|frames|mem~1017, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1018 , u0|vga_text_mode_controller_0|frames|mem~1018, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1008 , u0|vga_text_mode_controller_0|frames|mem~1008, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1009 , u0|vga_text_mode_controller_0|frames|mem~1009, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1010 , u0|vga_text_mode_controller_0|frames|mem~1010, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1013 , u0|vga_text_mode_controller_0|frames|mem~1013, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1014 , u0|vga_text_mode_controller_0|frames|mem~1014, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1015 , u0|vga_text_mode_controller_0|frames|mem~1015, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1011 , u0|vga_text_mode_controller_0|frames|mem~1011, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1012 , u0|vga_text_mode_controller_0|frames|mem~1012, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1016 , u0|vga_text_mode_controller_0|frames|mem~1016, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1019 , u0|vga_text_mode_controller_0|frames|mem~1019, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1005 , u0|vga_text_mode_controller_0|frames|mem~1005, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~975 , u0|vga_text_mode_controller_0|frames|mem~975, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3046 , u0|vga_text_mode_controller_0|frames|mem~3046, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1006 , u0|vga_text_mode_controller_0|frames|mem~1006, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1004 , u0|vga_text_mode_controller_0|frames|mem~1004, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1007 , u0|vga_text_mode_controller_0|frames|mem~1007, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3048 , u0|vga_text_mode_controller_0|frames|mem~3048, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~993 , u0|vga_text_mode_controller_0|frames|mem~993, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3047 , u0|vga_text_mode_controller_0|frames|mem~3047, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~994 , u0|vga_text_mode_controller_0|frames|mem~994, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~995 , u0|vga_text_mode_controller_0|frames|mem~995, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~996 , u0|vga_text_mode_controller_0|frames|mem~996, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~998 , u0|vga_text_mode_controller_0|frames|mem~998, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~997 , u0|vga_text_mode_controller_0|frames|mem~997, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3049 , u0|vga_text_mode_controller_0|frames|mem~3049, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~999 , u0|vga_text_mode_controller_0|frames|mem~999, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~990 , u0|vga_text_mode_controller_0|frames|mem~990, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~991 , u0|vga_text_mode_controller_0|frames|mem~991, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~992 , u0|vga_text_mode_controller_0|frames|mem~992, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1000 , u0|vga_text_mode_controller_0|frames|mem~1000, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1001 , u0|vga_text_mode_controller_0|frames|mem~1001, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1002 , u0|vga_text_mode_controller_0|frames|mem~1002, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1020 , u0|vga_text_mode_controller_0|frames|mem~1020, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~978 , u0|vga_text_mode_controller_0|frames|mem~978, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~977 , u0|vga_text_mode_controller_0|frames|mem~977, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~979 , u0|vga_text_mode_controller_0|frames|mem~979, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~986 , u0|vga_text_mode_controller_0|frames|mem~986, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~982 , u0|vga_text_mode_controller_0|frames|mem~982, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~983 , u0|vga_text_mode_controller_0|frames|mem~983, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~984 , u0|vga_text_mode_controller_0|frames|mem~984, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~985 , u0|vga_text_mode_controller_0|frames|mem~985, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~980 , u0|vga_text_mode_controller_0|frames|mem~980, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~987 , u0|vga_text_mode_controller_0|frames|mem~987, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~988 , u0|vga_text_mode_controller_0|frames|mem~988, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~961 , u0|vga_text_mode_controller_0|frames|mem~961, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~962 , u0|vga_text_mode_controller_0|frames|mem~962, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~963 , u0|vga_text_mode_controller_0|frames|mem~963, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~976 , u0|vga_text_mode_controller_0|frames|mem~976, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~964 , u0|vga_text_mode_controller_0|frames|mem~964, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~965 , u0|vga_text_mode_controller_0|frames|mem~965, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~972 , u0|vga_text_mode_controller_0|frames|mem~972, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~973 , u0|vga_text_mode_controller_0|frames|mem~973, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~966 , u0|vga_text_mode_controller_0|frames|mem~966, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~967 , u0|vga_text_mode_controller_0|frames|mem~967, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~968 , u0|vga_text_mode_controller_0|frames|mem~968, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~969 , u0|vga_text_mode_controller_0|frames|mem~969, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~970 , u0|vga_text_mode_controller_0|frames|mem~970, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~971 , u0|vga_text_mode_controller_0|frames|mem~971, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~974 , u0|vga_text_mode_controller_0|frames|mem~974, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3135 , u0|vga_text_mode_controller_0|frames|mem~3135, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3136 , u0|vga_text_mode_controller_0|frames|mem~3136, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~989 , u0|vga_text_mode_controller_0|frames|mem~989, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1021 , u0|vga_text_mode_controller_0|frames|mem~1021, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1022 , u0|vga_text_mode_controller_0|frames|mem~1022, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1150 , u0|vga_text_mode_controller_0|frames|mem~1150, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1199 , u0|vga_text_mode_controller_0|frames|mem~1199, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1197 , u0|vga_text_mode_controller_0|frames|mem~1197, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1196 , u0|vga_text_mode_controller_0|frames|mem~1196, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1198 , u0|vga_text_mode_controller_0|frames|mem~1198, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1195 , u0|vga_text_mode_controller_0|frames|mem~1195, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1200 , u0|vga_text_mode_controller_0|frames|mem~1200, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1177 , u0|vga_text_mode_controller_0|frames|mem~1177, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1178 , u0|vga_text_mode_controller_0|frames|mem~1178, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1179 , u0|vga_text_mode_controller_0|frames|mem~1179, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1180 , u0|vga_text_mode_controller_0|frames|mem~1180, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1181 , u0|vga_text_mode_controller_0|frames|mem~1181, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1182 , u0|vga_text_mode_controller_0|frames|mem~1182, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1190 , u0|vga_text_mode_controller_0|frames|mem~1190, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1191 , u0|vga_text_mode_controller_0|frames|mem~1191, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1189 , u0|vga_text_mode_controller_0|frames|mem~1189, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1192 , u0|vga_text_mode_controller_0|frames|mem~1192, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1193 , u0|vga_text_mode_controller_0|frames|mem~1193, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1184 , u0|vga_text_mode_controller_0|frames|mem~1184, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1185 , u0|vga_text_mode_controller_0|frames|mem~1185, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1186 , u0|vga_text_mode_controller_0|frames|mem~1186, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1187 , u0|vga_text_mode_controller_0|frames|mem~1187, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1183 , u0|vga_text_mode_controller_0|frames|mem~1183, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1188 , u0|vga_text_mode_controller_0|frames|mem~1188, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1194 , u0|vga_text_mode_controller_0|frames|mem~1194, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1201 , u0|vga_text_mode_controller_0|frames|mem~1201, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1267 , u0|vga_text_mode_controller_0|frames|mem~1267, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1268 , u0|vga_text_mode_controller_0|frames|mem~1268, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1269 , u0|vga_text_mode_controller_0|frames|mem~1269, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1249 , u0|vga_text_mode_controller_0|frames|mem~1249, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1250 , u0|vga_text_mode_controller_0|frames|mem~1250, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1251 , u0|vga_text_mode_controller_0|frames|mem~1251, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1252 , u0|vga_text_mode_controller_0|frames|mem~1252, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1248 , u0|vga_text_mode_controller_0|frames|mem~1248, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1253 , u0|vga_text_mode_controller_0|frames|mem~1253, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1260 , u0|vga_text_mode_controller_0|frames|mem~1260, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1264 , u0|vga_text_mode_controller_0|frames|mem~1264, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1261 , u0|vga_text_mode_controller_0|frames|mem~1261, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1262 , u0|vga_text_mode_controller_0|frames|mem~1262, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1263 , u0|vga_text_mode_controller_0|frames|mem~1263, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1265 , u0|vga_text_mode_controller_0|frames|mem~1265, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1254 , u0|vga_text_mode_controller_0|frames|mem~1254, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1258 , u0|vga_text_mode_controller_0|frames|mem~1258, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1255 , u0|vga_text_mode_controller_0|frames|mem~1255, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1256 , u0|vga_text_mode_controller_0|frames|mem~1256, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1257 , u0|vga_text_mode_controller_0|frames|mem~1257, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1259 , u0|vga_text_mode_controller_0|frames|mem~1259, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1266 , u0|vga_text_mode_controller_0|frames|mem~1266, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1270 , u0|vga_text_mode_controller_0|frames|mem~1270, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1244 , u0|vga_text_mode_controller_0|frames|mem~1244, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1240 , u0|vga_text_mode_controller_0|frames|mem~1240, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1242 , u0|vga_text_mode_controller_0|frames|mem~1242, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1241 , u0|vga_text_mode_controller_0|frames|mem~1241, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1243 , u0|vga_text_mode_controller_0|frames|mem~1243, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1245 , u0|vga_text_mode_controller_0|frames|mem~1245, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1234 , u0|vga_text_mode_controller_0|frames|mem~1234, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1235 , u0|vga_text_mode_controller_0|frames|mem~1235, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1236 , u0|vga_text_mode_controller_0|frames|mem~1236, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1237 , u0|vga_text_mode_controller_0|frames|mem~1237, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1238 , u0|vga_text_mode_controller_0|frames|mem~1238, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1231 , u0|vga_text_mode_controller_0|frames|mem~1231, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1232 , u0|vga_text_mode_controller_0|frames|mem~1232, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1233 , u0|vga_text_mode_controller_0|frames|mem~1233, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1239 , u0|vga_text_mode_controller_0|frames|mem~1239, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1227 , u0|vga_text_mode_controller_0|frames|mem~1227, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1226 , u0|vga_text_mode_controller_0|frames|mem~1226, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1228 , u0|vga_text_mode_controller_0|frames|mem~1228, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1229 , u0|vga_text_mode_controller_0|frames|mem~1229, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1230 , u0|vga_text_mode_controller_0|frames|mem~1230, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1246 , u0|vga_text_mode_controller_0|frames|mem~1246, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1209 , u0|vga_text_mode_controller_0|frames|mem~1209, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1210 , u0|vga_text_mode_controller_0|frames|mem~1210, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1208 , u0|vga_text_mode_controller_0|frames|mem~1208, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1211 , u0|vga_text_mode_controller_0|frames|mem~1211, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1213 , u0|vga_text_mode_controller_0|frames|mem~1213, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1214 , u0|vga_text_mode_controller_0|frames|mem~1214, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1215 , u0|vga_text_mode_controller_0|frames|mem~1215, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1216 , u0|vga_text_mode_controller_0|frames|mem~1216, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1212 , u0|vga_text_mode_controller_0|frames|mem~1212, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1217 , u0|vga_text_mode_controller_0|frames|mem~1217, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1218 , u0|vga_text_mode_controller_0|frames|mem~1218, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1203 , u0|vga_text_mode_controller_0|frames|mem~1203, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1204 , u0|vga_text_mode_controller_0|frames|mem~1204, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1205 , u0|vga_text_mode_controller_0|frames|mem~1205, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1206 , u0|vga_text_mode_controller_0|frames|mem~1206, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1202 , u0|vga_text_mode_controller_0|frames|mem~1202, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1207 , u0|vga_text_mode_controller_0|frames|mem~1207, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1219 , u0|vga_text_mode_controller_0|frames|mem~1219, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1221 , u0|vga_text_mode_controller_0|frames|mem~1221, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1220 , u0|vga_text_mode_controller_0|frames|mem~1220, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1222 , u0|vga_text_mode_controller_0|frames|mem~1222, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1223 , u0|vga_text_mode_controller_0|frames|mem~1223, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1224 , u0|vga_text_mode_controller_0|frames|mem~1224, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1225 , u0|vga_text_mode_controller_0|frames|mem~1225, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1247 , u0|vga_text_mode_controller_0|frames|mem~1247, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1271 , u0|vga_text_mode_controller_0|frames|mem~1271, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1282 , u0|vga_text_mode_controller_0|frames|mem~1282, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3058 , u0|vga_text_mode_controller_0|frames|mem~3058, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1284 , u0|vga_text_mode_controller_0|frames|mem~1284, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1285 , u0|vga_text_mode_controller_0|frames|mem~1285, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1287 , u0|vga_text_mode_controller_0|frames|mem~1287, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1286 , u0|vga_text_mode_controller_0|frames|mem~1286, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1283 , u0|vga_text_mode_controller_0|frames|mem~1283, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1288 , u0|vga_text_mode_controller_0|frames|mem~1288, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1289 , u0|vga_text_mode_controller_0|frames|mem~1289, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1290 , u0|vga_text_mode_controller_0|frames|mem~1290, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1293 , u0|vga_text_mode_controller_0|frames|mem~1293, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1291 , u0|vga_text_mode_controller_0|frames|mem~1291, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1292 , u0|vga_text_mode_controller_0|frames|mem~1292, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1294 , u0|vga_text_mode_controller_0|frames|mem~1294, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1295 , u0|vga_text_mode_controller_0|frames|mem~1295, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1296 , u0|vga_text_mode_controller_0|frames|mem~1296, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1274 , u0|vga_text_mode_controller_0|frames|mem~1274, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1275 , u0|vga_text_mode_controller_0|frames|mem~1275, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1276 , u0|vga_text_mode_controller_0|frames|mem~1276, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1277 , u0|vga_text_mode_controller_0|frames|mem~1277, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1278 , u0|vga_text_mode_controller_0|frames|mem~1278, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1279 , u0|vga_text_mode_controller_0|frames|mem~1279, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1280 , u0|vga_text_mode_controller_0|frames|mem~1280, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1272 , u0|vga_text_mode_controller_0|frames|mem~1272, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1273 , u0|vga_text_mode_controller_0|frames|mem~1273, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1281 , u0|vga_text_mode_controller_0|frames|mem~1281, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3131 , u0|vga_text_mode_controller_0|frames|mem~3131, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1301 , u0|vga_text_mode_controller_0|frames|mem~1301, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1300 , u0|vga_text_mode_controller_0|frames|mem~1300, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1302 , u0|vga_text_mode_controller_0|frames|mem~1302, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1303 , u0|vga_text_mode_controller_0|frames|mem~1303, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1304 , u0|vga_text_mode_controller_0|frames|mem~1304, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1297 , u0|vga_text_mode_controller_0|frames|mem~1297, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1298 , u0|vga_text_mode_controller_0|frames|mem~1298, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1299 , u0|vga_text_mode_controller_0|frames|mem~1299, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1305 , u0|vga_text_mode_controller_0|frames|mem~1305, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3132 , u0|vga_text_mode_controller_0|frames|mem~3132, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1306 , u0|vga_text_mode_controller_0|frames|mem~1306, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1151 , u0|vga_text_mode_controller_0|frames|mem~1151, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1173 , u0|vga_text_mode_controller_0|frames|mem~1173, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3057 , u0|vga_text_mode_controller_0|frames|mem~3057, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1169 , u0|vga_text_mode_controller_0|frames|mem~1169, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1170 , u0|vga_text_mode_controller_0|frames|mem~1170, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1171 , u0|vga_text_mode_controller_0|frames|mem~1171, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1172 , u0|vga_text_mode_controller_0|frames|mem~1172, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1174 , u0|vga_text_mode_controller_0|frames|mem~1174, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1166 , u0|vga_text_mode_controller_0|frames|mem~1166, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1167 , u0|vga_text_mode_controller_0|frames|mem~1167, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1168 , u0|vga_text_mode_controller_0|frames|mem~1168, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1175 , u0|vga_text_mode_controller_0|frames|mem~1175, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1162 , u0|vga_text_mode_controller_0|frames|mem~1162, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1163 , u0|vga_text_mode_controller_0|frames|mem~1163, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1164 , u0|vga_text_mode_controller_0|frames|mem~1164, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1152 , u0|vga_text_mode_controller_0|frames|mem~1152, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1153 , u0|vga_text_mode_controller_0|frames|mem~1153, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1154 , u0|vga_text_mode_controller_0|frames|mem~1154, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1155 , u0|vga_text_mode_controller_0|frames|mem~1155, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1160 , u0|vga_text_mode_controller_0|frames|mem~1160, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3056 , u0|vga_text_mode_controller_0|frames|mem~3056, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1156 , u0|vga_text_mode_controller_0|frames|mem~1156, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1157 , u0|vga_text_mode_controller_0|frames|mem~1157, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1158 , u0|vga_text_mode_controller_0|frames|mem~1158, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1159 , u0|vga_text_mode_controller_0|frames|mem~1159, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1161 , u0|vga_text_mode_controller_0|frames|mem~1161, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1165 , u0|vga_text_mode_controller_0|frames|mem~1165, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1176 , u0|vga_text_mode_controller_0|frames|mem~1176, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3129 , u0|vga_text_mode_controller_0|frames|mem~3129, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3130 , u0|vga_text_mode_controller_0|frames|mem~3130, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1404 , u0|vga_text_mode_controller_0|frames|mem~1404, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1403 , u0|vga_text_mode_controller_0|frames|mem~1403, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1405 , u0|vga_text_mode_controller_0|frames|mem~1405, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1389 , u0|vga_text_mode_controller_0|frames|mem~1389, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1390 , u0|vga_text_mode_controller_0|frames|mem~1390, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1399 , u0|vga_text_mode_controller_0|frames|mem~1399, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1400 , u0|vga_text_mode_controller_0|frames|mem~1400, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1392 , u0|vga_text_mode_controller_0|frames|mem~1392, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1391 , u0|vga_text_mode_controller_0|frames|mem~1391, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1393 , u0|vga_text_mode_controller_0|frames|mem~1393, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1394 , u0|vga_text_mode_controller_0|frames|mem~1394, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1396 , u0|vga_text_mode_controller_0|frames|mem~1396, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1395 , u0|vga_text_mode_controller_0|frames|mem~1395, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1397 , u0|vga_text_mode_controller_0|frames|mem~1397, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1398 , u0|vga_text_mode_controller_0|frames|mem~1398, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1401 , u0|vga_text_mode_controller_0|frames|mem~1401, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1386 , u0|vga_text_mode_controller_0|frames|mem~1386, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1387 , u0|vga_text_mode_controller_0|frames|mem~1387, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1379 , u0|vga_text_mode_controller_0|frames|mem~1379, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1380 , u0|vga_text_mode_controller_0|frames|mem~1380, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1381 , u0|vga_text_mode_controller_0|frames|mem~1381, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1382 , u0|vga_text_mode_controller_0|frames|mem~1382, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1383 , u0|vga_text_mode_controller_0|frames|mem~1383, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1384 , u0|vga_text_mode_controller_0|frames|mem~1384, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1385 , u0|vga_text_mode_controller_0|frames|mem~1385, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1377 , u0|vga_text_mode_controller_0|frames|mem~1377, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1378 , u0|vga_text_mode_controller_0|frames|mem~1378, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1388 , u0|vga_text_mode_controller_0|frames|mem~1388, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1402 , u0|vga_text_mode_controller_0|frames|mem~1402, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1373 , u0|vga_text_mode_controller_0|frames|mem~1373, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1375 , u0|vga_text_mode_controller_0|frames|mem~1375, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1374 , u0|vga_text_mode_controller_0|frames|mem~1374, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3062 , u0|vga_text_mode_controller_0|frames|mem~3062, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1372 , u0|vga_text_mode_controller_0|frames|mem~1372, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1370 , u0|vga_text_mode_controller_0|frames|mem~1370, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1371 , u0|vga_text_mode_controller_0|frames|mem~1371, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3061 , u0|vga_text_mode_controller_0|frames|mem~3061, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1376 , u0|vga_text_mode_controller_0|frames|mem~1376, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1406 , u0|vga_text_mode_controller_0|frames|mem~1406, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1415 , u0|vga_text_mode_controller_0|frames|mem~1415, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1419 , u0|vga_text_mode_controller_0|frames|mem~1419, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1417 , u0|vga_text_mode_controller_0|frames|mem~1417, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1416 , u0|vga_text_mode_controller_0|frames|mem~1416, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1418 , u0|vga_text_mode_controller_0|frames|mem~1418, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1420 , u0|vga_text_mode_controller_0|frames|mem~1420, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1414 , u0|vga_text_mode_controller_0|frames|mem~1414, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1421 , u0|vga_text_mode_controller_0|frames|mem~1421, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1407 , u0|vga_text_mode_controller_0|frames|mem~1407, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1408 , u0|vga_text_mode_controller_0|frames|mem~1408, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1410 , u0|vga_text_mode_controller_0|frames|mem~1410, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1409 , u0|vga_text_mode_controller_0|frames|mem~1409, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1411 , u0|vga_text_mode_controller_0|frames|mem~1411, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1412 , u0|vga_text_mode_controller_0|frames|mem~1412, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3063 , u0|vga_text_mode_controller_0|frames|mem~3063, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1413 , u0|vga_text_mode_controller_0|frames|mem~1413, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1422 , u0|vga_text_mode_controller_0|frames|mem~1422, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1423 , u0|vga_text_mode_controller_0|frames|mem~1423, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1424 , u0|vga_text_mode_controller_0|frames|mem~1424, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1443 , u0|vga_text_mode_controller_0|frames|mem~1443, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1308 , u0|vga_text_mode_controller_0|frames|mem~1308, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1317 , u0|vga_text_mode_controller_0|frames|mem~1317, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1444 , u0|vga_text_mode_controller_0|frames|mem~1444, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1313 , u0|vga_text_mode_controller_0|frames|mem~1313, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1314 , u0|vga_text_mode_controller_0|frames|mem~1314, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1312 , u0|vga_text_mode_controller_0|frames|mem~1312, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1435 , u0|vga_text_mode_controller_0|frames|mem~1435, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1436 , u0|vga_text_mode_controller_0|frames|mem~1436, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1437 , u0|vga_text_mode_controller_0|frames|mem~1437, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1309 , u0|vga_text_mode_controller_0|frames|mem~1309, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1307 , u0|vga_text_mode_controller_0|frames|mem~1307, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1438 , u0|vga_text_mode_controller_0|frames|mem~1438, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1440 , u0|vga_text_mode_controller_0|frames|mem~1440, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1439 , u0|vga_text_mode_controller_0|frames|mem~1439, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1323 , u0|vga_text_mode_controller_0|frames|mem~1323, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1322 , u0|vga_text_mode_controller_0|frames|mem~1322, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1324 , u0|vga_text_mode_controller_0|frames|mem~1324, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1441 , u0|vga_text_mode_controller_0|frames|mem~1441, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1442 , u0|vga_text_mode_controller_0|frames|mem~1442, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1445 , u0|vga_text_mode_controller_0|frames|mem~1445, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1457 , u0|vga_text_mode_controller_0|frames|mem~1457, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1458 , u0|vga_text_mode_controller_0|frames|mem~1458, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1459 , u0|vga_text_mode_controller_0|frames|mem~1459, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1348 , u0|vga_text_mode_controller_0|frames|mem~1348, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1460 , u0|vga_text_mode_controller_0|frames|mem~1460, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1364 , u0|vga_text_mode_controller_0|frames|mem~1364, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1365 , u0|vga_text_mode_controller_0|frames|mem~1365, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1447 , u0|vga_text_mode_controller_0|frames|mem~1447, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1446 , u0|vga_text_mode_controller_0|frames|mem~1446, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1448 , u0|vga_text_mode_controller_0|frames|mem~1448, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1354 , u0|vga_text_mode_controller_0|frames|mem~1354, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1355 , u0|vga_text_mode_controller_0|frames|mem~1355, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1454 , u0|vga_text_mode_controller_0|frames|mem~1454, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1455 , u0|vga_text_mode_controller_0|frames|mem~1455, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1452 , u0|vga_text_mode_controller_0|frames|mem~1452, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1449 , u0|vga_text_mode_controller_0|frames|mem~1449, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1450 , u0|vga_text_mode_controller_0|frames|mem~1450, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1451 , u0|vga_text_mode_controller_0|frames|mem~1451, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1453 , u0|vga_text_mode_controller_0|frames|mem~1453, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1456 , u0|vga_text_mode_controller_0|frames|mem~1456, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1461 , u0|vga_text_mode_controller_0|frames|mem~1461, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1462 , u0|vga_text_mode_controller_0|frames|mem~1462, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1333 , u0|vga_text_mode_controller_0|frames|mem~1333, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1332 , u0|vga_text_mode_controller_0|frames|mem~1332, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1334 , u0|vga_text_mode_controller_0|frames|mem~1334, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1430 , u0|vga_text_mode_controller_0|frames|mem~1430, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1428 , u0|vga_text_mode_controller_0|frames|mem~1428, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1429 , u0|vga_text_mode_controller_0|frames|mem~1429, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1431 , u0|vga_text_mode_controller_0|frames|mem~1431, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1425 , u0|vga_text_mode_controller_0|frames|mem~1425, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1426 , u0|vga_text_mode_controller_0|frames|mem~1426, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1427 , u0|vga_text_mode_controller_0|frames|mem~1427, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1330 , u0|vga_text_mode_controller_0|frames|mem~1330, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1328 , u0|vga_text_mode_controller_0|frames|mem~1328, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1432 , u0|vga_text_mode_controller_0|frames|mem~1432, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1433 , u0|vga_text_mode_controller_0|frames|mem~1433, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1434 , u0|vga_text_mode_controller_0|frames|mem~1434, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1342 , u0|vga_text_mode_controller_0|frames|mem~1342, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1343 , u0|vga_text_mode_controller_0|frames|mem~1343, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3127 , u0|vga_text_mode_controller_0|frames|mem~3127, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3128 , u0|vga_text_mode_controller_0|frames|mem~3128, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1463 , u0|vga_text_mode_controller_0|frames|mem~1463, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3064 , u0|vga_text_mode_controller_0|frames|mem~3064, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1464 , u0|vga_text_mode_controller_0|frames|mem~1464, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1465 , u0|vga_text_mode_controller_0|frames|mem~1465, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1466 , u0|vga_text_mode_controller_0|frames|mem~1466, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1366 , u0|vga_text_mode_controller_0|frames|mem~1366, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1363 , u0|vga_text_mode_controller_0|frames|mem~1363, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1367 , u0|vga_text_mode_controller_0|frames|mem~1367, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1360 , u0|vga_text_mode_controller_0|frames|mem~1360, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1357 , u0|vga_text_mode_controller_0|frames|mem~1357, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1358 , u0|vga_text_mode_controller_0|frames|mem~1358, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1359 , u0|vga_text_mode_controller_0|frames|mem~1359, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1361 , u0|vga_text_mode_controller_0|frames|mem~1361, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1353 , u0|vga_text_mode_controller_0|frames|mem~1353, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1356 , u0|vga_text_mode_controller_0|frames|mem~1356, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1362 , u0|vga_text_mode_controller_0|frames|mem~1362, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1349 , u0|vga_text_mode_controller_0|frames|mem~1349, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1350 , u0|vga_text_mode_controller_0|frames|mem~1350, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1351 , u0|vga_text_mode_controller_0|frames|mem~1351, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1352 , u0|vga_text_mode_controller_0|frames|mem~1352, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1368 , u0|vga_text_mode_controller_0|frames|mem~1368, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1344 , u0|vga_text_mode_controller_0|frames|mem~1344, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1345 , u0|vga_text_mode_controller_0|frames|mem~1345, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1346 , u0|vga_text_mode_controller_0|frames|mem~1346, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1335 , u0|vga_text_mode_controller_0|frames|mem~1335, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1336 , u0|vga_text_mode_controller_0|frames|mem~1336, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1337 , u0|vga_text_mode_controller_0|frames|mem~1337, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1338 , u0|vga_text_mode_controller_0|frames|mem~1338, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1339 , u0|vga_text_mode_controller_0|frames|mem~1339, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1340 , u0|vga_text_mode_controller_0|frames|mem~1340, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3059 , u0|vga_text_mode_controller_0|frames|mem~3059, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3060 , u0|vga_text_mode_controller_0|frames|mem~3060, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1329 , u0|vga_text_mode_controller_0|frames|mem~1329, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1331 , u0|vga_text_mode_controller_0|frames|mem~1331, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1341 , u0|vga_text_mode_controller_0|frames|mem~1341, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1347 , u0|vga_text_mode_controller_0|frames|mem~1347, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1325 , u0|vga_text_mode_controller_0|frames|mem~1325, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1321 , u0|vga_text_mode_controller_0|frames|mem~1321, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1326 , u0|vga_text_mode_controller_0|frames|mem~1326, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1310 , u0|vga_text_mode_controller_0|frames|mem~1310, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1311 , u0|vga_text_mode_controller_0|frames|mem~1311, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1318 , u0|vga_text_mode_controller_0|frames|mem~1318, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1319 , u0|vga_text_mode_controller_0|frames|mem~1319, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1315 , u0|vga_text_mode_controller_0|frames|mem~1315, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1316 , u0|vga_text_mode_controller_0|frames|mem~1316, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1320 , u0|vga_text_mode_controller_0|frames|mem~1320, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1327 , u0|vga_text_mode_controller_0|frames|mem~1327, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1369 , u0|vga_text_mode_controller_0|frames|mem~1369, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1467 , u0|vga_text_mode_controller_0|frames|mem~1467, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1593 , u0|vga_text_mode_controller_0|frames|mem~1593, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1597 , u0|vga_text_mode_controller_0|frames|mem~1597, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1594 , u0|vga_text_mode_controller_0|frames|mem~1594, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1595 , u0|vga_text_mode_controller_0|frames|mem~1595, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1596 , u0|vga_text_mode_controller_0|frames|mem~1596, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1598 , u0|vga_text_mode_controller_0|frames|mem~1598, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1497 , u0|vga_text_mode_controller_0|frames|mem~1497, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1586 , u0|vga_text_mode_controller_0|frames|mem~1586, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1520 , u0|vga_text_mode_controller_0|frames|mem~1520, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1587 , u0|vga_text_mode_controller_0|frames|mem~1587, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1590 , u0|vga_text_mode_controller_0|frames|mem~1590, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1591 , u0|vga_text_mode_controller_0|frames|mem~1591, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1588 , u0|vga_text_mode_controller_0|frames|mem~1588, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1589 , u0|vga_text_mode_controller_0|frames|mem~1589, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3123 , u0|vga_text_mode_controller_0|frames|mem~3123, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3124 , u0|vga_text_mode_controller_0|frames|mem~3124, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1592 , u0|vga_text_mode_controller_0|frames|mem~1592, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1599 , u0|vga_text_mode_controller_0|frames|mem~1599, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1606 , u0|vga_text_mode_controller_0|frames|mem~1606, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1607 , u0|vga_text_mode_controller_0|frames|mem~1607, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1608 , u0|vga_text_mode_controller_0|frames|mem~1608, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1602 , u0|vga_text_mode_controller_0|frames|mem~1602, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1601 , u0|vga_text_mode_controller_0|frames|mem~1601, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1603 , u0|vga_text_mode_controller_0|frames|mem~1603, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1600 , u0|vga_text_mode_controller_0|frames|mem~1600, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1604 , u0|vga_text_mode_controller_0|frames|mem~1604, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1605 , u0|vga_text_mode_controller_0|frames|mem~1605, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1609 , u0|vga_text_mode_controller_0|frames|mem~1609, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3066 , u0|vga_text_mode_controller_0|frames|mem~3066, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1610 , u0|vga_text_mode_controller_0|frames|mem~1610, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1611 , u0|vga_text_mode_controller_0|frames|mem~1611, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1612 , u0|vga_text_mode_controller_0|frames|mem~1612, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1613 , u0|vga_text_mode_controller_0|frames|mem~1613, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1577 , u0|vga_text_mode_controller_0|frames|mem~1577, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1575 , u0|vga_text_mode_controller_0|frames|mem~1575, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1584 , u0|vga_text_mode_controller_0|frames|mem~1584, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1573 , u0|vga_text_mode_controller_0|frames|mem~1573, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1570 , u0|vga_text_mode_controller_0|frames|mem~1570, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1571 , u0|vga_text_mode_controller_0|frames|mem~1571, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1572 , u0|vga_text_mode_controller_0|frames|mem~1572, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1569 , u0|vga_text_mode_controller_0|frames|mem~1569, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1574 , u0|vga_text_mode_controller_0|frames|mem~1574, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1576 , u0|vga_text_mode_controller_0|frames|mem~1576, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1578 , u0|vga_text_mode_controller_0|frames|mem~1578, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1581 , u0|vga_text_mode_controller_0|frames|mem~1581, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1579 , u0|vga_text_mode_controller_0|frames|mem~1579, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1580 , u0|vga_text_mode_controller_0|frames|mem~1580, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1582 , u0|vga_text_mode_controller_0|frames|mem~1582, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1583 , u0|vga_text_mode_controller_0|frames|mem~1583, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1585 , u0|vga_text_mode_controller_0|frames|mem~1585, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3067 , u0|vga_text_mode_controller_0|frames|mem~3067, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1620 , u0|vga_text_mode_controller_0|frames|mem~1620, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1614 , u0|vga_text_mode_controller_0|frames|mem~1614, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1615 , u0|vga_text_mode_controller_0|frames|mem~1615, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1616 , u0|vga_text_mode_controller_0|frames|mem~1616, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1617 , u0|vga_text_mode_controller_0|frames|mem~1617, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1618 , u0|vga_text_mode_controller_0|frames|mem~1618, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1619 , u0|vga_text_mode_controller_0|frames|mem~1619, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1621 , u0|vga_text_mode_controller_0|frames|mem~1621, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1622 , u0|vga_text_mode_controller_0|frames|mem~1622, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1529 , u0|vga_text_mode_controller_0|frames|mem~1529, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1526 , u0|vga_text_mode_controller_0|frames|mem~1526, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1527 , u0|vga_text_mode_controller_0|frames|mem~1527, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1528 , u0|vga_text_mode_controller_0|frames|mem~1528, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1525 , u0|vga_text_mode_controller_0|frames|mem~1525, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1530 , u0|vga_text_mode_controller_0|frames|mem~1530, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1515 , u0|vga_text_mode_controller_0|frames|mem~1515, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1516 , u0|vga_text_mode_controller_0|frames|mem~1516, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1517 , u0|vga_text_mode_controller_0|frames|mem~1517, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1518 , u0|vga_text_mode_controller_0|frames|mem~1518, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1519 , u0|vga_text_mode_controller_0|frames|mem~1519, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1521 , u0|vga_text_mode_controller_0|frames|mem~1521, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1522 , u0|vga_text_mode_controller_0|frames|mem~1522, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1523 , u0|vga_text_mode_controller_0|frames|mem~1523, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1524 , u0|vga_text_mode_controller_0|frames|mem~1524, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1511 , u0|vga_text_mode_controller_0|frames|mem~1511, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~320 , u0|vga_text_mode_controller_0|frames|mem~320, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1512 , u0|vga_text_mode_controller_0|frames|mem~1512, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1513 , u0|vga_text_mode_controller_0|frames|mem~1513, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1514 , u0|vga_text_mode_controller_0|frames|mem~1514, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1531 , u0|vga_text_mode_controller_0|frames|mem~1531, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1549 , u0|vga_text_mode_controller_0|frames|mem~1549, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1547 , u0|vga_text_mode_controller_0|frames|mem~1547, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1546 , u0|vga_text_mode_controller_0|frames|mem~1546, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1548 , u0|vga_text_mode_controller_0|frames|mem~1548, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1545 , u0|vga_text_mode_controller_0|frames|mem~1545, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1550 , u0|vga_text_mode_controller_0|frames|mem~1550, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1532 , u0|vga_text_mode_controller_0|frames|mem~1532, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1533 , u0|vga_text_mode_controller_0|frames|mem~1533, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1534 , u0|vga_text_mode_controller_0|frames|mem~1534, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1535 , u0|vga_text_mode_controller_0|frames|mem~1535, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1539 , u0|vga_text_mode_controller_0|frames|mem~1539, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1536 , u0|vga_text_mode_controller_0|frames|mem~1536, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1537 , u0|vga_text_mode_controller_0|frames|mem~1537, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1538 , u0|vga_text_mode_controller_0|frames|mem~1538, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1540 , u0|vga_text_mode_controller_0|frames|mem~1540, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1542 , u0|vga_text_mode_controller_0|frames|mem~1542, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1541 , u0|vga_text_mode_controller_0|frames|mem~1541, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1543 , u0|vga_text_mode_controller_0|frames|mem~1543, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1544 , u0|vga_text_mode_controller_0|frames|mem~1544, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1551 , u0|vga_text_mode_controller_0|frames|mem~1551, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1552 , u0|vga_text_mode_controller_0|frames|mem~1552, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1505 , u0|vga_text_mode_controller_0|frames|mem~1505, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1506 , u0|vga_text_mode_controller_0|frames|mem~1506, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1507 , u0|vga_text_mode_controller_0|frames|mem~1507, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1508 , u0|vga_text_mode_controller_0|frames|mem~1508, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1509 , u0|vga_text_mode_controller_0|frames|mem~1509, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1501 , u0|vga_text_mode_controller_0|frames|mem~1501, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1500 , u0|vga_text_mode_controller_0|frames|mem~1500, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1502 , u0|vga_text_mode_controller_0|frames|mem~1502, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1499 , u0|vga_text_mode_controller_0|frames|mem~1499, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1503 , u0|vga_text_mode_controller_0|frames|mem~1503, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1495 , u0|vga_text_mode_controller_0|frames|mem~1495, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1496 , u0|vga_text_mode_controller_0|frames|mem~1496, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1498 , u0|vga_text_mode_controller_0|frames|mem~1498, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1504 , u0|vga_text_mode_controller_0|frames|mem~1504, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1490 , u0|vga_text_mode_controller_0|frames|mem~1490, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1491 , u0|vga_text_mode_controller_0|frames|mem~1491, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1493 , u0|vga_text_mode_controller_0|frames|mem~1493, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1492 , u0|vga_text_mode_controller_0|frames|mem~1492, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1494 , u0|vga_text_mode_controller_0|frames|mem~1494, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1510 , u0|vga_text_mode_controller_0|frames|mem~1510, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1562 , u0|vga_text_mode_controller_0|frames|mem~1562, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1561 , u0|vga_text_mode_controller_0|frames|mem~1561, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3125 , u0|vga_text_mode_controller_0|frames|mem~3125, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3126 , u0|vga_text_mode_controller_0|frames|mem~3126, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1556 , u0|vga_text_mode_controller_0|frames|mem~1556, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1557 , u0|vga_text_mode_controller_0|frames|mem~1557, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1558 , u0|vga_text_mode_controller_0|frames|mem~1558, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1559 , u0|vga_text_mode_controller_0|frames|mem~1559, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1560 , u0|vga_text_mode_controller_0|frames|mem~1560, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1563 , u0|vga_text_mode_controller_0|frames|mem~1563, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1554 , u0|vga_text_mode_controller_0|frames|mem~1554, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1553 , u0|vga_text_mode_controller_0|frames|mem~1553, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1555 , u0|vga_text_mode_controller_0|frames|mem~1555, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1564 , u0|vga_text_mode_controller_0|frames|mem~1564, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1565 , u0|vga_text_mode_controller_0|frames|mem~1565, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1566 , u0|vga_text_mode_controller_0|frames|mem~1566, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1567 , u0|vga_text_mode_controller_0|frames|mem~1567, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1488 , u0|vga_text_mode_controller_0|frames|mem~1488, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3065 , u0|vga_text_mode_controller_0|frames|mem~3065, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1472 , u0|vga_text_mode_controller_0|frames|mem~1472, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1473 , u0|vga_text_mode_controller_0|frames|mem~1473, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1468 , u0|vga_text_mode_controller_0|frames|mem~1468, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1469 , u0|vga_text_mode_controller_0|frames|mem~1469, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1470 , u0|vga_text_mode_controller_0|frames|mem~1470, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1471 , u0|vga_text_mode_controller_0|frames|mem~1471, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1474 , u0|vga_text_mode_controller_0|frames|mem~1474, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1483 , u0|vga_text_mode_controller_0|frames|mem~1483, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1484 , u0|vga_text_mode_controller_0|frames|mem~1484, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1481 , u0|vga_text_mode_controller_0|frames|mem~1481, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1480 , u0|vga_text_mode_controller_0|frames|mem~1480, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1482 , u0|vga_text_mode_controller_0|frames|mem~1482, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1485 , u0|vga_text_mode_controller_0|frames|mem~1485, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1486 , u0|vga_text_mode_controller_0|frames|mem~1486, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~308 , u0|vga_text_mode_controller_0|frames|mem~308, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1475 , u0|vga_text_mode_controller_0|frames|mem~1475, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1476 , u0|vga_text_mode_controller_0|frames|mem~1476, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1477 , u0|vga_text_mode_controller_0|frames|mem~1477, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1478 , u0|vga_text_mode_controller_0|frames|mem~1478, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1479 , u0|vga_text_mode_controller_0|frames|mem~1479, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1487 , u0|vga_text_mode_controller_0|frames|mem~1487, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1489 , u0|vga_text_mode_controller_0|frames|mem~1489, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1568 , u0|vga_text_mode_controller_0|frames|mem~1568, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1623 , u0|vga_text_mode_controller_0|frames|mem~1623, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1624 , u0|vga_text_mode_controller_0|frames|mem~1624, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1666 , u0|vga_text_mode_controller_0|frames|mem~1666, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1667 , u0|vga_text_mode_controller_0|frames|mem~1667, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1668 , u0|vga_text_mode_controller_0|frames|mem~1668, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1665 , u0|vga_text_mode_controller_0|frames|mem~1665, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1669 , u0|vga_text_mode_controller_0|frames|mem~1669, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1661 , u0|vga_text_mode_controller_0|frames|mem~1661, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1660 , u0|vga_text_mode_controller_0|frames|mem~1660, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1662 , u0|vga_text_mode_controller_0|frames|mem~1662, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1663 , u0|vga_text_mode_controller_0|frames|mem~1663, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1658 , u0|vga_text_mode_controller_0|frames|mem~1658, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1659 , u0|vga_text_mode_controller_0|frames|mem~1659, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1664 , u0|vga_text_mode_controller_0|frames|mem~1664, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1670 , u0|vga_text_mode_controller_0|frames|mem~1670, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~915 , u0|vga_text_mode_controller_0|frames|mem~915, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1687 , u0|vga_text_mode_controller_0|frames|mem~1687, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1688 , u0|vga_text_mode_controller_0|frames|mem~1688, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1689 , u0|vga_text_mode_controller_0|frames|mem~1689, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1690 , u0|vga_text_mode_controller_0|frames|mem~1690, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1691 , u0|vga_text_mode_controller_0|frames|mem~1691, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1694 , u0|vga_text_mode_controller_0|frames|mem~1694, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1692 , u0|vga_text_mode_controller_0|frames|mem~1692, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1693 , u0|vga_text_mode_controller_0|frames|mem~1693, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1695 , u0|vga_text_mode_controller_0|frames|mem~1695, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1696 , u0|vga_text_mode_controller_0|frames|mem~1696, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1697 , u0|vga_text_mode_controller_0|frames|mem~1697, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1698 , u0|vga_text_mode_controller_0|frames|mem~1698, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1671 , u0|vga_text_mode_controller_0|frames|mem~1671, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1672 , u0|vga_text_mode_controller_0|frames|mem~1672, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1673 , u0|vga_text_mode_controller_0|frames|mem~1673, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1674 , u0|vga_text_mode_controller_0|frames|mem~1674, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1675 , u0|vga_text_mode_controller_0|frames|mem~1675, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1676 , u0|vga_text_mode_controller_0|frames|mem~1676, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1677 , u0|vga_text_mode_controller_0|frames|mem~1677, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1678 , u0|vga_text_mode_controller_0|frames|mem~1678, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1679 , u0|vga_text_mode_controller_0|frames|mem~1679, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1681 , u0|vga_text_mode_controller_0|frames|mem~1681, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1680 , u0|vga_text_mode_controller_0|frames|mem~1680, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1683 , u0|vga_text_mode_controller_0|frames|mem~1683, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1682 , u0|vga_text_mode_controller_0|frames|mem~1682, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1684 , u0|vga_text_mode_controller_0|frames|mem~1684, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3070 , u0|vga_text_mode_controller_0|frames|mem~3070, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1685 , u0|vga_text_mode_controller_0|frames|mem~1685, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1686 , u0|vga_text_mode_controller_0|frames|mem~1686, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1699 , u0|vga_text_mode_controller_0|frames|mem~1699, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1700 , u0|vga_text_mode_controller_0|frames|mem~1700, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1727 , u0|vga_text_mode_controller_0|frames|mem~1727, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1728 , u0|vga_text_mode_controller_0|frames|mem~1728, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1722 , u0|vga_text_mode_controller_0|frames|mem~1722, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1721 , u0|vga_text_mode_controller_0|frames|mem~1721, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1723 , u0|vga_text_mode_controller_0|frames|mem~1723, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1724 , u0|vga_text_mode_controller_0|frames|mem~1724, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1725 , u0|vga_text_mode_controller_0|frames|mem~1725, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1716 , u0|vga_text_mode_controller_0|frames|mem~1716, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1717 , u0|vga_text_mode_controller_0|frames|mem~1717, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1718 , u0|vga_text_mode_controller_0|frames|mem~1718, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1719 , u0|vga_text_mode_controller_0|frames|mem~1719, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1713 , u0|vga_text_mode_controller_0|frames|mem~1713, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1714 , u0|vga_text_mode_controller_0|frames|mem~1714, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1715 , u0|vga_text_mode_controller_0|frames|mem~1715, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1720 , u0|vga_text_mode_controller_0|frames|mem~1720, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1726 , u0|vga_text_mode_controller_0|frames|mem~1726, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1709 , u0|vga_text_mode_controller_0|frames|mem~1709, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1710 , u0|vga_text_mode_controller_0|frames|mem~1710, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1711 , u0|vga_text_mode_controller_0|frames|mem~1711, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1712 , u0|vga_text_mode_controller_0|frames|mem~1712, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1701 , u0|vga_text_mode_controller_0|frames|mem~1701, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1702 , u0|vga_text_mode_controller_0|frames|mem~1702, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1706 , u0|vga_text_mode_controller_0|frames|mem~1706, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1704 , u0|vga_text_mode_controller_0|frames|mem~1704, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1703 , u0|vga_text_mode_controller_0|frames|mem~1703, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1705 , u0|vga_text_mode_controller_0|frames|mem~1705, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1707 , u0|vga_text_mode_controller_0|frames|mem~1707, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1708 , u0|vga_text_mode_controller_0|frames|mem~1708, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3071 , u0|vga_text_mode_controller_0|frames|mem~3071, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1729 , u0|vga_text_mode_controller_0|frames|mem~1729, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1654 , u0|vga_text_mode_controller_0|frames|mem~1654, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1655 , u0|vga_text_mode_controller_0|frames|mem~1655, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1653 , u0|vga_text_mode_controller_0|frames|mem~1653, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3069 , u0|vga_text_mode_controller_0|frames|mem~3069, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~226 , u0|vga_text_mode_controller_0|frames|mem~226, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1656 , u0|vga_text_mode_controller_0|frames|mem~1656, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1625 , u0|vga_text_mode_controller_0|frames|mem~1625, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1634 , u0|vga_text_mode_controller_0|frames|mem~1634, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1635 , u0|vga_text_mode_controller_0|frames|mem~1635, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1636 , u0|vga_text_mode_controller_0|frames|mem~1636, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1637 , u0|vga_text_mode_controller_0|frames|mem~1637, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1626 , u0|vga_text_mode_controller_0|frames|mem~1626, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1627 , u0|vga_text_mode_controller_0|frames|mem~1627, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1628 , u0|vga_text_mode_controller_0|frames|mem~1628, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1629 , u0|vga_text_mode_controller_0|frames|mem~1629, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1630 , u0|vga_text_mode_controller_0|frames|mem~1630, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1631 , u0|vga_text_mode_controller_0|frames|mem~1631, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1632 , u0|vga_text_mode_controller_0|frames|mem~1632, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1633 , u0|vga_text_mode_controller_0|frames|mem~1633, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1638 , u0|vga_text_mode_controller_0|frames|mem~1638, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1639 , u0|vga_text_mode_controller_0|frames|mem~1639, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1640 , u0|vga_text_mode_controller_0|frames|mem~1640, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1641 , u0|vga_text_mode_controller_0|frames|mem~1641, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1645 , u0|vga_text_mode_controller_0|frames|mem~1645, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3068 , u0|vga_text_mode_controller_0|frames|mem~3068, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1643 , u0|vga_text_mode_controller_0|frames|mem~1643, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1642 , u0|vga_text_mode_controller_0|frames|mem~1642, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1644 , u0|vga_text_mode_controller_0|frames|mem~1644, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1646 , u0|vga_text_mode_controller_0|frames|mem~1646, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1647 , u0|vga_text_mode_controller_0|frames|mem~1647, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1648 , u0|vga_text_mode_controller_0|frames|mem~1648, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1649 , u0|vga_text_mode_controller_0|frames|mem~1649, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1650 , u0|vga_text_mode_controller_0|frames|mem~1650, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1651 , u0|vga_text_mode_controller_0|frames|mem~1651, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1652 , u0|vga_text_mode_controller_0|frames|mem~1652, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1657 , u0|vga_text_mode_controller_0|frames|mem~1657, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1730 , u0|vga_text_mode_controller_0|frames|mem~1730, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1731 , u0|vga_text_mode_controller_0|frames|mem~1731, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1732 , u0|vga_text_mode_controller_0|frames|mem~1732, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~8 , u0|vga_text_mode_controller_0|red~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~9 , u0|vga_text_mode_controller_0|red~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2525 , u0|vga_text_mode_controller_0|frames|mem~2525, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2526 , u0|vga_text_mode_controller_0|frames|mem~2526, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2527 , u0|vga_text_mode_controller_0|frames|mem~2527, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2528 , u0|vga_text_mode_controller_0|frames|mem~2528, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2530 , u0|vga_text_mode_controller_0|frames|mem~2530, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2531 , u0|vga_text_mode_controller_0|frames|mem~2531, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2529 , u0|vga_text_mode_controller_0|frames|mem~2529, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2532 , u0|vga_text_mode_controller_0|frames|mem~2532, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2533 , u0|vga_text_mode_controller_0|frames|mem~2533, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2534 , u0|vga_text_mode_controller_0|frames|mem~2534, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2537 , u0|vga_text_mode_controller_0|frames|mem~2537, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2536 , u0|vga_text_mode_controller_0|frames|mem~2536, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2538 , u0|vga_text_mode_controller_0|frames|mem~2538, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2539 , u0|vga_text_mode_controller_0|frames|mem~2539, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2535 , u0|vga_text_mode_controller_0|frames|mem~2535, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2540 , u0|vga_text_mode_controller_0|frames|mem~2540, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2524 , u0|vga_text_mode_controller_0|frames|mem~2524, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2523 , u0|vga_text_mode_controller_0|frames|mem~2523, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3097 , u0|vga_text_mode_controller_0|frames|mem~3097, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3098 , u0|vga_text_mode_controller_0|frames|mem~3098, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2541 , u0|vga_text_mode_controller_0|frames|mem~2541, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2469 , u0|vga_text_mode_controller_0|frames|mem~2469, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3099 , u0|vga_text_mode_controller_0|frames|mem~3099, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2470 , u0|vga_text_mode_controller_0|frames|mem~2470, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3100 , u0|vga_text_mode_controller_0|frames|mem~3100, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2467 , u0|vga_text_mode_controller_0|frames|mem~2467, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2468 , u0|vga_text_mode_controller_0|frames|mem~2468, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3101 , u0|vga_text_mode_controller_0|frames|mem~3101, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3102 , u0|vga_text_mode_controller_0|frames|mem~3102, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2471 , u0|vga_text_mode_controller_0|frames|mem~2471, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2461 , u0|vga_text_mode_controller_0|frames|mem~2461, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2465 , u0|vga_text_mode_controller_0|frames|mem~2465, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2463 , u0|vga_text_mode_controller_0|frames|mem~2463, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2462 , u0|vga_text_mode_controller_0|frames|mem~2462, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2464 , u0|vga_text_mode_controller_0|frames|mem~2464, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2466 , u0|vga_text_mode_controller_0|frames|mem~2466, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2474 , u0|vga_text_mode_controller_0|frames|mem~2474, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2473 , u0|vga_text_mode_controller_0|frames|mem~2473, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2475 , u0|vga_text_mode_controller_0|frames|mem~2475, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2472 , u0|vga_text_mode_controller_0|frames|mem~2472, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2476 , u0|vga_text_mode_controller_0|frames|mem~2476, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2477 , u0|vga_text_mode_controller_0|frames|mem~2477, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2478 , u0|vga_text_mode_controller_0|frames|mem~2478, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2511 , u0|vga_text_mode_controller_0|frames|mem~2511, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2510 , u0|vga_text_mode_controller_0|frames|mem~2510, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2512 , u0|vga_text_mode_controller_0|frames|mem~2512, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2513 , u0|vga_text_mode_controller_0|frames|mem~2513, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2514 , u0|vga_text_mode_controller_0|frames|mem~2514, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2505 , u0|vga_text_mode_controller_0|frames|mem~2505, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2506 , u0|vga_text_mode_controller_0|frames|mem~2506, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2507 , u0|vga_text_mode_controller_0|frames|mem~2507, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2508 , u0|vga_text_mode_controller_0|frames|mem~2508, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2509 , u0|vga_text_mode_controller_0|frames|mem~2509, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2515 , u0|vga_text_mode_controller_0|frames|mem~2515, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2517 , u0|vga_text_mode_controller_0|frames|mem~2517, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2518 , u0|vga_text_mode_controller_0|frames|mem~2518, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2516 , u0|vga_text_mode_controller_0|frames|mem~2516, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2519 , u0|vga_text_mode_controller_0|frames|mem~2519, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2520 , u0|vga_text_mode_controller_0|frames|mem~2520, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2499 , u0|vga_text_mode_controller_0|frames|mem~2499, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2503 , u0|vga_text_mode_controller_0|frames|mem~2503, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2500 , u0|vga_text_mode_controller_0|frames|mem~2500, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2501 , u0|vga_text_mode_controller_0|frames|mem~2501, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2502 , u0|vga_text_mode_controller_0|frames|mem~2502, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2504 , u0|vga_text_mode_controller_0|frames|mem~2504, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2521 , u0|vga_text_mode_controller_0|frames|mem~2521, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2494 , u0|vga_text_mode_controller_0|frames|mem~2494, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2495 , u0|vga_text_mode_controller_0|frames|mem~2495, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2493 , u0|vga_text_mode_controller_0|frames|mem~2493, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2496 , u0|vga_text_mode_controller_0|frames|mem~2496, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2497 , u0|vga_text_mode_controller_0|frames|mem~2497, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2479 , u0|vga_text_mode_controller_0|frames|mem~2479, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2480 , u0|vga_text_mode_controller_0|frames|mem~2480, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2481 , u0|vga_text_mode_controller_0|frames|mem~2481, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2482 , u0|vga_text_mode_controller_0|frames|mem~2482, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2485 , u0|vga_text_mode_controller_0|frames|mem~2485, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2483 , u0|vga_text_mode_controller_0|frames|mem~2483, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2484 , u0|vga_text_mode_controller_0|frames|mem~2484, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2486 , u0|vga_text_mode_controller_0|frames|mem~2486, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2488 , u0|vga_text_mode_controller_0|frames|mem~2488, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2487 , u0|vga_text_mode_controller_0|frames|mem~2487, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2489 , u0|vga_text_mode_controller_0|frames|mem~2489, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2490 , u0|vga_text_mode_controller_0|frames|mem~2490, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2491 , u0|vga_text_mode_controller_0|frames|mem~2491, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2492 , u0|vga_text_mode_controller_0|frames|mem~2492, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2498 , u0|vga_text_mode_controller_0|frames|mem~2498, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2522 , u0|vga_text_mode_controller_0|frames|mem~2522, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2542 , u0|vga_text_mode_controller_0|frames|mem~2542, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2552 , u0|vga_text_mode_controller_0|frames|mem~2552, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2549 , u0|vga_text_mode_controller_0|frames|mem~2549, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2550 , u0|vga_text_mode_controller_0|frames|mem~2550, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2551 , u0|vga_text_mode_controller_0|frames|mem~2551, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2548 , u0|vga_text_mode_controller_0|frames|mem~2548, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2553 , u0|vga_text_mode_controller_0|frames|mem~2553, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2555 , u0|vga_text_mode_controller_0|frames|mem~2555, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2554 , u0|vga_text_mode_controller_0|frames|mem~2554, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2556 , u0|vga_text_mode_controller_0|frames|mem~2556, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2557 , u0|vga_text_mode_controller_0|frames|mem~2557, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3075 , u0|vga_text_mode_controller_0|frames|mem~3075, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2558 , u0|vga_text_mode_controller_0|frames|mem~2558, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2560 , u0|vga_text_mode_controller_0|frames|mem~2560, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2561 , u0|vga_text_mode_controller_0|frames|mem~2561, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2562 , u0|vga_text_mode_controller_0|frames|mem~2562, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2559 , u0|vga_text_mode_controller_0|frames|mem~2559, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2563 , u0|vga_text_mode_controller_0|frames|mem~2563, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2564 , u0|vga_text_mode_controller_0|frames|mem~2564, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2543 , u0|vga_text_mode_controller_0|frames|mem~2543, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2544 , u0|vga_text_mode_controller_0|frames|mem~2544, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2545 , u0|vga_text_mode_controller_0|frames|mem~2545, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2546 , u0|vga_text_mode_controller_0|frames|mem~2546, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2547 , u0|vga_text_mode_controller_0|frames|mem~2547, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2565 , u0|vga_text_mode_controller_0|frames|mem~2565, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2570 , u0|vga_text_mode_controller_0|frames|mem~2570, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2567 , u0|vga_text_mode_controller_0|frames|mem~2567, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2568 , u0|vga_text_mode_controller_0|frames|mem~2568, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2569 , u0|vga_text_mode_controller_0|frames|mem~2569, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2566 , u0|vga_text_mode_controller_0|frames|mem~2566, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2571 , u0|vga_text_mode_controller_0|frames|mem~2571, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2574 , u0|vga_text_mode_controller_0|frames|mem~2574, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2573 , u0|vga_text_mode_controller_0|frames|mem~2573, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2575 , u0|vga_text_mode_controller_0|frames|mem~2575, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2576 , u0|vga_text_mode_controller_0|frames|mem~2576, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2572 , u0|vga_text_mode_controller_0|frames|mem~2572, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2577 , u0|vga_text_mode_controller_0|frames|mem~2577, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2578 , u0|vga_text_mode_controller_0|frames|mem~2578, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2580 , u0|vga_text_mode_controller_0|frames|mem~2580, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2579 , u0|vga_text_mode_controller_0|frames|mem~2579, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2581 , u0|vga_text_mode_controller_0|frames|mem~2581, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2582 , u0|vga_text_mode_controller_0|frames|mem~2582, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2583 , u0|vga_text_mode_controller_0|frames|mem~2583, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2584 , u0|vga_text_mode_controller_0|frames|mem~2584, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2585 , u0|vga_text_mode_controller_0|frames|mem~2585, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2589 , u0|vga_text_mode_controller_0|frames|mem~2589, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2587 , u0|vga_text_mode_controller_0|frames|mem~2587, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2586 , u0|vga_text_mode_controller_0|frames|mem~2586, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2588 , u0|vga_text_mode_controller_0|frames|mem~2588, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2590 , u0|vga_text_mode_controller_0|frames|mem~2590, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2591 , u0|vga_text_mode_controller_0|frames|mem~2591, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2596 , u0|vga_text_mode_controller_0|frames|mem~2596, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2592 , u0|vga_text_mode_controller_0|frames|mem~2592, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2594 , u0|vga_text_mode_controller_0|frames|mem~2594, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2593 , u0|vga_text_mode_controller_0|frames|mem~2593, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2595 , u0|vga_text_mode_controller_0|frames|mem~2595, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2597 , u0|vga_text_mode_controller_0|frames|mem~2597, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2602 , u0|vga_text_mode_controller_0|frames|mem~2602, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2598 , u0|vga_text_mode_controller_0|frames|mem~2598, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2599 , u0|vga_text_mode_controller_0|frames|mem~2599, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2600 , u0|vga_text_mode_controller_0|frames|mem~2600, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2601 , u0|vga_text_mode_controller_0|frames|mem~2601, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2603 , u0|vga_text_mode_controller_0|frames|mem~2603, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2606 , u0|vga_text_mode_controller_0|frames|mem~2606, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2605 , u0|vga_text_mode_controller_0|frames|mem~2605, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2607 , u0|vga_text_mode_controller_0|frames|mem~2607, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2608 , u0|vga_text_mode_controller_0|frames|mem~2608, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2604 , u0|vga_text_mode_controller_0|frames|mem~2604, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2609 , u0|vga_text_mode_controller_0|frames|mem~2609, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2610 , u0|vga_text_mode_controller_0|frames|mem~2610, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2613 , u0|vga_text_mode_controller_0|frames|mem~2613, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2612 , u0|vga_text_mode_controller_0|frames|mem~2612, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2614 , u0|vga_text_mode_controller_0|frames|mem~2614, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2611 , u0|vga_text_mode_controller_0|frames|mem~2611, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2615 , u0|vga_text_mode_controller_0|frames|mem~2615, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2616 , u0|vga_text_mode_controller_0|frames|mem~2616, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2617 , u0|vga_text_mode_controller_0|frames|mem~2617, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2618 , u0|vga_text_mode_controller_0|frames|mem~2618, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2633 , u0|vga_text_mode_controller_0|frames|mem~2633, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2629 , u0|vga_text_mode_controller_0|frames|mem~2629, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2631 , u0|vga_text_mode_controller_0|frames|mem~2631, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2630 , u0|vga_text_mode_controller_0|frames|mem~2630, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2632 , u0|vga_text_mode_controller_0|frames|mem~2632, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2634 , u0|vga_text_mode_controller_0|frames|mem~2634, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2626 , u0|vga_text_mode_controller_0|frames|mem~2626, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2625 , u0|vga_text_mode_controller_0|frames|mem~2625, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2627 , u0|vga_text_mode_controller_0|frames|mem~2627, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1987 , u0|vga_text_mode_controller_0|frames|mem~1987, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1986 , u0|vga_text_mode_controller_0|frames|mem~1986, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2628 , u0|vga_text_mode_controller_0|frames|mem~2628, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2635 , u0|vga_text_mode_controller_0|frames|mem~2635, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2620 , u0|vga_text_mode_controller_0|frames|mem~2620, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2621 , u0|vga_text_mode_controller_0|frames|mem~2621, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2622 , u0|vga_text_mode_controller_0|frames|mem~2622, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2623 , u0|vga_text_mode_controller_0|frames|mem~2623, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2619 , u0|vga_text_mode_controller_0|frames|mem~2619, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2624 , u0|vga_text_mode_controller_0|frames|mem~2624, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2637 , u0|vga_text_mode_controller_0|frames|mem~2637, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2636 , u0|vga_text_mode_controller_0|frames|mem~2636, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2639 , u0|vga_text_mode_controller_0|frames|mem~2639, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2638 , u0|vga_text_mode_controller_0|frames|mem~2638, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2640 , u0|vga_text_mode_controller_0|frames|mem~2640, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2641 , u0|vga_text_mode_controller_0|frames|mem~2641, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2642 , u0|vga_text_mode_controller_0|frames|mem~2642, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2643 , u0|vga_text_mode_controller_0|frames|mem~2643, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2648 , u0|vga_text_mode_controller_0|frames|mem~2648, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2644 , u0|vga_text_mode_controller_0|frames|mem~2644, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2645 , u0|vga_text_mode_controller_0|frames|mem~2645, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2646 , u0|vga_text_mode_controller_0|frames|mem~2646, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2647 , u0|vga_text_mode_controller_0|frames|mem~2647, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2649 , u0|vga_text_mode_controller_0|frames|mem~2649, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2663 , u0|vga_text_mode_controller_0|frames|mem~2663, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2666 , u0|vga_text_mode_controller_0|frames|mem~2666, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2664 , u0|vga_text_mode_controller_0|frames|mem~2664, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2665 , u0|vga_text_mode_controller_0|frames|mem~2665, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2667 , u0|vga_text_mode_controller_0|frames|mem~2667, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2656 , u0|vga_text_mode_controller_0|frames|mem~2656, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2658 , u0|vga_text_mode_controller_0|frames|mem~2658, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2657 , u0|vga_text_mode_controller_0|frames|mem~2657, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2659 , u0|vga_text_mode_controller_0|frames|mem~2659, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2660 , u0|vga_text_mode_controller_0|frames|mem~2660, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2661 , u0|vga_text_mode_controller_0|frames|mem~2661, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2654 , u0|vga_text_mode_controller_0|frames|mem~2654, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2650 , u0|vga_text_mode_controller_0|frames|mem~2650, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2651 , u0|vga_text_mode_controller_0|frames|mem~2651, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2652 , u0|vga_text_mode_controller_0|frames|mem~2652, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2653 , u0|vga_text_mode_controller_0|frames|mem~2653, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2655 , u0|vga_text_mode_controller_0|frames|mem~2655, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2662 , u0|vga_text_mode_controller_0|frames|mem~2662, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2668 , u0|vga_text_mode_controller_0|frames|mem~2668, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2713 , u0|vga_text_mode_controller_0|frames|mem~2713, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2714 , u0|vga_text_mode_controller_0|frames|mem~2714, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2715 , u0|vga_text_mode_controller_0|frames|mem~2715, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2716 , u0|vga_text_mode_controller_0|frames|mem~2716, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2712 , u0|vga_text_mode_controller_0|frames|mem~2712, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2717 , u0|vga_text_mode_controller_0|frames|mem~2717, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2719 , u0|vga_text_mode_controller_0|frames|mem~2719, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2718 , u0|vga_text_mode_controller_0|frames|mem~2718, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3095 , u0|vga_text_mode_controller_0|frames|mem~3095, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3096 , u0|vga_text_mode_controller_0|frames|mem~3096, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2721 , u0|vga_text_mode_controller_0|frames|mem~2721, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2723 , u0|vga_text_mode_controller_0|frames|mem~2723, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2722 , u0|vga_text_mode_controller_0|frames|mem~2722, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2720 , u0|vga_text_mode_controller_0|frames|mem~2720, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2724 , u0|vga_text_mode_controller_0|frames|mem~2724, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2725 , u0|vga_text_mode_controller_0|frames|mem~2725, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2728 , u0|vga_text_mode_controller_0|frames|mem~2728, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2727 , u0|vga_text_mode_controller_0|frames|mem~2727, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2729 , u0|vga_text_mode_controller_0|frames|mem~2729, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2730 , u0|vga_text_mode_controller_0|frames|mem~2730, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2726 , u0|vga_text_mode_controller_0|frames|mem~2726, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2731 , u0|vga_text_mode_controller_0|frames|mem~2731, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2732 , u0|vga_text_mode_controller_0|frames|mem~2732, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2705 , u0|vga_text_mode_controller_0|frames|mem~2705, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2706 , u0|vga_text_mode_controller_0|frames|mem~2706, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2707 , u0|vga_text_mode_controller_0|frames|mem~2707, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2708 , u0|vga_text_mode_controller_0|frames|mem~2708, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2709 , u0|vga_text_mode_controller_0|frames|mem~2709, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2221 , u0|vga_text_mode_controller_0|frames|mem~2221, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2700 , u0|vga_text_mode_controller_0|frames|mem~2700, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2701 , u0|vga_text_mode_controller_0|frames|mem~2701, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2702 , u0|vga_text_mode_controller_0|frames|mem~2702, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2703 , u0|vga_text_mode_controller_0|frames|mem~2703, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2698 , u0|vga_text_mode_controller_0|frames|mem~2698, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2696 , u0|vga_text_mode_controller_0|frames|mem~2696, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2220 , u0|vga_text_mode_controller_0|frames|mem~2220, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2223 , u0|vga_text_mode_controller_0|frames|mem~2223, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2697 , u0|vga_text_mode_controller_0|frames|mem~2697, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2699 , u0|vga_text_mode_controller_0|frames|mem~2699, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2704 , u0|vga_text_mode_controller_0|frames|mem~2704, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2694 , u0|vga_text_mode_controller_0|frames|mem~2694, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2690 , u0|vga_text_mode_controller_0|frames|mem~2690, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2691 , u0|vga_text_mode_controller_0|frames|mem~2691, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2692 , u0|vga_text_mode_controller_0|frames|mem~2692, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2693 , u0|vga_text_mode_controller_0|frames|mem~2693, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2695 , u0|vga_text_mode_controller_0|frames|mem~2695, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2710 , u0|vga_text_mode_controller_0|frames|mem~2710, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2393 , u0|vga_text_mode_controller_0|frames|mem~2393, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2675 , u0|vga_text_mode_controller_0|frames|mem~2675, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2674 , u0|vga_text_mode_controller_0|frames|mem~2674, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2676 , u0|vga_text_mode_controller_0|frames|mem~2676, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2677 , u0|vga_text_mode_controller_0|frames|mem~2677, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2679 , u0|vga_text_mode_controller_0|frames|mem~2679, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2678 , u0|vga_text_mode_controller_0|frames|mem~2678, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2680 , u0|vga_text_mode_controller_0|frames|mem~2680, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2399 , u0|vga_text_mode_controller_0|frames|mem~2399, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2681 , u0|vga_text_mode_controller_0|frames|mem~2681, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2682 , u0|vga_text_mode_controller_0|frames|mem~2682, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2687 , u0|vga_text_mode_controller_0|frames|mem~2687, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2683 , u0|vga_text_mode_controller_0|frames|mem~2683, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2685 , u0|vga_text_mode_controller_0|frames|mem~2685, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2684 , u0|vga_text_mode_controller_0|frames|mem~2684, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2686 , u0|vga_text_mode_controller_0|frames|mem~2686, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2688 , u0|vga_text_mode_controller_0|frames|mem~2688, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2670 , u0|vga_text_mode_controller_0|frames|mem~2670, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2669 , u0|vga_text_mode_controller_0|frames|mem~2669, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2671 , u0|vga_text_mode_controller_0|frames|mem~2671, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2672 , u0|vga_text_mode_controller_0|frames|mem~2672, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2673 , u0|vga_text_mode_controller_0|frames|mem~2673, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2689 , u0|vga_text_mode_controller_0|frames|mem~2689, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2711 , u0|vga_text_mode_controller_0|frames|mem~2711, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2733 , u0|vga_text_mode_controller_0|frames|mem~2733, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2734 , u0|vga_text_mode_controller_0|frames|mem~2734, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1854 , u0|vga_text_mode_controller_0|frames|mem~1854, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1853 , u0|vga_text_mode_controller_0|frames|mem~1853, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1852 , u0|vga_text_mode_controller_0|frames|mem~1852, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1855 , u0|vga_text_mode_controller_0|frames|mem~1855, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1848 , u0|vga_text_mode_controller_0|frames|mem~1848, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1847 , u0|vga_text_mode_controller_0|frames|mem~1847, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1849 , u0|vga_text_mode_controller_0|frames|mem~1849, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1850 , u0|vga_text_mode_controller_0|frames|mem~1850, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1851 , u0|vga_text_mode_controller_0|frames|mem~1851, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1856 , u0|vga_text_mode_controller_0|frames|mem~1856, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1857 , u0|vga_text_mode_controller_0|frames|mem~1857, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1858 , u0|vga_text_mode_controller_0|frames|mem~1858, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1859 , u0|vga_text_mode_controller_0|frames|mem~1859, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1843 , u0|vga_text_mode_controller_0|frames|mem~1843, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1842 , u0|vga_text_mode_controller_0|frames|mem~1842, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1844 , u0|vga_text_mode_controller_0|frames|mem~1844, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1845 , u0|vga_text_mode_controller_0|frames|mem~1845, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1846 , u0|vga_text_mode_controller_0|frames|mem~1846, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1860 , u0|vga_text_mode_controller_0|frames|mem~1860, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1876 , u0|vga_text_mode_controller_0|frames|mem~1876, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1874 , u0|vga_text_mode_controller_0|frames|mem~1874, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1875 , u0|vga_text_mode_controller_0|frames|mem~1875, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1873 , u0|vga_text_mode_controller_0|frames|mem~1873, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1877 , u0|vga_text_mode_controller_0|frames|mem~1877, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1870 , u0|vga_text_mode_controller_0|frames|mem~1870, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1868 , u0|vga_text_mode_controller_0|frames|mem~1868, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1867 , u0|vga_text_mode_controller_0|frames|mem~1867, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1869 , u0|vga_text_mode_controller_0|frames|mem~1869, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1866 , u0|vga_text_mode_controller_0|frames|mem~1866, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1871 , u0|vga_text_mode_controller_0|frames|mem~1871, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1861 , u0|vga_text_mode_controller_0|frames|mem~1861, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1862 , u0|vga_text_mode_controller_0|frames|mem~1862, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1864 , u0|vga_text_mode_controller_0|frames|mem~1864, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1863 , u0|vga_text_mode_controller_0|frames|mem~1863, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1865 , u0|vga_text_mode_controller_0|frames|mem~1865, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1872 , u0|vga_text_mode_controller_0|frames|mem~1872, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3073 , u0|vga_text_mode_controller_0|frames|mem~3073, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1878 , u0|vga_text_mode_controller_0|frames|mem~1878, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1836 , u0|vga_text_mode_controller_0|frames|mem~1836, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1837 , u0|vga_text_mode_controller_0|frames|mem~1837, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1839 , u0|vga_text_mode_controller_0|frames|mem~1839, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1838 , u0|vga_text_mode_controller_0|frames|mem~1838, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1840 , u0|vga_text_mode_controller_0|frames|mem~1840, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1823 , u0|vga_text_mode_controller_0|frames|mem~1823, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1824 , u0|vga_text_mode_controller_0|frames|mem~1824, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3119 , u0|vga_text_mode_controller_0|frames|mem~3119, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3120 , u0|vga_text_mode_controller_0|frames|mem~3120, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1831 , u0|vga_text_mode_controller_0|frames|mem~1831, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1832 , u0|vga_text_mode_controller_0|frames|mem~1832, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1830 , u0|vga_text_mode_controller_0|frames|mem~1830, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1833 , u0|vga_text_mode_controller_0|frames|mem~1833, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1834 , u0|vga_text_mode_controller_0|frames|mem~1834, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1825 , u0|vga_text_mode_controller_0|frames|mem~1825, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1826 , u0|vga_text_mode_controller_0|frames|mem~1826, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1828 , u0|vga_text_mode_controller_0|frames|mem~1828, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1827 , u0|vga_text_mode_controller_0|frames|mem~1827, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1829 , u0|vga_text_mode_controller_0|frames|mem~1829, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1835 , u0|vga_text_mode_controller_0|frames|mem~1835, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1841 , u0|vga_text_mode_controller_0|frames|mem~1841, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1890 , u0|vga_text_mode_controller_0|frames|mem~1890, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1891 , u0|vga_text_mode_controller_0|frames|mem~1891, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1884 , u0|vga_text_mode_controller_0|frames|mem~1884, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1885 , u0|vga_text_mode_controller_0|frames|mem~1885, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1886 , u0|vga_text_mode_controller_0|frames|mem~1886, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1888 , u0|vga_text_mode_controller_0|frames|mem~1888, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1887 , u0|vga_text_mode_controller_0|frames|mem~1887, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3117 , u0|vga_text_mode_controller_0|frames|mem~3117, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3118 , u0|vga_text_mode_controller_0|frames|mem~3118, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1889 , u0|vga_text_mode_controller_0|frames|mem~1889, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1879 , u0|vga_text_mode_controller_0|frames|mem~1879, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1880 , u0|vga_text_mode_controller_0|frames|mem~1880, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1882 , u0|vga_text_mode_controller_0|frames|mem~1882, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1881 , u0|vga_text_mode_controller_0|frames|mem~1881, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1883 , u0|vga_text_mode_controller_0|frames|mem~1883, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1892 , u0|vga_text_mode_controller_0|frames|mem~1892, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1893 , u0|vga_text_mode_controller_0|frames|mem~1893, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1800 , u0|vga_text_mode_controller_0|frames|mem~1800, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1798 , u0|vga_text_mode_controller_0|frames|mem~1798, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1797 , u0|vga_text_mode_controller_0|frames|mem~1797, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1799 , u0|vga_text_mode_controller_0|frames|mem~1799, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1796 , u0|vga_text_mode_controller_0|frames|mem~1796, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1801 , u0|vga_text_mode_controller_0|frames|mem~1801, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1815 , u0|vga_text_mode_controller_0|frames|mem~1815, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1819 , u0|vga_text_mode_controller_0|frames|mem~1819, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1817 , u0|vga_text_mode_controller_0|frames|mem~1817, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1816 , u0|vga_text_mode_controller_0|frames|mem~1816, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1818 , u0|vga_text_mode_controller_0|frames|mem~1818, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1820 , u0|vga_text_mode_controller_0|frames|mem~1820, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1809 , u0|vga_text_mode_controller_0|frames|mem~1809, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1810 , u0|vga_text_mode_controller_0|frames|mem~1810, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1811 , u0|vga_text_mode_controller_0|frames|mem~1811, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1808 , u0|vga_text_mode_controller_0|frames|mem~1808, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1812 , u0|vga_text_mode_controller_0|frames|mem~1812, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1813 , u0|vga_text_mode_controller_0|frames|mem~1813, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1806 , u0|vga_text_mode_controller_0|frames|mem~1806, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1804 , u0|vga_text_mode_controller_0|frames|mem~1804, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1803 , u0|vga_text_mode_controller_0|frames|mem~1803, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1805 , u0|vga_text_mode_controller_0|frames|mem~1805, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1802 , u0|vga_text_mode_controller_0|frames|mem~1802, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1807 , u0|vga_text_mode_controller_0|frames|mem~1807, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1814 , u0|vga_text_mode_controller_0|frames|mem~1814, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1821 , u0|vga_text_mode_controller_0|frames|mem~1821, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3072 , u0|vga_text_mode_controller_0|frames|mem~3072, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1774 , u0|vga_text_mode_controller_0|frames|mem~1774, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1773 , u0|vga_text_mode_controller_0|frames|mem~1773, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1775 , u0|vga_text_mode_controller_0|frames|mem~1775, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1766 , u0|vga_text_mode_controller_0|frames|mem~1766, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1767 , u0|vga_text_mode_controller_0|frames|mem~1767, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1768 , u0|vga_text_mode_controller_0|frames|mem~1768, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1769 , u0|vga_text_mode_controller_0|frames|mem~1769, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1770 , u0|vga_text_mode_controller_0|frames|mem~1770, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1771 , u0|vga_text_mode_controller_0|frames|mem~1771, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1764 , u0|vga_text_mode_controller_0|frames|mem~1764, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1762 , u0|vga_text_mode_controller_0|frames|mem~1762, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1763 , u0|vga_text_mode_controller_0|frames|mem~1763, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1761 , u0|vga_text_mode_controller_0|frames|mem~1761, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1765 , u0|vga_text_mode_controller_0|frames|mem~1765, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1772 , u0|vga_text_mode_controller_0|frames|mem~1772, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1759 , u0|vga_text_mode_controller_0|frames|mem~1759, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1756 , u0|vga_text_mode_controller_0|frames|mem~1756, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1757 , u0|vga_text_mode_controller_0|frames|mem~1757, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1758 , u0|vga_text_mode_controller_0|frames|mem~1758, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1760 , u0|vga_text_mode_controller_0|frames|mem~1760, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1776 , u0|vga_text_mode_controller_0|frames|mem~1776, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1792 , u0|vga_text_mode_controller_0|frames|mem~1792, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1788 , u0|vga_text_mode_controller_0|frames|mem~1788, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1789 , u0|vga_text_mode_controller_0|frames|mem~1789, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1790 , u0|vga_text_mode_controller_0|frames|mem~1790, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1791 , u0|vga_text_mode_controller_0|frames|mem~1791, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1793 , u0|vga_text_mode_controller_0|frames|mem~1793, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1778 , u0|vga_text_mode_controller_0|frames|mem~1778, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1777 , u0|vga_text_mode_controller_0|frames|mem~1777, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3121 , u0|vga_text_mode_controller_0|frames|mem~3121, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3122 , u0|vga_text_mode_controller_0|frames|mem~3122, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1779 , u0|vga_text_mode_controller_0|frames|mem~1779, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1780 , u0|vga_text_mode_controller_0|frames|mem~1780, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1782 , u0|vga_text_mode_controller_0|frames|mem~1782, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1781 , u0|vga_text_mode_controller_0|frames|mem~1781, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1783 , u0|vga_text_mode_controller_0|frames|mem~1783, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1784 , u0|vga_text_mode_controller_0|frames|mem~1784, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1785 , u0|vga_text_mode_controller_0|frames|mem~1785, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1786 , u0|vga_text_mode_controller_0|frames|mem~1786, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1787 , u0|vga_text_mode_controller_0|frames|mem~1787, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1794 , u0|vga_text_mode_controller_0|frames|mem~1794, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1795 , u0|vga_text_mode_controller_0|frames|mem~1795, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1744 , u0|vga_text_mode_controller_0|frames|mem~1744, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1745 , u0|vga_text_mode_controller_0|frames|mem~1745, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1746 , u0|vga_text_mode_controller_0|frames|mem~1746, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1743 , u0|vga_text_mode_controller_0|frames|mem~1743, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1747 , u0|vga_text_mode_controller_0|frames|mem~1747, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1748 , u0|vga_text_mode_controller_0|frames|mem~1748, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1739 , u0|vga_text_mode_controller_0|frames|mem~1739, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1738 , u0|vga_text_mode_controller_0|frames|mem~1738, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1740 , u0|vga_text_mode_controller_0|frames|mem~1740, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1741 , u0|vga_text_mode_controller_0|frames|mem~1741, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1737 , u0|vga_text_mode_controller_0|frames|mem~1737, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1742 , u0|vga_text_mode_controller_0|frames|mem~1742, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1749 , u0|vga_text_mode_controller_0|frames|mem~1749, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1734 , u0|vga_text_mode_controller_0|frames|mem~1734, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1733 , u0|vga_text_mode_controller_0|frames|mem~1733, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1735 , u0|vga_text_mode_controller_0|frames|mem~1735, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1736 , u0|vga_text_mode_controller_0|frames|mem~1736, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1751 , u0|vga_text_mode_controller_0|frames|mem~1751, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1750 , u0|vga_text_mode_controller_0|frames|mem~1750, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1753 , u0|vga_text_mode_controller_0|frames|mem~1753, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1752 , u0|vga_text_mode_controller_0|frames|mem~1752, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1754 , u0|vga_text_mode_controller_0|frames|mem~1754, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1755 , u0|vga_text_mode_controller_0|frames|mem~1755, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1822 , u0|vga_text_mode_controller_0|frames|mem~1822, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1894 , u0|vga_text_mode_controller_0|frames|mem~1894, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1913 , u0|vga_text_mode_controller_0|frames|mem~1913, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1914 , u0|vga_text_mode_controller_0|frames|mem~1914, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1915 , u0|vga_text_mode_controller_0|frames|mem~1915, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1916 , u0|vga_text_mode_controller_0|frames|mem~1916, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1895 , u0|vga_text_mode_controller_0|frames|mem~1895, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1896 , u0|vga_text_mode_controller_0|frames|mem~1896, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1897 , u0|vga_text_mode_controller_0|frames|mem~1897, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1898 , u0|vga_text_mode_controller_0|frames|mem~1898, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1899 , u0|vga_text_mode_controller_0|frames|mem~1899, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1900 , u0|vga_text_mode_controller_0|frames|mem~1900, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1904 , u0|vga_text_mode_controller_0|frames|mem~1904, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1902 , u0|vga_text_mode_controller_0|frames|mem~1902, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1901 , u0|vga_text_mode_controller_0|frames|mem~1901, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1903 , u0|vga_text_mode_controller_0|frames|mem~1903, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1905 , u0|vga_text_mode_controller_0|frames|mem~1905, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1908 , u0|vga_text_mode_controller_0|frames|mem~1908, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1907 , u0|vga_text_mode_controller_0|frames|mem~1907, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1909 , u0|vga_text_mode_controller_0|frames|mem~1909, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1910 , u0|vga_text_mode_controller_0|frames|mem~1910, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1906 , u0|vga_text_mode_controller_0|frames|mem~1906, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1911 , u0|vga_text_mode_controller_0|frames|mem~1911, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1912 , u0|vga_text_mode_controller_0|frames|mem~1912, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1917 , u0|vga_text_mode_controller_0|frames|mem~1917, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1953 , u0|vga_text_mode_controller_0|frames|mem~1953, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1949 , u0|vga_text_mode_controller_0|frames|mem~1949, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1950 , u0|vga_text_mode_controller_0|frames|mem~1950, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1951 , u0|vga_text_mode_controller_0|frames|mem~1951, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1952 , u0|vga_text_mode_controller_0|frames|mem~1952, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1954 , u0|vga_text_mode_controller_0|frames|mem~1954, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1955 , u0|vga_text_mode_controller_0|frames|mem~1955, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1957 , u0|vga_text_mode_controller_0|frames|mem~1957, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1956 , u0|vga_text_mode_controller_0|frames|mem~1956, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1958 , u0|vga_text_mode_controller_0|frames|mem~1958, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1959 , u0|vga_text_mode_controller_0|frames|mem~1959, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1960 , u0|vga_text_mode_controller_0|frames|mem~1960, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1961 , u0|vga_text_mode_controller_0|frames|mem~1961, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1943 , u0|vga_text_mode_controller_0|frames|mem~1943, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1947 , u0|vga_text_mode_controller_0|frames|mem~1947, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1944 , u0|vga_text_mode_controller_0|frames|mem~1944, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1945 , u0|vga_text_mode_controller_0|frames|mem~1945, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1946 , u0|vga_text_mode_controller_0|frames|mem~1946, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1948 , u0|vga_text_mode_controller_0|frames|mem~1948, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1962 , u0|vga_text_mode_controller_0|frames|mem~1962, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1966 , u0|vga_text_mode_controller_0|frames|mem~1966, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1963 , u0|vga_text_mode_controller_0|frames|mem~1963, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1964 , u0|vga_text_mode_controller_0|frames|mem~1964, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1965 , u0|vga_text_mode_controller_0|frames|mem~1965, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1967 , u0|vga_text_mode_controller_0|frames|mem~1967, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1968 , u0|vga_text_mode_controller_0|frames|mem~1968, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1924 , u0|vga_text_mode_controller_0|frames|mem~1924, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1925 , u0|vga_text_mode_controller_0|frames|mem~1925, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1926 , u0|vga_text_mode_controller_0|frames|mem~1926, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1927 , u0|vga_text_mode_controller_0|frames|mem~1927, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1928 , u0|vga_text_mode_controller_0|frames|mem~1928, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1929 , u0|vga_text_mode_controller_0|frames|mem~1929, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1931 , u0|vga_text_mode_controller_0|frames|mem~1931, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1930 , u0|vga_text_mode_controller_0|frames|mem~1930, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1932 , u0|vga_text_mode_controller_0|frames|mem~1932, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1933 , u0|vga_text_mode_controller_0|frames|mem~1933, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1934 , u0|vga_text_mode_controller_0|frames|mem~1934, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1935 , u0|vga_text_mode_controller_0|frames|mem~1935, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1922 , u0|vga_text_mode_controller_0|frames|mem~1922, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1918 , u0|vga_text_mode_controller_0|frames|mem~1918, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1919 , u0|vga_text_mode_controller_0|frames|mem~1919, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1920 , u0|vga_text_mode_controller_0|frames|mem~1920, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1921 , u0|vga_text_mode_controller_0|frames|mem~1921, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1923 , u0|vga_text_mode_controller_0|frames|mem~1923, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1940 , u0|vga_text_mode_controller_0|frames|mem~1940, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1936 , u0|vga_text_mode_controller_0|frames|mem~1936, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1937 , u0|vga_text_mode_controller_0|frames|mem~1937, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1938 , u0|vga_text_mode_controller_0|frames|mem~1938, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1939 , u0|vga_text_mode_controller_0|frames|mem~1939, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1941 , u0|vga_text_mode_controller_0|frames|mem~1941, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1942 , u0|vga_text_mode_controller_0|frames|mem~1942, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1969 , u0|vga_text_mode_controller_0|frames|mem~1969, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1970 , u0|vga_text_mode_controller_0|frames|mem~1970, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1974 , u0|vga_text_mode_controller_0|frames|mem~1974, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1971 , u0|vga_text_mode_controller_0|frames|mem~1971, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1972 , u0|vga_text_mode_controller_0|frames|mem~1972, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1973 , u0|vga_text_mode_controller_0|frames|mem~1973, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1975 , u0|vga_text_mode_controller_0|frames|mem~1975, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1989 , u0|vga_text_mode_controller_0|frames|mem~1989, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1988 , u0|vga_text_mode_controller_0|frames|mem~1988, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1985 , u0|vga_text_mode_controller_0|frames|mem~1985, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1990 , u0|vga_text_mode_controller_0|frames|mem~1990, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1980 , u0|vga_text_mode_controller_0|frames|mem~1980, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1976 , u0|vga_text_mode_controller_0|frames|mem~1976, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1978 , u0|vga_text_mode_controller_0|frames|mem~1978, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1977 , u0|vga_text_mode_controller_0|frames|mem~1977, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1979 , u0|vga_text_mode_controller_0|frames|mem~1979, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1981 , u0|vga_text_mode_controller_0|frames|mem~1981, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1982 , u0|vga_text_mode_controller_0|frames|mem~1982, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3115 , u0|vga_text_mode_controller_0|frames|mem~3115, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1983 , u0|vga_text_mode_controller_0|frames|mem~1983, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3116 , u0|vga_text_mode_controller_0|frames|mem~3116, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1984 , u0|vga_text_mode_controller_0|frames|mem~1984, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1991 , u0|vga_text_mode_controller_0|frames|mem~1991, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1992 , u0|vga_text_mode_controller_0|frames|mem~1992, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1993 , u0|vga_text_mode_controller_0|frames|mem~1993, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2341 , u0|vga_text_mode_controller_0|frames|mem~2341, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2340 , u0|vga_text_mode_controller_0|frames|mem~2340, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3105 , u0|vga_text_mode_controller_0|frames|mem~3105, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3106 , u0|vga_text_mode_controller_0|frames|mem~3106, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2343 , u0|vga_text_mode_controller_0|frames|mem~2343, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2342 , u0|vga_text_mode_controller_0|frames|mem~2342, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2345 , u0|vga_text_mode_controller_0|frames|mem~2345, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2344 , u0|vga_text_mode_controller_0|frames|mem~2344, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2346 , u0|vga_text_mode_controller_0|frames|mem~2346, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2351 , u0|vga_text_mode_controller_0|frames|mem~2351, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2349 , u0|vga_text_mode_controller_0|frames|mem~2349, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2348 , u0|vga_text_mode_controller_0|frames|mem~2348, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2350 , u0|vga_text_mode_controller_0|frames|mem~2350, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2347 , u0|vga_text_mode_controller_0|frames|mem~2347, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2352 , u0|vga_text_mode_controller_0|frames|mem~2352, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2353 , u0|vga_text_mode_controller_0|frames|mem~2353, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2354 , u0|vga_text_mode_controller_0|frames|mem~2354, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2356 , u0|vga_text_mode_controller_0|frames|mem~2356, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2355 , u0|vga_text_mode_controller_0|frames|mem~2355, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2357 , u0|vga_text_mode_controller_0|frames|mem~2357, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2358 , u0|vga_text_mode_controller_0|frames|mem~2358, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2359 , u0|vga_text_mode_controller_0|frames|mem~2359, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2360 , u0|vga_text_mode_controller_0|frames|mem~2360, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2323 , u0|vga_text_mode_controller_0|frames|mem~2323, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2319 , u0|vga_text_mode_controller_0|frames|mem~2319, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2321 , u0|vga_text_mode_controller_0|frames|mem~2321, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2320 , u0|vga_text_mode_controller_0|frames|mem~2320, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2322 , u0|vga_text_mode_controller_0|frames|mem~2322, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2324 , u0|vga_text_mode_controller_0|frames|mem~2324, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2329 , u0|vga_text_mode_controller_0|frames|mem~2329, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2327 , u0|vga_text_mode_controller_0|frames|mem~2327, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2326 , u0|vga_text_mode_controller_0|frames|mem~2326, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2328 , u0|vga_text_mode_controller_0|frames|mem~2328, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2325 , u0|vga_text_mode_controller_0|frames|mem~2325, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2330 , u0|vga_text_mode_controller_0|frames|mem~2330, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2331 , u0|vga_text_mode_controller_0|frames|mem~2331, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2315 , u0|vga_text_mode_controller_0|frames|mem~2315, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2314 , u0|vga_text_mode_controller_0|frames|mem~2314, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2317 , u0|vga_text_mode_controller_0|frames|mem~2317, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2316 , u0|vga_text_mode_controller_0|frames|mem~2316, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2318 , u0|vga_text_mode_controller_0|frames|mem~2318, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2336 , u0|vga_text_mode_controller_0|frames|mem~2336, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2332 , u0|vga_text_mode_controller_0|frames|mem~2332, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2334 , u0|vga_text_mode_controller_0|frames|mem~2334, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2333 , u0|vga_text_mode_controller_0|frames|mem~2333, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2335 , u0|vga_text_mode_controller_0|frames|mem~2335, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2337 , u0|vga_text_mode_controller_0|frames|mem~2337, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2338 , u0|vga_text_mode_controller_0|frames|mem~2338, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2308 , u0|vga_text_mode_controller_0|frames|mem~2308, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2309 , u0|vga_text_mode_controller_0|frames|mem~2309, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2310 , u0|vga_text_mode_controller_0|frames|mem~2310, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2311 , u0|vga_text_mode_controller_0|frames|mem~2311, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2307 , u0|vga_text_mode_controller_0|frames|mem~2307, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2312 , u0|vga_text_mode_controller_0|frames|mem~2312, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2303 , u0|vga_text_mode_controller_0|frames|mem~2303, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2302 , u0|vga_text_mode_controller_0|frames|mem~2302, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2304 , u0|vga_text_mode_controller_0|frames|mem~2304, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2301 , u0|vga_text_mode_controller_0|frames|mem~2301, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2305 , u0|vga_text_mode_controller_0|frames|mem~2305, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2296 , u0|vga_text_mode_controller_0|frames|mem~2296, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2297 , u0|vga_text_mode_controller_0|frames|mem~2297, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2298 , u0|vga_text_mode_controller_0|frames|mem~2298, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2299 , u0|vga_text_mode_controller_0|frames|mem~2299, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2300 , u0|vga_text_mode_controller_0|frames|mem~2300, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2306 , u0|vga_text_mode_controller_0|frames|mem~2306, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2294 , u0|vga_text_mode_controller_0|frames|mem~2294, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2292 , u0|vga_text_mode_controller_0|frames|mem~2292, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2291 , u0|vga_text_mode_controller_0|frames|mem~2291, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2293 , u0|vga_text_mode_controller_0|frames|mem~2293, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2295 , u0|vga_text_mode_controller_0|frames|mem~2295, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2313 , u0|vga_text_mode_controller_0|frames|mem~2313, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2339 , u0|vga_text_mode_controller_0|frames|mem~2339, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2274 , u0|vga_text_mode_controller_0|frames|mem~2274, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2275 , u0|vga_text_mode_controller_0|frames|mem~2275, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2273 , u0|vga_text_mode_controller_0|frames|mem~2273, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2276 , u0|vga_text_mode_controller_0|frames|mem~2276, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2277 , u0|vga_text_mode_controller_0|frames|mem~2277, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2281 , u0|vga_text_mode_controller_0|frames|mem~2281, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2278 , u0|vga_text_mode_controller_0|frames|mem~2278, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2279 , u0|vga_text_mode_controller_0|frames|mem~2279, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2280 , u0|vga_text_mode_controller_0|frames|mem~2280, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2282 , u0|vga_text_mode_controller_0|frames|mem~2282, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2283 , u0|vga_text_mode_controller_0|frames|mem~2283, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2284 , u0|vga_text_mode_controller_0|frames|mem~2284, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2288 , u0|vga_text_mode_controller_0|frames|mem~2288, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2285 , u0|vga_text_mode_controller_0|frames|mem~2285, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2286 , u0|vga_text_mode_controller_0|frames|mem~2286, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2287 , u0|vga_text_mode_controller_0|frames|mem~2287, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2289 , u0|vga_text_mode_controller_0|frames|mem~2289, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2268 , u0|vga_text_mode_controller_0|frames|mem~2268, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2269 , u0|vga_text_mode_controller_0|frames|mem~2269, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2270 , u0|vga_text_mode_controller_0|frames|mem~2270, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2271 , u0|vga_text_mode_controller_0|frames|mem~2271, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2267 , u0|vga_text_mode_controller_0|frames|mem~2267, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2272 , u0|vga_text_mode_controller_0|frames|mem~2272, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2290 , u0|vga_text_mode_controller_0|frames|mem~2290, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2361 , u0|vga_text_mode_controller_0|frames|mem~2361, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2379 , u0|vga_text_mode_controller_0|frames|mem~2379, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2380 , u0|vga_text_mode_controller_0|frames|mem~2380, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2381 , u0|vga_text_mode_controller_0|frames|mem~2381, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2382 , u0|vga_text_mode_controller_0|frames|mem~2382, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2383 , u0|vga_text_mode_controller_0|frames|mem~2383, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2384 , u0|vga_text_mode_controller_0|frames|mem~2384, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2362 , u0|vga_text_mode_controller_0|frames|mem~2362, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2363 , u0|vga_text_mode_controller_0|frames|mem~2363, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2364 , u0|vga_text_mode_controller_0|frames|mem~2364, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2365 , u0|vga_text_mode_controller_0|frames|mem~2365, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2366 , u0|vga_text_mode_controller_0|frames|mem~2366, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2369 , u0|vga_text_mode_controller_0|frames|mem~2369, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2368 , u0|vga_text_mode_controller_0|frames|mem~2368, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2370 , u0|vga_text_mode_controller_0|frames|mem~2370, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2367 , u0|vga_text_mode_controller_0|frames|mem~2367, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2371 , u0|vga_text_mode_controller_0|frames|mem~2371, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2376 , u0|vga_text_mode_controller_0|frames|mem~2376, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2372 , u0|vga_text_mode_controller_0|frames|mem~2372, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2373 , u0|vga_text_mode_controller_0|frames|mem~2373, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2374 , u0|vga_text_mode_controller_0|frames|mem~2374, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2375 , u0|vga_text_mode_controller_0|frames|mem~2375, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2377 , u0|vga_text_mode_controller_0|frames|mem~2377, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2378 , u0|vga_text_mode_controller_0|frames|mem~2378, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2385 , u0|vga_text_mode_controller_0|frames|mem~2385, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2433 , u0|vga_text_mode_controller_0|frames|mem~2433, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2434 , u0|vga_text_mode_controller_0|frames|mem~2434, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2435 , u0|vga_text_mode_controller_0|frames|mem~2435, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2436 , u0|vga_text_mode_controller_0|frames|mem~2436, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2432 , u0|vga_text_mode_controller_0|frames|mem~2432, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2437 , u0|vga_text_mode_controller_0|frames|mem~2437, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2451 , u0|vga_text_mode_controller_0|frames|mem~2451, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2452 , u0|vga_text_mode_controller_0|frames|mem~2452, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2453 , u0|vga_text_mode_controller_0|frames|mem~2453, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2450 , u0|vga_text_mode_controller_0|frames|mem~2450, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2454 , u0|vga_text_mode_controller_0|frames|mem~2454, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2455 , u0|vga_text_mode_controller_0|frames|mem~2455, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2447 , u0|vga_text_mode_controller_0|frames|mem~2447, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2444 , u0|vga_text_mode_controller_0|frames|mem~2444, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2445 , u0|vga_text_mode_controller_0|frames|mem~2445, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2446 , u0|vga_text_mode_controller_0|frames|mem~2446, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2443 , u0|vga_text_mode_controller_0|frames|mem~2443, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2448 , u0|vga_text_mode_controller_0|frames|mem~2448, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2438 , u0|vga_text_mode_controller_0|frames|mem~2438, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2441 , u0|vga_text_mode_controller_0|frames|mem~2441, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2439 , u0|vga_text_mode_controller_0|frames|mem~2439, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2440 , u0|vga_text_mode_controller_0|frames|mem~2440, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2442 , u0|vga_text_mode_controller_0|frames|mem~2442, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2449 , u0|vga_text_mode_controller_0|frames|mem~2449, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2456 , u0|vga_text_mode_controller_0|frames|mem~2456, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2424 , u0|vga_text_mode_controller_0|frames|mem~2424, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2428 , u0|vga_text_mode_controller_0|frames|mem~2428, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2426 , u0|vga_text_mode_controller_0|frames|mem~2426, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2425 , u0|vga_text_mode_controller_0|frames|mem~2425, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2427 , u0|vga_text_mode_controller_0|frames|mem~2427, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2429 , u0|vga_text_mode_controller_0|frames|mem~2429, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2417 , u0|vga_text_mode_controller_0|frames|mem~2417, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2416 , u0|vga_text_mode_controller_0|frames|mem~2416, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2418 , u0|vga_text_mode_controller_0|frames|mem~2418, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2419 , u0|vga_text_mode_controller_0|frames|mem~2419, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2415 , u0|vga_text_mode_controller_0|frames|mem~2415, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2420 , u0|vga_text_mode_controller_0|frames|mem~2420, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2421 , u0|vga_text_mode_controller_0|frames|mem~2421, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2422 , u0|vga_text_mode_controller_0|frames|mem~2422, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3103 , u0|vga_text_mode_controller_0|frames|mem~3103, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3104 , u0|vga_text_mode_controller_0|frames|mem~3104, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2423 , u0|vga_text_mode_controller_0|frames|mem~2423, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2413 , u0|vga_text_mode_controller_0|frames|mem~2413, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2411 , u0|vga_text_mode_controller_0|frames|mem~2411, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2410 , u0|vga_text_mode_controller_0|frames|mem~2410, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2412 , u0|vga_text_mode_controller_0|frames|mem~2412, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2409 , u0|vga_text_mode_controller_0|frames|mem~2409, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2414 , u0|vga_text_mode_controller_0|frames|mem~2414, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2430 , u0|vga_text_mode_controller_0|frames|mem~2430, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2388 , u0|vga_text_mode_controller_0|frames|mem~2388, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2387 , u0|vga_text_mode_controller_0|frames|mem~2387, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2389 , u0|vga_text_mode_controller_0|frames|mem~2389, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2386 , u0|vga_text_mode_controller_0|frames|mem~2386, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2390 , u0|vga_text_mode_controller_0|frames|mem~2390, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2391 , u0|vga_text_mode_controller_0|frames|mem~2391, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2397 , u0|vga_text_mode_controller_0|frames|mem~2397, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2398 , u0|vga_text_mode_controller_0|frames|mem~2398, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2400 , u0|vga_text_mode_controller_0|frames|mem~2400, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2394 , u0|vga_text_mode_controller_0|frames|mem~2394, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2392 , u0|vga_text_mode_controller_0|frames|mem~2392, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2395 , u0|vga_text_mode_controller_0|frames|mem~2395, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2396 , u0|vga_text_mode_controller_0|frames|mem~2396, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2401 , u0|vga_text_mode_controller_0|frames|mem~2401, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2403 , u0|vga_text_mode_controller_0|frames|mem~2403, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2404 , u0|vga_text_mode_controller_0|frames|mem~2404, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2405 , u0|vga_text_mode_controller_0|frames|mem~2405, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2402 , u0|vga_text_mode_controller_0|frames|mem~2402, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2406 , u0|vga_text_mode_controller_0|frames|mem~2406, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2407 , u0|vga_text_mode_controller_0|frames|mem~2407, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2408 , u0|vga_text_mode_controller_0|frames|mem~2408, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2431 , u0|vga_text_mode_controller_0|frames|mem~2431, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2457 , u0|vga_text_mode_controller_0|frames|mem~2457, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2458 , u0|vga_text_mode_controller_0|frames|mem~2458, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2459 , u0|vga_text_mode_controller_0|frames|mem~2459, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2099 , u0|vga_text_mode_controller_0|frames|mem~2099, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2095 , u0|vga_text_mode_controller_0|frames|mem~2095, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2097 , u0|vga_text_mode_controller_0|frames|mem~2097, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2096 , u0|vga_text_mode_controller_0|frames|mem~2096, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2098 , u0|vga_text_mode_controller_0|frames|mem~2098, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2100 , u0|vga_text_mode_controller_0|frames|mem~2100, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2101 , u0|vga_text_mode_controller_0|frames|mem~2101, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2102 , u0|vga_text_mode_controller_0|frames|mem~2102, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2103 , u0|vga_text_mode_controller_0|frames|mem~2103, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2104 , u0|vga_text_mode_controller_0|frames|mem~2104, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2105 , u0|vga_text_mode_controller_0|frames|mem~2105, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2106 , u0|vga_text_mode_controller_0|frames|mem~2106, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2093 , u0|vga_text_mode_controller_0|frames|mem~2093, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3111 , u0|vga_text_mode_controller_0|frames|mem~3111, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2094 , u0|vga_text_mode_controller_0|frames|mem~2094, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3112 , u0|vga_text_mode_controller_0|frames|mem~3112, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2110 , u0|vga_text_mode_controller_0|frames|mem~2110, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2108 , u0|vga_text_mode_controller_0|frames|mem~2108, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2107 , u0|vga_text_mode_controller_0|frames|mem~2107, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2109 , u0|vga_text_mode_controller_0|frames|mem~2109, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2111 , u0|vga_text_mode_controller_0|frames|mem~2111, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2112 , u0|vga_text_mode_controller_0|frames|mem~2112, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2122 , u0|vga_text_mode_controller_0|frames|mem~2122, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2123 , u0|vga_text_mode_controller_0|frames|mem~2123, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2121 , u0|vga_text_mode_controller_0|frames|mem~2121, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2113 , u0|vga_text_mode_controller_0|frames|mem~2113, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2114 , u0|vga_text_mode_controller_0|frames|mem~2114, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2118 , u0|vga_text_mode_controller_0|frames|mem~2118, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2115 , u0|vga_text_mode_controller_0|frames|mem~2115, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2116 , u0|vga_text_mode_controller_0|frames|mem~2116, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2117 , u0|vga_text_mode_controller_0|frames|mem~2117, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2119 , u0|vga_text_mode_controller_0|frames|mem~2119, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2120 , u0|vga_text_mode_controller_0|frames|mem~2120, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2124 , u0|vga_text_mode_controller_0|frames|mem~2124, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2134 , u0|vga_text_mode_controller_0|frames|mem~2134, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2132 , u0|vga_text_mode_controller_0|frames|mem~2132, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2133 , u0|vga_text_mode_controller_0|frames|mem~2133, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2131 , u0|vga_text_mode_controller_0|frames|mem~2131, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2135 , u0|vga_text_mode_controller_0|frames|mem~2135, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2137 , u0|vga_text_mode_controller_0|frames|mem~2137, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2138 , u0|vga_text_mode_controller_0|frames|mem~2138, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2136 , u0|vga_text_mode_controller_0|frames|mem~2136, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2139 , u0|vga_text_mode_controller_0|frames|mem~2139, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2140 , u0|vga_text_mode_controller_0|frames|mem~2140, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2141 , u0|vga_text_mode_controller_0|frames|mem~2141, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2143 , u0|vga_text_mode_controller_0|frames|mem~2143, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2142 , u0|vga_text_mode_controller_0|frames|mem~2142, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2144 , u0|vga_text_mode_controller_0|frames|mem~2144, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2145 , u0|vga_text_mode_controller_0|frames|mem~2145, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2125 , u0|vga_text_mode_controller_0|frames|mem~2125, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2129 , u0|vga_text_mode_controller_0|frames|mem~2129, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2126 , u0|vga_text_mode_controller_0|frames|mem~2126, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2127 , u0|vga_text_mode_controller_0|frames|mem~2127, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2128 , u0|vga_text_mode_controller_0|frames|mem~2128, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2130 , u0|vga_text_mode_controller_0|frames|mem~2130, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2146 , u0|vga_text_mode_controller_0|frames|mem~2146, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2147 , u0|vga_text_mode_controller_0|frames|mem~2147, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2163 , u0|vga_text_mode_controller_0|frames|mem~2163, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3109 , u0|vga_text_mode_controller_0|frames|mem~3109, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2164 , u0|vga_text_mode_controller_0|frames|mem~2164, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3110 , u0|vga_text_mode_controller_0|frames|mem~3110, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2148 , u0|vga_text_mode_controller_0|frames|mem~2148, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2149 , u0|vga_text_mode_controller_0|frames|mem~2149, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2151 , u0|vga_text_mode_controller_0|frames|mem~2151, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2150 , u0|vga_text_mode_controller_0|frames|mem~2150, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2152 , u0|vga_text_mode_controller_0|frames|mem~2152, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2158 , u0|vga_text_mode_controller_0|frames|mem~2158, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2159 , u0|vga_text_mode_controller_0|frames|mem~2159, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2160 , u0|vga_text_mode_controller_0|frames|mem~2160, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2161 , u0|vga_text_mode_controller_0|frames|mem~2161, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2153 , u0|vga_text_mode_controller_0|frames|mem~2153, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2154 , u0|vga_text_mode_controller_0|frames|mem~2154, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2155 , u0|vga_text_mode_controller_0|frames|mem~2155, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2156 , u0|vga_text_mode_controller_0|frames|mem~2156, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2157 , u0|vga_text_mode_controller_0|frames|mem~2157, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2162 , u0|vga_text_mode_controller_0|frames|mem~2162, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2165 , u0|vga_text_mode_controller_0|frames|mem~2165, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2166 , u0|vga_text_mode_controller_0|frames|mem~2166, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2169 , u0|vga_text_mode_controller_0|frames|mem~2169, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2168 , u0|vga_text_mode_controller_0|frames|mem~2168, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2170 , u0|vga_text_mode_controller_0|frames|mem~2170, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2167 , u0|vga_text_mode_controller_0|frames|mem~2167, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2171 , u0|vga_text_mode_controller_0|frames|mem~2171, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2172 , u0|vga_text_mode_controller_0|frames|mem~2172, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2181 , u0|vga_text_mode_controller_0|frames|mem~2181, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2179 , u0|vga_text_mode_controller_0|frames|mem~2179, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2180 , u0|vga_text_mode_controller_0|frames|mem~2180, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2178 , u0|vga_text_mode_controller_0|frames|mem~2178, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2182 , u0|vga_text_mode_controller_0|frames|mem~2182, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2174 , u0|vga_text_mode_controller_0|frames|mem~2174, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2173 , u0|vga_text_mode_controller_0|frames|mem~2173, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2176 , u0|vga_text_mode_controller_0|frames|mem~2176, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2175 , u0|vga_text_mode_controller_0|frames|mem~2175, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2177 , u0|vga_text_mode_controller_0|frames|mem~2177, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2183 , u0|vga_text_mode_controller_0|frames|mem~2183, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2184 , u0|vga_text_mode_controller_0|frames|mem~2184, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2188 , u0|vga_text_mode_controller_0|frames|mem~2188, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2185 , u0|vga_text_mode_controller_0|frames|mem~2185, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2186 , u0|vga_text_mode_controller_0|frames|mem~2186, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2187 , u0|vga_text_mode_controller_0|frames|mem~2187, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2189 , u0|vga_text_mode_controller_0|frames|mem~2189, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2190 , u0|vga_text_mode_controller_0|frames|mem~2190, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2234 , u0|vga_text_mode_controller_0|frames|mem~2234, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2235 , u0|vga_text_mode_controller_0|frames|mem~2235, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2236 , u0|vga_text_mode_controller_0|frames|mem~2236, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2237 , u0|vga_text_mode_controller_0|frames|mem~2237, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2233 , u0|vga_text_mode_controller_0|frames|mem~2233, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2238 , u0|vga_text_mode_controller_0|frames|mem~2238, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2243 , u0|vga_text_mode_controller_0|frames|mem~2243, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2241 , u0|vga_text_mode_controller_0|frames|mem~2241, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2240 , u0|vga_text_mode_controller_0|frames|mem~2240, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2242 , u0|vga_text_mode_controller_0|frames|mem~2242, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2239 , u0|vga_text_mode_controller_0|frames|mem~2239, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2244 , u0|vga_text_mode_controller_0|frames|mem~2244, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2246 , u0|vga_text_mode_controller_0|frames|mem~2246, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2247 , u0|vga_text_mode_controller_0|frames|mem~2247, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2248 , u0|vga_text_mode_controller_0|frames|mem~2248, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2245 , u0|vga_text_mode_controller_0|frames|mem~2245, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2249 , u0|vga_text_mode_controller_0|frames|mem~2249, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2250 , u0|vga_text_mode_controller_0|frames|mem~2250, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2253 , u0|vga_text_mode_controller_0|frames|mem~2253, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2251 , u0|vga_text_mode_controller_0|frames|mem~2251, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2252 , u0|vga_text_mode_controller_0|frames|mem~2252, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2254 , u0|vga_text_mode_controller_0|frames|mem~2254, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2255 , u0|vga_text_mode_controller_0|frames|mem~2255, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2222 , u0|vga_text_mode_controller_0|frames|mem~2222, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2219 , u0|vga_text_mode_controller_0|frames|mem~2219, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2224 , u0|vga_text_mode_controller_0|frames|mem~2224, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2213 , u0|vga_text_mode_controller_0|frames|mem~2213, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2217 , u0|vga_text_mode_controller_0|frames|mem~2217, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2215 , u0|vga_text_mode_controller_0|frames|mem~2215, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2214 , u0|vga_text_mode_controller_0|frames|mem~2214, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2216 , u0|vga_text_mode_controller_0|frames|mem~2216, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2218 , u0|vga_text_mode_controller_0|frames|mem~2218, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2225 , u0|vga_text_mode_controller_0|frames|mem~2225, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2207 , u0|vga_text_mode_controller_0|frames|mem~2207, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2211 , u0|vga_text_mode_controller_0|frames|mem~2211, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2208 , u0|vga_text_mode_controller_0|frames|mem~2208, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2209 , u0|vga_text_mode_controller_0|frames|mem~2209, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2210 , u0|vga_text_mode_controller_0|frames|mem~2210, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2212 , u0|vga_text_mode_controller_0|frames|mem~2212, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2226 , u0|vga_text_mode_controller_0|frames|mem~2226, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2227 , u0|vga_text_mode_controller_0|frames|mem~2227, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2229 , u0|vga_text_mode_controller_0|frames|mem~2229, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2228 , u0|vga_text_mode_controller_0|frames|mem~2228, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2230 , u0|vga_text_mode_controller_0|frames|mem~2230, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2231 , u0|vga_text_mode_controller_0|frames|mem~2231, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2205 , u0|vga_text_mode_controller_0|frames|mem~2205, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2196 , u0|vga_text_mode_controller_0|frames|mem~2196, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2198 , u0|vga_text_mode_controller_0|frames|mem~2198, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2197 , u0|vga_text_mode_controller_0|frames|mem~2197, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2199 , u0|vga_text_mode_controller_0|frames|mem~2199, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2200 , u0|vga_text_mode_controller_0|frames|mem~2200, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2201 , u0|vga_text_mode_controller_0|frames|mem~2201, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2202 , u0|vga_text_mode_controller_0|frames|mem~2202, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2203 , u0|vga_text_mode_controller_0|frames|mem~2203, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3107 , u0|vga_text_mode_controller_0|frames|mem~3107, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3108 , u0|vga_text_mode_controller_0|frames|mem~3108, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2204 , u0|vga_text_mode_controller_0|frames|mem~2204, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2192 , u0|vga_text_mode_controller_0|frames|mem~2192, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2191 , u0|vga_text_mode_controller_0|frames|mem~2191, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2193 , u0|vga_text_mode_controller_0|frames|mem~2193, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2194 , u0|vga_text_mode_controller_0|frames|mem~2194, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2195 , u0|vga_text_mode_controller_0|frames|mem~2195, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2206 , u0|vga_text_mode_controller_0|frames|mem~2206, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2232 , u0|vga_text_mode_controller_0|frames|mem~2232, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2256 , u0|vga_text_mode_controller_0|frames|mem~2256, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2257 , u0|vga_text_mode_controller_0|frames|mem~2257, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2046 , u0|vga_text_mode_controller_0|frames|mem~2046, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2047 , u0|vga_text_mode_controller_0|frames|mem~2047, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2048 , u0|vga_text_mode_controller_0|frames|mem~2048, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2049 , u0|vga_text_mode_controller_0|frames|mem~2049, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2045 , u0|vga_text_mode_controller_0|frames|mem~2045, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2050 , u0|vga_text_mode_controller_0|frames|mem~2050, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2052 , u0|vga_text_mode_controller_0|frames|mem~2052, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2051 , u0|vga_text_mode_controller_0|frames|mem~2051, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2054 , u0|vga_text_mode_controller_0|frames|mem~2054, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2053 , u0|vga_text_mode_controller_0|frames|mem~2053, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2055 , u0|vga_text_mode_controller_0|frames|mem~2055, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2057 , u0|vga_text_mode_controller_0|frames|mem~2057, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2056 , u0|vga_text_mode_controller_0|frames|mem~2056, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3113 , u0|vga_text_mode_controller_0|frames|mem~3113, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3114 , u0|vga_text_mode_controller_0|frames|mem~3114, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2058 , u0|vga_text_mode_controller_0|frames|mem~2058, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2060 , u0|vga_text_mode_controller_0|frames|mem~2060, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2061 , u0|vga_text_mode_controller_0|frames|mem~2061, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2059 , u0|vga_text_mode_controller_0|frames|mem~2059, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2062 , u0|vga_text_mode_controller_0|frames|mem~2062, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2063 , u0|vga_text_mode_controller_0|frames|mem~2063, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2064 , u0|vga_text_mode_controller_0|frames|mem~2064, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2042 , u0|vga_text_mode_controller_0|frames|mem~2042, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2040 , u0|vga_text_mode_controller_0|frames|mem~2040, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2041 , u0|vga_text_mode_controller_0|frames|mem~2041, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2039 , u0|vga_text_mode_controller_0|frames|mem~2039, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2043 , u0|vga_text_mode_controller_0|frames|mem~2043, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2021 , u0|vga_text_mode_controller_0|frames|mem~2021, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2022 , u0|vga_text_mode_controller_0|frames|mem~2022, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2023 , u0|vga_text_mode_controller_0|frames|mem~2023, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2020 , u0|vga_text_mode_controller_0|frames|mem~2020, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2024 , u0|vga_text_mode_controller_0|frames|mem~2024, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2025 , u0|vga_text_mode_controller_0|frames|mem~2025, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2027 , u0|vga_text_mode_controller_0|frames|mem~2027, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2028 , u0|vga_text_mode_controller_0|frames|mem~2028, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2029 , u0|vga_text_mode_controller_0|frames|mem~2029, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2030 , u0|vga_text_mode_controller_0|frames|mem~2030, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2026 , u0|vga_text_mode_controller_0|frames|mem~2026, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2031 , u0|vga_text_mode_controller_0|frames|mem~2031, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2032 , u0|vga_text_mode_controller_0|frames|mem~2032, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2034 , u0|vga_text_mode_controller_0|frames|mem~2034, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2033 , u0|vga_text_mode_controller_0|frames|mem~2033, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2035 , u0|vga_text_mode_controller_0|frames|mem~2035, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2036 , u0|vga_text_mode_controller_0|frames|mem~2036, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2037 , u0|vga_text_mode_controller_0|frames|mem~2037, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2038 , u0|vga_text_mode_controller_0|frames|mem~2038, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2044 , u0|vga_text_mode_controller_0|frames|mem~2044, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2065 , u0|vga_text_mode_controller_0|frames|mem~2065, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2073 , u0|vga_text_mode_controller_0|frames|mem~2073, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2074 , u0|vga_text_mode_controller_0|frames|mem~2074, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2075 , u0|vga_text_mode_controller_0|frames|mem~2075, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2076 , u0|vga_text_mode_controller_0|frames|mem~2076, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2072 , u0|vga_text_mode_controller_0|frames|mem~2072, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2077 , u0|vga_text_mode_controller_0|frames|mem~2077, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2079 , u0|vga_text_mode_controller_0|frames|mem~2079, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2080 , u0|vga_text_mode_controller_0|frames|mem~2080, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2081 , u0|vga_text_mode_controller_0|frames|mem~2081, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2078 , u0|vga_text_mode_controller_0|frames|mem~2078, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2082 , u0|vga_text_mode_controller_0|frames|mem~2082, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2083 , u0|vga_text_mode_controller_0|frames|mem~2083, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2084 , u0|vga_text_mode_controller_0|frames|mem~2084, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2070 , u0|vga_text_mode_controller_0|frames|mem~2070, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2066 , u0|vga_text_mode_controller_0|frames|mem~2066, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2067 , u0|vga_text_mode_controller_0|frames|mem~2067, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2068 , u0|vga_text_mode_controller_0|frames|mem~2068, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2069 , u0|vga_text_mode_controller_0|frames|mem~2069, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2071 , u0|vga_text_mode_controller_0|frames|mem~2071, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2089 , u0|vga_text_mode_controller_0|frames|mem~2089, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2087 , u0|vga_text_mode_controller_0|frames|mem~2087, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2086 , u0|vga_text_mode_controller_0|frames|mem~2086, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2088 , u0|vga_text_mode_controller_0|frames|mem~2088, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2085 , u0|vga_text_mode_controller_0|frames|mem~2085, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2090 , u0|vga_text_mode_controller_0|frames|mem~2090, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2091 , u0|vga_text_mode_controller_0|frames|mem~2091, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2015 , u0|vga_text_mode_controller_0|frames|mem~2015, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2014 , u0|vga_text_mode_controller_0|frames|mem~2014, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2016 , u0|vga_text_mode_controller_0|frames|mem~2016, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2017 , u0|vga_text_mode_controller_0|frames|mem~2017, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2013 , u0|vga_text_mode_controller_0|frames|mem~2013, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2018 , u0|vga_text_mode_controller_0|frames|mem~2018, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2000 , u0|vga_text_mode_controller_0|frames|mem~2000, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2002 , u0|vga_text_mode_controller_0|frames|mem~2002, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2001 , u0|vga_text_mode_controller_0|frames|mem~2001, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2003 , u0|vga_text_mode_controller_0|frames|mem~2003, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2004 , u0|vga_text_mode_controller_0|frames|mem~2004, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2005 , u0|vga_text_mode_controller_0|frames|mem~2005, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2006 , u0|vga_text_mode_controller_0|frames|mem~2006, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2010 , u0|vga_text_mode_controller_0|frames|mem~2010, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2007 , u0|vga_text_mode_controller_0|frames|mem~2007, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2008 , u0|vga_text_mode_controller_0|frames|mem~2008, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2009 , u0|vga_text_mode_controller_0|frames|mem~2009, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2011 , u0|vga_text_mode_controller_0|frames|mem~2011, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2012 , u0|vga_text_mode_controller_0|frames|mem~2012, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1995 , u0|vga_text_mode_controller_0|frames|mem~1995, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1996 , u0|vga_text_mode_controller_0|frames|mem~1996, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1997 , u0|vga_text_mode_controller_0|frames|mem~1997, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1998 , u0|vga_text_mode_controller_0|frames|mem~1998, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1994 , u0|vga_text_mode_controller_0|frames|mem~1994, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~1999 , u0|vga_text_mode_controller_0|frames|mem~1999, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2019 , u0|vga_text_mode_controller_0|frames|mem~2019, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2092 , u0|vga_text_mode_controller_0|frames|mem~2092, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2264 , u0|vga_text_mode_controller_0|frames|mem~2264, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2259 , u0|vga_text_mode_controller_0|frames|mem~2259, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2260 , u0|vga_text_mode_controller_0|frames|mem~2260, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2261 , u0|vga_text_mode_controller_0|frames|mem~2261, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2262 , u0|vga_text_mode_controller_0|frames|mem~2262, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2263 , u0|vga_text_mode_controller_0|frames|mem~2263, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2265 , u0|vga_text_mode_controller_0|frames|mem~2265, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3074 , u0|vga_text_mode_controller_0|frames|mem~3074, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2266 , u0|vga_text_mode_controller_0|frames|mem~2266, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2460 , u0|vga_text_mode_controller_0|frames|mem~2460, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2735 , u0|vga_text_mode_controller_0|frames|mem~2735, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2736 , u0|vga_text_mode_controller_0|frames|mem~2736, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2809 , u0|vga_text_mode_controller_0|frames|mem~2809, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2816 , u0|vga_text_mode_controller_0|frames|mem~2816, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2808 , u0|vga_text_mode_controller_0|frames|mem~2808, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2817 , u0|vga_text_mode_controller_0|frames|mem~2817, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2819 , u0|vga_text_mode_controller_0|frames|mem~2819, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2818 , u0|vga_text_mode_controller_0|frames|mem~2818, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2820 , u0|vga_text_mode_controller_0|frames|mem~2820, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2810 , u0|vga_text_mode_controller_0|frames|mem~2810, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2811 , u0|vga_text_mode_controller_0|frames|mem~2811, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2812 , u0|vga_text_mode_controller_0|frames|mem~2812, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2813 , u0|vga_text_mode_controller_0|frames|mem~2813, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2814 , u0|vga_text_mode_controller_0|frames|mem~2814, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2815 , u0|vga_text_mode_controller_0|frames|mem~2815, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2821 , u0|vga_text_mode_controller_0|frames|mem~2821, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2875 , u0|vga_text_mode_controller_0|frames|mem~2875, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2876 , u0|vga_text_mode_controller_0|frames|mem~2876, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3081 , u0|vga_text_mode_controller_0|frames|mem~3081, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2871 , u0|vga_text_mode_controller_0|frames|mem~2871, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2872 , u0|vga_text_mode_controller_0|frames|mem~2872, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2873 , u0|vga_text_mode_controller_0|frames|mem~2873, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2868 , u0|vga_text_mode_controller_0|frames|mem~2868, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2869 , u0|vga_text_mode_controller_0|frames|mem~2869, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2866 , u0|vga_text_mode_controller_0|frames|mem~2866, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2867 , u0|vga_text_mode_controller_0|frames|mem~2867, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2870 , u0|vga_text_mode_controller_0|frames|mem~2870, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2874 , u0|vga_text_mode_controller_0|frames|mem~2874, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2877 , u0|vga_text_mode_controller_0|frames|mem~2877, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2860 , u0|vga_text_mode_controller_0|frames|mem~2860, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2857 , u0|vga_text_mode_controller_0|frames|mem~2857, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2858 , u0|vga_text_mode_controller_0|frames|mem~2858, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2859 , u0|vga_text_mode_controller_0|frames|mem~2859, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2861 , u0|vga_text_mode_controller_0|frames|mem~2861, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2862 , u0|vga_text_mode_controller_0|frames|mem~2862, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2863 , u0|vga_text_mode_controller_0|frames|mem~2863, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2864 , u0|vga_text_mode_controller_0|frames|mem~2864, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2865 , u0|vga_text_mode_controller_0|frames|mem~2865, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2878 , u0|vga_text_mode_controller_0|frames|mem~2878, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2879 , u0|vga_text_mode_controller_0|frames|mem~2879, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2880 , u0|vga_text_mode_controller_0|frames|mem~2880, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2854 , u0|vga_text_mode_controller_0|frames|mem~2854, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2852 , u0|vga_text_mode_controller_0|frames|mem~2852, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2853 , u0|vga_text_mode_controller_0|frames|mem~2853, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2855 , u0|vga_text_mode_controller_0|frames|mem~2855, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3080 , u0|vga_text_mode_controller_0|frames|mem~3080, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2847 , u0|vga_text_mode_controller_0|frames|mem~2847, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2848 , u0|vga_text_mode_controller_0|frames|mem~2848, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2849 , u0|vga_text_mode_controller_0|frames|mem~2849, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2846 , u0|vga_text_mode_controller_0|frames|mem~2846, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2850 , u0|vga_text_mode_controller_0|frames|mem~2850, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3079 , u0|vga_text_mode_controller_0|frames|mem~3079, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2832 , u0|vga_text_mode_controller_0|frames|mem~2832, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2833 , u0|vga_text_mode_controller_0|frames|mem~2833, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2834 , u0|vga_text_mode_controller_0|frames|mem~2834, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3089 , u0|vga_text_mode_controller_0|frames|mem~3089, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3090 , u0|vga_text_mode_controller_0|frames|mem~3090, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2838 , u0|vga_text_mode_controller_0|frames|mem~2838, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2839 , u0|vga_text_mode_controller_0|frames|mem~2839, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2836 , u0|vga_text_mode_controller_0|frames|mem~2836, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2835 , u0|vga_text_mode_controller_0|frames|mem~2835, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2837 , u0|vga_text_mode_controller_0|frames|mem~2837, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2840 , u0|vga_text_mode_controller_0|frames|mem~2840, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2841 , u0|vga_text_mode_controller_0|frames|mem~2841, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2842 , u0|vga_text_mode_controller_0|frames|mem~2842, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2843 , u0|vga_text_mode_controller_0|frames|mem~2843, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2844 , u0|vga_text_mode_controller_0|frames|mem~2844, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2845 , u0|vga_text_mode_controller_0|frames|mem~2845, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2851 , u0|vga_text_mode_controller_0|frames|mem~2851, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2822 , u0|vga_text_mode_controller_0|frames|mem~2822, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2823 , u0|vga_text_mode_controller_0|frames|mem~2823, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2830 , u0|vga_text_mode_controller_0|frames|mem~2830, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2825 , u0|vga_text_mode_controller_0|frames|mem~2825, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2826 , u0|vga_text_mode_controller_0|frames|mem~2826, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2827 , u0|vga_text_mode_controller_0|frames|mem~2827, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2828 , u0|vga_text_mode_controller_0|frames|mem~2828, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2829 , u0|vga_text_mode_controller_0|frames|mem~2829, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2824 , u0|vga_text_mode_controller_0|frames|mem~2824, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2831 , u0|vga_text_mode_controller_0|frames|mem~2831, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2856 , u0|vga_text_mode_controller_0|frames|mem~2856, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3087 , u0|vga_text_mode_controller_0|frames|mem~3087, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3088 , u0|vga_text_mode_controller_0|frames|mem~3088, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2895 , u0|vga_text_mode_controller_0|frames|mem~2895, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2894 , u0|vga_text_mode_controller_0|frames|mem~2894, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2896 , u0|vga_text_mode_controller_0|frames|mem~2896, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2886 , u0|vga_text_mode_controller_0|frames|mem~2886, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2887 , u0|vga_text_mode_controller_0|frames|mem~2887, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2888 , u0|vga_text_mode_controller_0|frames|mem~2888, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2889 , u0|vga_text_mode_controller_0|frames|mem~2889, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2891 , u0|vga_text_mode_controller_0|frames|mem~2891, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2890 , u0|vga_text_mode_controller_0|frames|mem~2890, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2892 , u0|vga_text_mode_controller_0|frames|mem~2892, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2893 , u0|vga_text_mode_controller_0|frames|mem~2893, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2884 , u0|vga_text_mode_controller_0|frames|mem~2884, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2881 , u0|vga_text_mode_controller_0|frames|mem~2881, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2882 , u0|vga_text_mode_controller_0|frames|mem~2882, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2883 , u0|vga_text_mode_controller_0|frames|mem~2883, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2885 , u0|vga_text_mode_controller_0|frames|mem~2885, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2897 , u0|vga_text_mode_controller_0|frames|mem~2897, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2903 , u0|vga_text_mode_controller_0|frames|mem~2903, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2904 , u0|vga_text_mode_controller_0|frames|mem~2904, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2901 , u0|vga_text_mode_controller_0|frames|mem~2901, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2902 , u0|vga_text_mode_controller_0|frames|mem~2902, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2905 , u0|vga_text_mode_controller_0|frames|mem~2905, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2906 , u0|vga_text_mode_controller_0|frames|mem~2906, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2907 , u0|vga_text_mode_controller_0|frames|mem~2907, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3082 , u0|vga_text_mode_controller_0|frames|mem~3082, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2898 , u0|vga_text_mode_controller_0|frames|mem~2898, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2899 , u0|vga_text_mode_controller_0|frames|mem~2899, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2900 , u0|vga_text_mode_controller_0|frames|mem~2900, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2908 , u0|vga_text_mode_controller_0|frames|mem~2908, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3083 , u0|vga_text_mode_controller_0|frames|mem~3083, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2909 , u0|vga_text_mode_controller_0|frames|mem~2909, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2972 , u0|vga_text_mode_controller_0|frames|mem~2972, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2970 , u0|vga_text_mode_controller_0|frames|mem~2970, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2971 , u0|vga_text_mode_controller_0|frames|mem~2971, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2973 , u0|vga_text_mode_controller_0|frames|mem~2973, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2966 , u0|vga_text_mode_controller_0|frames|mem~2966, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2965 , u0|vga_text_mode_controller_0|frames|mem~2965, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2968 , u0|vga_text_mode_controller_0|frames|mem~2968, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2967 , u0|vga_text_mode_controller_0|frames|mem~2967, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2969 , u0|vga_text_mode_controller_0|frames|mem~2969, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2974 , u0|vga_text_mode_controller_0|frames|mem~2974, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2976 , u0|vga_text_mode_controller_0|frames|mem~2976, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2975 , u0|vga_text_mode_controller_0|frames|mem~2975, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2978 , u0|vga_text_mode_controller_0|frames|mem~2978, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2977 , u0|vga_text_mode_controller_0|frames|mem~2977, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2979 , u0|vga_text_mode_controller_0|frames|mem~2979, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2961 , u0|vga_text_mode_controller_0|frames|mem~2961, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2960 , u0|vga_text_mode_controller_0|frames|mem~2960, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2962 , u0|vga_text_mode_controller_0|frames|mem~2962, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2963 , u0|vga_text_mode_controller_0|frames|mem~2963, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2959 , u0|vga_text_mode_controller_0|frames|mem~2959, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2964 , u0|vga_text_mode_controller_0|frames|mem~2964, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2980 , u0|vga_text_mode_controller_0|frames|mem~2980, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2925 , u0|vga_text_mode_controller_0|frames|mem~2925, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3085 , u0|vga_text_mode_controller_0|frames|mem~3085, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3086 , u0|vga_text_mode_controller_0|frames|mem~3086, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2921 , u0|vga_text_mode_controller_0|frames|mem~2921, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2922 , u0|vga_text_mode_controller_0|frames|mem~2922, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2923 , u0|vga_text_mode_controller_0|frames|mem~2923, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2919 , u0|vga_text_mode_controller_0|frames|mem~2919, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2917 , u0|vga_text_mode_controller_0|frames|mem~2917, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2916 , u0|vga_text_mode_controller_0|frames|mem~2916, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2918 , u0|vga_text_mode_controller_0|frames|mem~2918, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2915 , u0|vga_text_mode_controller_0|frames|mem~2915, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2920 , u0|vga_text_mode_controller_0|frames|mem~2920, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2924 , u0|vga_text_mode_controller_0|frames|mem~2924, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2910 , u0|vga_text_mode_controller_0|frames|mem~2910, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2911 , u0|vga_text_mode_controller_0|frames|mem~2911, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2912 , u0|vga_text_mode_controller_0|frames|mem~2912, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2913 , u0|vga_text_mode_controller_0|frames|mem~2913, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2914 , u0|vga_text_mode_controller_0|frames|mem~2914, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2926 , u0|vga_text_mode_controller_0|frames|mem~2926, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2931 , u0|vga_text_mode_controller_0|frames|mem~2931, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2927 , u0|vga_text_mode_controller_0|frames|mem~2927, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2928 , u0|vga_text_mode_controller_0|frames|mem~2928, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2929 , u0|vga_text_mode_controller_0|frames|mem~2929, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2930 , u0|vga_text_mode_controller_0|frames|mem~2930, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2932 , u0|vga_text_mode_controller_0|frames|mem~2932, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2933 , u0|vga_text_mode_controller_0|frames|mem~2933, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2934 , u0|vga_text_mode_controller_0|frames|mem~2934, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2935 , u0|vga_text_mode_controller_0|frames|mem~2935, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2936 , u0|vga_text_mode_controller_0|frames|mem~2936, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2937 , u0|vga_text_mode_controller_0|frames|mem~2937, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2938 , u0|vga_text_mode_controller_0|frames|mem~2938, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2939 , u0|vga_text_mode_controller_0|frames|mem~2939, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2940 , u0|vga_text_mode_controller_0|frames|mem~2940, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2941 , u0|vga_text_mode_controller_0|frames|mem~2941, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2954 , u0|vga_text_mode_controller_0|frames|mem~2954, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2955 , u0|vga_text_mode_controller_0|frames|mem~2955, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2956 , u0|vga_text_mode_controller_0|frames|mem~2956, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2948 , u0|vga_text_mode_controller_0|frames|mem~2948, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2946 , u0|vga_text_mode_controller_0|frames|mem~2946, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2947 , u0|vga_text_mode_controller_0|frames|mem~2947, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2949 , u0|vga_text_mode_controller_0|frames|mem~2949, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2951 , u0|vga_text_mode_controller_0|frames|mem~2951, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2950 , u0|vga_text_mode_controller_0|frames|mem~2950, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2952 , u0|vga_text_mode_controller_0|frames|mem~2952, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2953 , u0|vga_text_mode_controller_0|frames|mem~2953, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2942 , u0|vga_text_mode_controller_0|frames|mem~2942, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2943 , u0|vga_text_mode_controller_0|frames|mem~2943, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2944 , u0|vga_text_mode_controller_0|frames|mem~2944, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2945 , u0|vga_text_mode_controller_0|frames|mem~2945, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2957 , u0|vga_text_mode_controller_0|frames|mem~2957, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2958 , u0|vga_text_mode_controller_0|frames|mem~2958, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2981 , u0|vga_text_mode_controller_0|frames|mem~2981, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2982 , u0|vga_text_mode_controller_0|frames|mem~2982, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2983 , u0|vga_text_mode_controller_0|frames|mem~2983, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2984 , u0|vga_text_mode_controller_0|frames|mem~2984, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2995 , u0|vga_text_mode_controller_0|frames|mem~2995, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2996 , u0|vga_text_mode_controller_0|frames|mem~2996, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2997 , u0|vga_text_mode_controller_0|frames|mem~2997, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2998 , u0|vga_text_mode_controller_0|frames|mem~2998, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2990 , u0|vga_text_mode_controller_0|frames|mem~2990, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2993 , u0|vga_text_mode_controller_0|frames|mem~2993, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2991 , u0|vga_text_mode_controller_0|frames|mem~2991, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2992 , u0|vga_text_mode_controller_0|frames|mem~2992, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2994 , u0|vga_text_mode_controller_0|frames|mem~2994, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2999 , u0|vga_text_mode_controller_0|frames|mem~2999, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3002 , u0|vga_text_mode_controller_0|frames|mem~3002, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3000 , u0|vga_text_mode_controller_0|frames|mem~3000, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3001 , u0|vga_text_mode_controller_0|frames|mem~3001, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3003 , u0|vga_text_mode_controller_0|frames|mem~3003, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2985 , u0|vga_text_mode_controller_0|frames|mem~2985, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2986 , u0|vga_text_mode_controller_0|frames|mem~2986, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2987 , u0|vga_text_mode_controller_0|frames|mem~2987, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2988 , u0|vga_text_mode_controller_0|frames|mem~2988, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2989 , u0|vga_text_mode_controller_0|frames|mem~2989, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3004 , u0|vga_text_mode_controller_0|frames|mem~3004, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3005 , u0|vga_text_mode_controller_0|frames|mem~3005, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3006 , u0|vga_text_mode_controller_0|frames|mem~3006, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2743 , u0|vga_text_mode_controller_0|frames|mem~2743, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3076 , u0|vga_text_mode_controller_0|frames|mem~3076, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2785 , u0|vga_text_mode_controller_0|frames|mem~2785, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2786 , u0|vga_text_mode_controller_0|frames|mem~2786, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2787 , u0|vga_text_mode_controller_0|frames|mem~2787, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2788 , u0|vga_text_mode_controller_0|frames|mem~2788, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3077 , u0|vga_text_mode_controller_0|frames|mem~3077, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2789 , u0|vga_text_mode_controller_0|frames|mem~2789, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2790 , u0|vga_text_mode_controller_0|frames|mem~2790, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2794 , u0|vga_text_mode_controller_0|frames|mem~2794, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2793 , u0|vga_text_mode_controller_0|frames|mem~2793, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2795 , u0|vga_text_mode_controller_0|frames|mem~2795, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2791 , u0|vga_text_mode_controller_0|frames|mem~2791, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~232 , u0|vga_text_mode_controller_0|frames|mem~232, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2792 , u0|vga_text_mode_controller_0|frames|mem~2792, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3078 , u0|vga_text_mode_controller_0|frames|mem~3078, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2796 , u0|vga_text_mode_controller_0|frames|mem~2796, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2797 , u0|vga_text_mode_controller_0|frames|mem~2797, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2799 , u0|vga_text_mode_controller_0|frames|mem~2799, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2798 , u0|vga_text_mode_controller_0|frames|mem~2798, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2800 , u0|vga_text_mode_controller_0|frames|mem~2800, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2801 , u0|vga_text_mode_controller_0|frames|mem~2801, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2802 , u0|vga_text_mode_controller_0|frames|mem~2802, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2803 , u0|vga_text_mode_controller_0|frames|mem~2803, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2804 , u0|vga_text_mode_controller_0|frames|mem~2804, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2805 , u0|vga_text_mode_controller_0|frames|mem~2805, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2782 , u0|vga_text_mode_controller_0|frames|mem~2782, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2781 , u0|vga_text_mode_controller_0|frames|mem~2781, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2783 , u0|vga_text_mode_controller_0|frames|mem~2783, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2778 , u0|vga_text_mode_controller_0|frames|mem~2778, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2779 , u0|vga_text_mode_controller_0|frames|mem~2779, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2780 , u0|vga_text_mode_controller_0|frames|mem~2780, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2784 , u0|vga_text_mode_controller_0|frames|mem~2784, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2806 , u0|vga_text_mode_controller_0|frames|mem~2806, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2774 , u0|vga_text_mode_controller_0|frames|mem~2774, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2775 , u0|vga_text_mode_controller_0|frames|mem~2775, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2771 , u0|vga_text_mode_controller_0|frames|mem~2771, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2772 , u0|vga_text_mode_controller_0|frames|mem~2772, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2773 , u0|vga_text_mode_controller_0|frames|mem~2773, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2776 , u0|vga_text_mode_controller_0|frames|mem~2776, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2744 , u0|vga_text_mode_controller_0|frames|mem~2744, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2745 , u0|vga_text_mode_controller_0|frames|mem~2745, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2746 , u0|vga_text_mode_controller_0|frames|mem~2746, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2748 , u0|vga_text_mode_controller_0|frames|mem~2748, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2738 , u0|vga_text_mode_controller_0|frames|mem~2738, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2749 , u0|vga_text_mode_controller_0|frames|mem~2749, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2750 , u0|vga_text_mode_controller_0|frames|mem~2750, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2747 , u0|vga_text_mode_controller_0|frames|mem~2747, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2751 , u0|vga_text_mode_controller_0|frames|mem~2751, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2752 , u0|vga_text_mode_controller_0|frames|mem~2752, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2258 , u0|vga_text_mode_controller_0|frames|mem~2258, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2755 , u0|vga_text_mode_controller_0|frames|mem~2755, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2756 , u0|vga_text_mode_controller_0|frames|mem~2756, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2753 , u0|vga_text_mode_controller_0|frames|mem~2753, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2754 , u0|vga_text_mode_controller_0|frames|mem~2754, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2757 , u0|vga_text_mode_controller_0|frames|mem~2757, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2758 , u0|vga_text_mode_controller_0|frames|mem~2758, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2759 , u0|vga_text_mode_controller_0|frames|mem~2759, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2761 , u0|vga_text_mode_controller_0|frames|mem~2761, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2762 , u0|vga_text_mode_controller_0|frames|mem~2762, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2763 , u0|vga_text_mode_controller_0|frames|mem~2763, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2764 , u0|vga_text_mode_controller_0|frames|mem~2764, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2765 , u0|vga_text_mode_controller_0|frames|mem~2765, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2766 , u0|vga_text_mode_controller_0|frames|mem~2766, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2767 , u0|vga_text_mode_controller_0|frames|mem~2767, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2768 , u0|vga_text_mode_controller_0|frames|mem~2768, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2769 , u0|vga_text_mode_controller_0|frames|mem~2769, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3091 , u0|vga_text_mode_controller_0|frames|mem~3091, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2760 , u0|vga_text_mode_controller_0|frames|mem~2760, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3092 , u0|vga_text_mode_controller_0|frames|mem~3092, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2740 , u0|vga_text_mode_controller_0|frames|mem~2740, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2741 , u0|vga_text_mode_controller_0|frames|mem~2741, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2737 , u0|vga_text_mode_controller_0|frames|mem~2737, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2739 , u0|vga_text_mode_controller_0|frames|mem~2739, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3093 , u0|vga_text_mode_controller_0|frames|mem~3093, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3094 , u0|vga_text_mode_controller_0|frames|mem~3094, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2742 , u0|vga_text_mode_controller_0|frames|mem~2742, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2770 , u0|vga_text_mode_controller_0|frames|mem~2770, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2777 , u0|vga_text_mode_controller_0|frames|mem~2777, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~2807 , u0|vga_text_mode_controller_0|frames|mem~2807, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3007 , u0|vga_text_mode_controller_0|frames|mem~3007, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|frames|mem~3008 , u0|vga_text_mode_controller_0|frames|mem~3008, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~10 , u0|vga_text_mode_controller_0|red~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~11 , u0|vga_text_mode_controller_0|red~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~12 , u0|vga_text_mode_controller_0|red~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~13 , u0|vga_text_mode_controller_0|red~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~14 , u0|vga_text_mode_controller_0|red~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~15 , u0|vga_text_mode_controller_0|red~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~16 , u0|vga_text_mode_controller_0|red~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~17 , u0|vga_text_mode_controller_0|red~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan0~0 , u0|vga_text_mode_controller_0|LessThan0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[1]~19 , u0|vga_text_mode_controller_0|red[1]~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[1]~20 , u0|vga_text_mode_controller_0|red[1]~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~51 , u0|vga_text_mode_controller_0|red~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0] , u0|vga_text_mode_controller_0|red[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~25 , u0|vga_text_mode_controller_0|red~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~26 , u0|vga_text_mode_controller_0|red~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~23 , u0|vga_text_mode_controller_0|red~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~24 , u0|vga_text_mode_controller_0|red~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~27 , u0|vga_text_mode_controller_0|red~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~28 , u0|vga_text_mode_controller_0|red~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~29 , u0|vga_text_mode_controller_0|red~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~21 , u0|vga_text_mode_controller_0|red~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~22 , u0|vga_text_mode_controller_0|red~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~30 , u0|vga_text_mode_controller_0|red~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~52 , u0|vga_text_mode_controller_0|red~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[1] , u0|vga_text_mode_controller_0|red[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~38 , u0|vga_text_mode_controller_0|red~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~39 , u0|vga_text_mode_controller_0|red~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~33 , u0|vga_text_mode_controller_0|red~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~34 , u0|vga_text_mode_controller_0|red~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~35 , u0|vga_text_mode_controller_0|red~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~36 , u0|vga_text_mode_controller_0|red~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~37 , u0|vga_text_mode_controller_0|red~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~31 , u0|vga_text_mode_controller_0|red~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~32 , u0|vga_text_mode_controller_0|red~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~40 , u0|vga_text_mode_controller_0|red~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~53 , u0|vga_text_mode_controller_0|red~53, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[2] , u0|vga_text_mode_controller_0|red[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~48 , u0|vga_text_mode_controller_0|red~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~49 , u0|vga_text_mode_controller_0|red~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~41 , u0|vga_text_mode_controller_0|red~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~42 , u0|vga_text_mode_controller_0|red~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~43 , u0|vga_text_mode_controller_0|red~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~44 , u0|vga_text_mode_controller_0|red~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~45 , u0|vga_text_mode_controller_0|red~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~46 , u0|vga_text_mode_controller_0|red~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~47 , u0|vga_text_mode_controller_0|red~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~50 , u0|vga_text_mode_controller_0|red~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~54 , u0|vga_text_mode_controller_0|red~54, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[3] , u0|vga_text_mode_controller_0|red[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~8 , u0|vga_text_mode_controller_0|green~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~9 , u0|vga_text_mode_controller_0|green~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~15 , u0|vga_text_mode_controller_0|green~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~16 , u0|vga_text_mode_controller_0|green~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~10 , u0|vga_text_mode_controller_0|green~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~11 , u0|vga_text_mode_controller_0|green~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~12 , u0|vga_text_mode_controller_0|green~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~13 , u0|vga_text_mode_controller_0|green~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~14 , u0|vga_text_mode_controller_0|green~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~17 , u0|vga_text_mode_controller_0|green~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~48 , u0|vga_text_mode_controller_0|green~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green[0] , u0|vga_text_mode_controller_0|green[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~20 , u0|vga_text_mode_controller_0|green~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~21 , u0|vga_text_mode_controller_0|green~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~22 , u0|vga_text_mode_controller_0|green~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~23 , u0|vga_text_mode_controller_0|green~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~24 , u0|vga_text_mode_controller_0|green~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~18 , u0|vga_text_mode_controller_0|green~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~19 , u0|vga_text_mode_controller_0|green~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~25 , u0|vga_text_mode_controller_0|green~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~26 , u0|vga_text_mode_controller_0|green~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~27 , u0|vga_text_mode_controller_0|green~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~49 , u0|vga_text_mode_controller_0|green~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green[1] , u0|vga_text_mode_controller_0|green[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~32 , u0|vga_text_mode_controller_0|green~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~33 , u0|vga_text_mode_controller_0|green~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~30 , u0|vga_text_mode_controller_0|green~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~31 , u0|vga_text_mode_controller_0|green~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~34 , u0|vga_text_mode_controller_0|green~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~35 , u0|vga_text_mode_controller_0|green~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~36 , u0|vga_text_mode_controller_0|green~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~28 , u0|vga_text_mode_controller_0|green~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~29 , u0|vga_text_mode_controller_0|green~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~37 , u0|vga_text_mode_controller_0|green~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~50 , u0|vga_text_mode_controller_0|green~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green[2] , u0|vga_text_mode_controller_0|green[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~40 , u0|vga_text_mode_controller_0|green~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~41 , u0|vga_text_mode_controller_0|green~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~42 , u0|vga_text_mode_controller_0|green~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~43 , u0|vga_text_mode_controller_0|green~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~44 , u0|vga_text_mode_controller_0|green~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~45 , u0|vga_text_mode_controller_0|green~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~46 , u0|vga_text_mode_controller_0|green~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~38 , u0|vga_text_mode_controller_0|green~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~39 , u0|vga_text_mode_controller_0|green~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~47 , u0|vga_text_mode_controller_0|green~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~51 , u0|vga_text_mode_controller_0|green~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green[3] , u0|vga_text_mode_controller_0|green[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~8 , u0|vga_text_mode_controller_0|blue~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~9 , u0|vga_text_mode_controller_0|blue~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~15 , u0|vga_text_mode_controller_0|blue~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~16 , u0|vga_text_mode_controller_0|blue~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~10 , u0|vga_text_mode_controller_0|blue~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~11 , u0|vga_text_mode_controller_0|blue~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~12 , u0|vga_text_mode_controller_0|blue~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~13 , u0|vga_text_mode_controller_0|blue~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~14 , u0|vga_text_mode_controller_0|blue~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~17 , u0|vga_text_mode_controller_0|blue~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~48 , u0|vga_text_mode_controller_0|blue~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue[0] , u0|vga_text_mode_controller_0|blue[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~18 , u0|vga_text_mode_controller_0|blue~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~19 , u0|vga_text_mode_controller_0|blue~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~20 , u0|vga_text_mode_controller_0|blue~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~21 , u0|vga_text_mode_controller_0|blue~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~22 , u0|vga_text_mode_controller_0|blue~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~23 , u0|vga_text_mode_controller_0|blue~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~24 , u0|vga_text_mode_controller_0|blue~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~25 , u0|vga_text_mode_controller_0|blue~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~26 , u0|vga_text_mode_controller_0|blue~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~27 , u0|vga_text_mode_controller_0|blue~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~49 , u0|vga_text_mode_controller_0|blue~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue[1] , u0|vga_text_mode_controller_0|blue[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~30 , u0|vga_text_mode_controller_0|blue~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~31 , u0|vga_text_mode_controller_0|blue~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~32 , u0|vga_text_mode_controller_0|blue~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~33 , u0|vga_text_mode_controller_0|blue~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~34 , u0|vga_text_mode_controller_0|blue~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~28 , u0|vga_text_mode_controller_0|blue~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~29 , u0|vga_text_mode_controller_0|blue~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~35 , u0|vga_text_mode_controller_0|blue~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~36 , u0|vga_text_mode_controller_0|blue~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~37 , u0|vga_text_mode_controller_0|blue~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~50 , u0|vga_text_mode_controller_0|blue~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue[2] , u0|vga_text_mode_controller_0|blue[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~38 , u0|vga_text_mode_controller_0|blue~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~39 , u0|vga_text_mode_controller_0|blue~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~45 , u0|vga_text_mode_controller_0|blue~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~46 , u0|vga_text_mode_controller_0|blue~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~40 , u0|vga_text_mode_controller_0|blue~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~41 , u0|vga_text_mode_controller_0|blue~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~42 , u0|vga_text_mode_controller_0|blue~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~43 , u0|vga_text_mode_controller_0|blue~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~44 , u0|vga_text_mode_controller_0|blue~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~47 , u0|vga_text_mode_controller_0|blue~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~51 , u0|vga_text_mode_controller_0|blue~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue[3] , u0|vga_text_mode_controller_0|blue[3], lab7, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, lab7, 1
instance = comp, \SW[0]~input , SW[0]~input, lab7, 1
instance = comp, \SW[1]~input , SW[1]~input, lab7, 1
instance = comp, \SW[2]~input , SW[2]~input, lab7, 1
instance = comp, \SW[3]~input , SW[3]~input, lab7, 1
instance = comp, \SW[4]~input , SW[4]~input, lab7, 1
instance = comp, \SW[5]~input , SW[5]~input, lab7, 1
instance = comp, \SW[6]~input , SW[6]~input, lab7, 1
instance = comp, \SW[7]~input , SW[7]~input, lab7, 1
instance = comp, \SW[8]~input , SW[8]~input, lab7, 1
instance = comp, \SW[9]~input , SW[9]~input, lab7, 1
instance = comp, \ARDUINO_IO[0]~input , ARDUINO_IO[0]~input, lab7, 1
instance = comp, \ARDUINO_IO[1]~input , ARDUINO_IO[1]~input, lab7, 1
instance = comp, \ARDUINO_IO[2]~input , ARDUINO_IO[2]~input, lab7, 1
instance = comp, \ARDUINO_IO[3]~input , ARDUINO_IO[3]~input, lab7, 1
instance = comp, \ARDUINO_IO[4]~input , ARDUINO_IO[4]~input, lab7, 1
instance = comp, \ARDUINO_IO[5]~input , ARDUINO_IO[5]~input, lab7, 1
instance = comp, \ARDUINO_IO[6]~input , ARDUINO_IO[6]~input, lab7, 1
instance = comp, \ARDUINO_IO[7]~input , ARDUINO_IO[7]~input, lab7, 1
instance = comp, \ARDUINO_IO[14]~input , ARDUINO_IO[14]~input, lab7, 1
instance = comp, \ARDUINO_IO[15]~input , ARDUINO_IO[15]~input, lab7, 1
instance = comp, \ARDUINO_IO[8]~input , ARDUINO_IO[8]~input, lab7, 1
instance = comp, \ARDUINO_IO[10]~input , ARDUINO_IO[10]~input, lab7, 1
instance = comp, \ARDUINO_IO[11]~input , ARDUINO_IO[11]~input, lab7, 1
instance = comp, \ARDUINO_IO[13]~input , ARDUINO_IO[13]~input, lab7, 1
instance = comp, \ARDUINO_RESET_N~input , ARDUINO_RESET_N~input, lab7, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, lab7, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, lab7, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, lab7, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, lab7, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, lab7, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, lab7, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, lab7, 1
