Loading plugins phase: Elapsed time ==> 0s.133ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -d CY8C5888LTI-LP097 -s C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.667ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.065ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -dcpsoc3 Manchester encoder-decoder.v -verilog
======================================================================

======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -dcpsoc3 Manchester encoder-decoder.v -verilog
======================================================================

======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -dcpsoc3 -verilog Manchester encoder-decoder.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed May 27 16:50:44 2020


======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   vpp
Options  :    -yv2 -q10 Manchester encoder-decoder.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed May 27 16:50:44 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Manchester encoder-decoder.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
Manchester encoder-decoder.v (line 3942, col 53):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -dcpsoc3 -verilog Manchester encoder-decoder.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed May 27 16:50:45 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\codegentemp\Manchester encoder-decoder.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\codegentemp\Manchester encoder-decoder.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -dcpsoc3 -verilog Manchester encoder-decoder.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed May 27 16:50:46 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\codegentemp\Manchester encoder-decoder.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\codegentemp\Manchester encoder-decoder.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_10584
	Net_10593
	Net_10585
	Net_10587
	Net_10588
	Net_10589
	Net_10590
	\TransmitShiftReg:Net_1\
	\TransmitShiftReg:bSR:ctrl_f0_full\
	Net_11432
	Net_11433
	Net_11434
	Net_11436
	Net_11437
	Net_11438
	Net_11439
	\BitCounterEnc:Net_82\
	\BitCounterEnc:Net_95\
	\BitCounterEnc:Net_91\
	\BitCounterEnc:Net_102\
	\BitCounterEnc:CounterUDB:ctrl_cmod_2\
	\BitCounterEnc:CounterUDB:ctrl_cmod_1\
	\BitCounterEnc:CounterUDB:ctrl_cmod_0\
	\BitCounterEnc:CounterUDB:ctrl_enable\
	\BitCounterEnc:CounterUDB:control_7\
	\BitCounterEnc:CounterUDB:control_6\
	\BitCounterEnc:CounterUDB:control_5\
	\BitCounterEnc:CounterUDB:control_4\
	\BitCounterEnc:CounterUDB:control_3\
	\BitCounterEnc:CounterUDB:control_2\
	\BitCounterEnc:CounterUDB:control_1\
	\BitCounterEnc:CounterUDB:control_0\
	Net_10802
	Net_10803
	Net_10804
	Net_10806
	Net_10807
	Net_10808
	Net_10809
	Net_12242
	\Boundary32bit:Net_89\
	\Boundary32bit:Net_95\
	\Boundary32bit:Net_102\
	\SigmaReg:Net_1\
	\SigmaReg:Net_2\
	\SigmaReg:bSR:ctrl_f0_full\
	Net_12218
	Net_12219
	Net_12220
	Net_12221
	Net_12222
	Net_12223
	Net_12224
	\UART:BUART:reset_sr\
	Net_11414
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_11409
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	Net_11526
	Net_11527
	Net_11528
	Net_11529
	\Period:Net_1\
	\Period:Net_2\
	\Period:bSR:ctrl_f0_full\
	Net_11895
	Net_11896
	Net_11897
	Net_11899
	Net_11900
	Net_11901
	Net_11902
	\BasicCounter:MODULE_6:b_31\
	\BasicCounter:MODULE_6:b_30\
	\BasicCounter:MODULE_6:b_29\
	\BasicCounter:MODULE_6:b_28\
	\BasicCounter:MODULE_6:b_27\
	\BasicCounter:MODULE_6:b_26\
	\BasicCounter:MODULE_6:b_25\
	\BasicCounter:MODULE_6:b_24\
	\BasicCounter:MODULE_6:b_23\
	\BasicCounter:MODULE_6:b_22\
	\BasicCounter:MODULE_6:b_21\
	\BasicCounter:MODULE_6:b_20\
	\BasicCounter:MODULE_6:b_19\
	\BasicCounter:MODULE_6:b_18\
	\BasicCounter:MODULE_6:b_17\
	\BasicCounter:MODULE_6:b_16\
	\BasicCounter:MODULE_6:b_15\
	\BasicCounter:MODULE_6:b_14\
	\BasicCounter:MODULE_6:b_13\
	\BasicCounter:MODULE_6:b_12\
	\BasicCounter:MODULE_6:b_11\
	\BasicCounter:MODULE_6:b_10\
	\BasicCounter:MODULE_6:b_9\
	\BasicCounter:MODULE_6:b_8\
	\BasicCounter:MODULE_6:b_7\
	\BasicCounter:MODULE_6:b_6\
	\BasicCounter:MODULE_6:b_5\
	\BasicCounter:MODULE_6:b_4\
	\BasicCounter:MODULE_6:b_3\
	\BasicCounter:MODULE_6:b_2\
	\BasicCounter:MODULE_6:b_1\
	\BasicCounter:MODULE_6:b_0\
	\BasicCounter:MODULE_6:g2:a0:a_31\
	\BasicCounter:MODULE_6:g2:a0:a_30\
	\BasicCounter:MODULE_6:g2:a0:a_29\
	\BasicCounter:MODULE_6:g2:a0:a_28\
	\BasicCounter:MODULE_6:g2:a0:a_27\
	\BasicCounter:MODULE_6:g2:a0:a_26\
	\BasicCounter:MODULE_6:g2:a0:a_25\
	\BasicCounter:MODULE_6:g2:a0:a_24\
	\BasicCounter:MODULE_6:g2:a0:b_31\
	\BasicCounter:MODULE_6:g2:a0:b_30\
	\BasicCounter:MODULE_6:g2:a0:b_29\
	\BasicCounter:MODULE_6:g2:a0:b_28\
	\BasicCounter:MODULE_6:g2:a0:b_27\
	\BasicCounter:MODULE_6:g2:a0:b_26\
	\BasicCounter:MODULE_6:g2:a0:b_25\
	\BasicCounter:MODULE_6:g2:a0:b_24\
	\BasicCounter:MODULE_6:g2:a0:b_23\
	\BasicCounter:MODULE_6:g2:a0:b_22\
	\BasicCounter:MODULE_6:g2:a0:b_21\
	\BasicCounter:MODULE_6:g2:a0:b_20\
	\BasicCounter:MODULE_6:g2:a0:b_19\
	\BasicCounter:MODULE_6:g2:a0:b_18\
	\BasicCounter:MODULE_6:g2:a0:b_17\
	\BasicCounter:MODULE_6:g2:a0:b_16\
	\BasicCounter:MODULE_6:g2:a0:b_15\
	\BasicCounter:MODULE_6:g2:a0:b_14\
	\BasicCounter:MODULE_6:g2:a0:b_13\
	\BasicCounter:MODULE_6:g2:a0:b_12\
	\BasicCounter:MODULE_6:g2:a0:b_11\
	\BasicCounter:MODULE_6:g2:a0:b_10\
	\BasicCounter:MODULE_6:g2:a0:b_9\
	\BasicCounter:MODULE_6:g2:a0:b_8\
	\BasicCounter:MODULE_6:g2:a0:b_7\
	\BasicCounter:MODULE_6:g2:a0:b_6\
	\BasicCounter:MODULE_6:g2:a0:b_5\
	\BasicCounter:MODULE_6:g2:a0:b_4\
	\BasicCounter:MODULE_6:g2:a0:b_3\
	\BasicCounter:MODULE_6:g2:a0:b_2\
	\BasicCounter:MODULE_6:g2:a0:b_1\
	\BasicCounter:MODULE_6:g2:a0:b_0\
	\BasicCounter:MODULE_6:g2:a0:s_31\
	\BasicCounter:MODULE_6:g2:a0:s_30\
	\BasicCounter:MODULE_6:g2:a0:s_29\
	\BasicCounter:MODULE_6:g2:a0:s_28\
	\BasicCounter:MODULE_6:g2:a0:s_27\
	\BasicCounter:MODULE_6:g2:a0:s_26\
	\BasicCounter:MODULE_6:g2:a0:s_25\
	\BasicCounter:MODULE_6:g2:a0:s_24\
	\BasicCounter:MODULE_6:g2:a0:s_23\
	\BasicCounter:MODULE_6:g2:a0:s_22\
	\BasicCounter:MODULE_6:g2:a0:s_21\
	\BasicCounter:MODULE_6:g2:a0:s_20\
	\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	\Control_FREQ:control_bus_7\
	\Control_FREQ:control_bus_6\
	\Control_FREQ:control_bus_5\
	\Control_FREQ:control_bus_4\
	\Control_FREQ:control_bus_3\
	\Control_FREQ:control_bus_2\
	\MODULE_7:g1:a0:gx:u0:albi_3\
	\MODULE_7:g1:a0:gx:u0:agbi_3\
	\MODULE_7:g1:a0:gx:u0:lt_6\
	\MODULE_7:g1:a0:gx:u0:gt_6\
	\MODULE_7:g1:a0:gx:u0:lti_2\
	\MODULE_7:g1:a0:gx:u0:gti_2\
	\MODULE_7:g1:a0:gx:u0:albi_2\
	\MODULE_7:g1:a0:gx:u0:agbi_2\
	\MODULE_7:g1:a0:gx:u0:albi_1\
	\MODULE_7:g1:a0:gx:u0:agbi_1\
	\MODULE_7:g1:a0:gx:u0:albi_0\
	\MODULE_7:g1:a0:gx:u0:agbi_0\
	\MODULE_7:g1:a0:xneq\
	\MODULE_7:g1:a0:xlt\
	\MODULE_7:g1:a0:xlte\
	\MODULE_7:g1:a0:xgt\
	\MODULE_7:g1:a0:xgte\
	\MODULE_7:lt\
	\MODULE_7:gt\
	\MODULE_7:gte\
	\MODULE_7:lte\
	\MODULE_7:neq\

    Synthesized names
	\BasicCounter:add_vi_vv_MODGEN_6_31\
	\BasicCounter:add_vi_vv_MODGEN_6_30\
	\BasicCounter:add_vi_vv_MODGEN_6_29\
	\BasicCounter:add_vi_vv_MODGEN_6_28\
	\BasicCounter:add_vi_vv_MODGEN_6_27\
	\BasicCounter:add_vi_vv_MODGEN_6_26\
	\BasicCounter:add_vi_vv_MODGEN_6_25\
	\BasicCounter:add_vi_vv_MODGEN_6_24\
	\BasicCounter:add_vi_vv_MODGEN_6_23\
	\BasicCounter:add_vi_vv_MODGEN_6_22\
	\BasicCounter:add_vi_vv_MODGEN_6_21\
	\BasicCounter:add_vi_vv_MODGEN_6_20\

Deleted 212 User equations/components.
Deleted 12 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__LOAD_net_0
Aliasing tmpOE__Sh_out_net_0 to tmpOE__LOAD_net_0
Aliasing \FrameAllow:clk\ to zero
Aliasing \FrameAllow:rst\ to zero
Aliasing tmpOE__TC_net_0 to tmpOE__LOAD_net_0
Aliasing tmpOE__Compare_net_0 to tmpOE__LOAD_net_0
Aliasing tmpOE__ClockEncDelay_net_0 to tmpOE__LOAD_net_0
Aliasing tmpOE__DOut_CH1_N_net_0 to tmpOE__LOAD_net_0
Aliasing tmpOE__EN1_net_0 to tmpOE__LOAD_net_0
Aliasing tmpOE__DOut_CH1_P_net_0 to tmpOE__LOAD_net_0
Aliasing Net_7404 to zero
Aliasing \TransmitShiftReg:Net_2\ to tmpOE__LOAD_net_0
Aliasing \TransmitShiftReg:bSR:status_2\ to zero
Aliasing \TransmitShiftReg:bSR:status_1\ to zero
Aliasing \TransmitShiftReg:bSR:reset\ to zero
Aliasing \TransmitShiftReg:bSR:store\ to zero
Aliasing Net_10554 to zero
Aliasing tmpOE__Start_net_0 to tmpOE__LOAD_net_0
Aliasing \StartButton:status_1\ to zero
Aliasing \StartButton:status_2\ to zero
Aliasing \StartButton:status_3\ to zero
Aliasing \StartButton:status_4\ to zero
Aliasing \StartButton:status_5\ to zero
Aliasing \StartButton:status_6\ to zero
Aliasing \StartButton:status_7\ to zero
Aliasing cydff_12S to zero
Aliasing \StartTransmit:clk\ to zero
Aliasing \StartTransmit:rst\ to zero
Aliasing \BitCounterEnc:Net_89\ to tmpOE__LOAD_net_0
Aliasing \BitCounterEnc:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \BitCounterEnc:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \BitCounterEnc:CounterUDB:capt_rising\ to zero
Aliasing \BitCounterEnc:CounterUDB:reset\ to zero
Aliasing \BitCounterEnc:CounterUDB:tc_i\ to \BitCounterEnc:CounterUDB:reload_tc\
Aliasing cydff_11R to zero
Aliasing tmpOE__ClockEnc_net_0 to tmpOE__LOAD_net_0
Aliasing tmpOE__LOAD_1_net_0 to tmpOE__LOAD_net_0
Aliasing cydff_5R to zero
Aliasing cydff_5S to cydff_12R
Aliasing cydff_6R to zero
Aliasing cydff_6S to cydff_12R
Aliasing cydff_8R to zero
Aliasing cydff_8S to cydff_12R
Aliasing cydff_3R to zero
Aliasing cydff_3S to cydff_12R
Aliasing tmpOE__LED_net_0 to tmpOE__LOAD_net_0
Aliasing \LED_ON:clk\ to zero
Aliasing \LED_ON:rst\ to zero
Aliasing Net_12262 to tmpOE__LOAD_net_0
Aliasing tmpOE__Clock_tiktak_net_0 to tmpOE__LOAD_net_0
Aliasing \Boundary32bit:Net_82\ to zero
Aliasing \Boundary32bit:Net_91\ to zero
Aliasing tmpOE__TC_word_net_0 to tmpOE__LOAD_net_0
Aliasing \SigmaReg:bSR:status_2\ to zero
Aliasing \SigmaReg:bSR:final_load\ to zero
Aliasing \SigmaReg:bSR:status_1\ to zero
Aliasing \SigmaReg:bSR:reset\ to zero
Aliasing \SigmaReg:bSR:store\ to zero
Aliasing \Control_Period:clk\ to zero
Aliasing \Control_Period:rst\ to zero
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LOAD_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__LOAD_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__LOAD_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__LOAD_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__LOAD_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__LOAD_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__LOAD_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__LOAD_net_0
Aliasing tmpOE__CH32kHZ_IN_net_0 to tmpOE__LOAD_net_0
Aliasing tmpOE__CH32kHZ_OUT_net_0 to tmpOE__LOAD_net_0
Aliasing Net_11442 to tmpOE__LOAD_net_0
Aliasing cydff_2S to zero
Aliasing \ControlReg_Regim:clk\ to zero
Aliasing \ControlReg_Regim:rst\ to zero
Aliasing Net_11564 to zero
Aliasing Net_11567 to zero
Aliasing Net_11516 to zero
Aliasing Net_11513 to zero
Aliasing Net_11561 to zero
Aliasing Net_11570 to zero
Aliasing Net_11502 to zero
Aliasing Net_11499 to zero
Aliasing tmpOE__DOut_CH2_P_net_0 to tmpOE__LOAD_net_0
Aliasing tmpOE__DOut_CH2_N_net_0 to tmpOE__LOAD_net_0
Aliasing tmpOE__DOut_CH3_N_net_0 to tmpOE__LOAD_net_0
Aliasing tmpOE__DOut_CH3_P_net_0 to tmpOE__LOAD_net_0
Aliasing tmpOE__DOut_CH4_P_net_0 to tmpOE__LOAD_net_0
Aliasing tmpOE__DOut_CH4_N_net_0 to tmpOE__LOAD_net_0
Aliasing tmpOE__Out_TikTak_3_net_0 to tmpOE__LOAD_net_0
Aliasing Net_12187 to tmpOE__LOAD_net_0
Aliasing \Period:bSR:status_2\ to zero
Aliasing \Period:bSR:status_1\ to zero
Aliasing \Period:bSR:reset\ to zero
Aliasing \Period:bSR:store\ to zero
Aliasing \Status_Period:status_1\ to zero
Aliasing \Status_Period:status_2\ to zero
Aliasing \Status_Period:status_3\ to zero
Aliasing \Status_Period:status_4\ to zero
Aliasing \Status_Period:status_5\ to zero
Aliasing \Status_Period:status_6\ to zero
Aliasing \Status_Period:status_7\ to zero
Aliasing \Control_Capture:clk\ to zero
Aliasing \Control_Capture:rst\ to zero
Aliasing Net_11905 to tmpOE__LOAD_net_0
Aliasing cydff_14S to zero
Aliasing tmpOE__PPS_net_0 to tmpOE__LOAD_net_0
Aliasing tmpOE__Out_TikTak_net_0 to tmpOE__LOAD_net_0
Aliasing cydff_7R to cydff_14R
Aliasing cydff_7S to zero
Aliasing Net_11921 to tmpOE__LOAD_net_0
Aliasing \BasicCounter:MODULE_6:g2:a0:a_23\ to zero
Aliasing \BasicCounter:MODULE_6:g2:a0:a_22\ to zero
Aliasing \BasicCounter:MODULE_6:g2:a0:a_21\ to zero
Aliasing \BasicCounter:MODULE_6:g2:a0:a_20\ to zero
Aliasing \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LOAD_net_0
Aliasing Net_11924_6 to tmpOE__LOAD_net_0
Aliasing Net_11924_5 to tmpOE__LOAD_net_0
Aliasing Net_11924_4 to tmpOE__LOAD_net_0
Aliasing Net_11924_3 to tmpOE__LOAD_net_0
Aliasing Net_11924_2 to tmpOE__LOAD_net_0
Aliasing Net_11924_1 to zero
Aliasing Net_11924_0 to tmpOE__LOAD_net_0
Aliasing \Control_FREQ:clk\ to zero
Aliasing \Control_FREQ:rst\ to zero
Aliasing \CAPT_LOW:status_7\ to zero
Aliasing \CAPT_LOW:status_6\ to \BasicCounter:MODIN5_6\
Aliasing \CAPT_LOW:status_5\ to \BasicCounter:MODIN5_5\
Aliasing \CAPT_LOW:status_4\ to \BasicCounter:MODIN5_4\
Aliasing \CAPT_LOW:status_3\ to \BasicCounter:MODIN5_3\
Aliasing \CAPT_LOW:status_2\ to \BasicCounter:MODIN5_2\
Aliasing \CAPT_LOW:status_1\ to \BasicCounter:MODIN5_1\
Aliasing \CAPT_LOW:status_0\ to \BasicCounter:MODIN5_0\
Aliasing \CAPT_MID:status_7\ to zero
Aliasing \CAPT_MID:status_6\ to \BasicCounter:MODIN5_13\
Aliasing \CAPT_MID:status_5\ to \BasicCounter:MODIN5_12\
Aliasing \CAPT_MID:status_4\ to \BasicCounter:MODIN5_11\
Aliasing \CAPT_MID:status_3\ to \BasicCounter:MODIN5_10\
Aliasing \CAPT_MID:status_2\ to \BasicCounter:MODIN5_9\
Aliasing \CAPT_MID:status_1\ to \BasicCounter:MODIN5_8\
Aliasing \CAPT_MID:status_0\ to \BasicCounter:MODIN5_7\
Aliasing \CAPT_HIGH:status_7\ to zero
Aliasing \CAPT_HIGH:status_6\ to zero
Aliasing \CAPT_HIGH:status_5\ to \BasicCounter:MODIN5_19\
Aliasing \CAPT_HIGH:status_4\ to \BasicCounter:MODIN5_18\
Aliasing \CAPT_HIGH:status_3\ to \BasicCounter:MODIN5_17\
Aliasing \CAPT_HIGH:status_2\ to \BasicCounter:MODIN5_16\
Aliasing \CAPT_HIGH:status_1\ to \BasicCounter:MODIN5_15\
Aliasing \CAPT_HIGH:status_0\ to \BasicCounter:MODIN5_14\
Aliasing MODIN7_19 to \BasicCounter:MODIN5_19\
Aliasing MODIN7_18 to \BasicCounter:MODIN5_18\
Aliasing MODIN7_17 to \BasicCounter:MODIN5_17\
Aliasing MODIN7_16 to \BasicCounter:MODIN5_16\
Aliasing MODIN7_15 to \BasicCounter:MODIN5_15\
Aliasing MODIN7_14 to \BasicCounter:MODIN5_14\
Aliasing MODIN7_13 to \BasicCounter:MODIN5_13\
Aliasing \MODULE_7:g1:a0:gx:u0:aeqb_0\ to tmpOE__LOAD_net_0
Aliasing \BitCounterEnc:CounterUDB:prevCapture\\D\ to zero
Aliasing \BitCounterEnc:CounterUDB:cmp_out_reg_i\\D\ to \BitCounterEnc:CounterUDB:prevCompare\\D\
Aliasing cydff_9D to \Sigma:tmp__Sigma_ins_2\
Aliasing cydff_1D to \Sigma:tmp__Sigma_ins_0\
Aliasing \SigmaReg:bSR:load_reg\\D\ to zero
Aliasing \UART:BUART:reset_reg\\D\ to zero
Aliasing Net_11410D to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \Period:bSR:load_reg\\D\ to \Status_Period:status_0\
Removing Lhs of wire one[7] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire tmpOE__Sh_out_net_0[12] = tmpOE__LOAD_net_0[1]
Removing Rhs of wire Net_10649[13] = \TransmitShiftReg:bSR:so_32_3\[306]
Removing Lhs of wire \FrameAllow:clk\[18] = zero[6]
Removing Lhs of wire \FrameAllow:rst\[19] = zero[6]
Removing Rhs of wire Net_7248[20] = \FrameAllow:control_out_0\[21]
Removing Rhs of wire Net_7248[20] = \FrameAllow:control_0\[44]
Removing Rhs of wire Net_10749[46] = cydff_3[505]
Removing Lhs of wire tmpOE__TC_net_0[50] = tmpOE__LOAD_net_0[1]
Removing Rhs of wire Net_10667[51] = \BitCounterEnc:Net_49\[383]
Removing Rhs of wire Net_10667[51] = \BitCounterEnc:CounterUDB:tc_reg_i\[436]
Removing Lhs of wire tmpOE__Compare_net_0[57] = tmpOE__LOAD_net_0[1]
Removing Rhs of wire Net_10679[58] = \BitCounterEnc:CounterUDB:cmp_out_reg_i\[440]
Removing Rhs of wire Net_10511[64] = cydff_11[474]
Removing Lhs of wire tmpOE__ClockEncDelay_net_0[66] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire tmpOE__DOut_CH1_N_net_0[73] = tmpOE__LOAD_net_0[1]
Removing Rhs of wire Net_11518[74] = \mux_6:tmp__mux_6_reg\[1181]
Removing Rhs of wire preouts_2[80] = cydff_12[344]
Removing Rhs of wire My_wire_0[88] = \GlitchFilter_3:genblk1[0]:last_state\[87]
Removing Rhs of wire My_wire_1[93] = \GlitchFilter_3:genblk1[1]:last_state\[92]
Removing Rhs of wire My_wire_2[98] = \GlitchFilter_3:genblk1[2]:last_state\[97]
Removing Lhs of wire tmpOE__EN1_net_0[100] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire tmpOE__DOut_CH1_P_net_0[106] = tmpOE__LOAD_net_0[1]
Removing Rhs of wire Net_11571[107] = \mux_8:tmp__mux_8_reg\[1189]
Removing Lhs of wire Net_7404[112] = zero[6]
Removing Lhs of wire \TransmitShiftReg:Net_350\[113] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \TransmitShiftReg:Net_2\[114] = tmpOE__LOAD_net_0[1]
Removing Rhs of wire \TransmitShiftReg:bSR:ctrl_clk_enable\[116] = \TransmitShiftReg:bSR:control_0\[117]
Removing Lhs of wire \TransmitShiftReg:bSR:status_2\[129] = zero[6]
Removing Rhs of wire \TransmitShiftReg:bSR:status_0\[130] = \TransmitShiftReg:bSR:final_load\[131]
Removing Lhs of wire \TransmitShiftReg:bSR:status_1\[132] = zero[6]
Removing Rhs of wire \TransmitShiftReg:bSR:status_3\[133] = \TransmitShiftReg:bSR:f0_blk_stat_final\[134]
Removing Rhs of wire \TransmitShiftReg:bSR:status_3\[133] = \TransmitShiftReg:bSR:f0_blk_stat_32_3\[144]
Removing Rhs of wire \TransmitShiftReg:bSR:status_4\[135] = \TransmitShiftReg:bSR:f0_bus_stat_final\[136]
Removing Rhs of wire \TransmitShiftReg:bSR:status_4\[135] = \TransmitShiftReg:bSR:f0_bus_stat_32_3\[145]
Removing Rhs of wire \TransmitShiftReg:bSR:status_5\[137] = \TransmitShiftReg:bSR:f1_blk_stat_final\[138]
Removing Rhs of wire \TransmitShiftReg:bSR:status_5\[137] = \TransmitShiftReg:bSR:f1_blk_stat_32_3\[146]
Removing Rhs of wire \TransmitShiftReg:bSR:status_6\[139] = \TransmitShiftReg:bSR:f1_bus_stat_final\[140]
Removing Rhs of wire \TransmitShiftReg:bSR:status_6\[139] = \TransmitShiftReg:bSR:f1_bus_stat_32_3\[147]
Removing Lhs of wire \TransmitShiftReg:bSR:reset\[149] = zero[6]
Removing Lhs of wire \TransmitShiftReg:bSR:store\[150] = zero[6]
Removing Lhs of wire Net_10554[323] = zero[6]
Removing Lhs of wire tmpOE__Start_net_0[331] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \StartButton:status_0\[335] = Net_9761[324]
Removing Lhs of wire \StartButton:status_1\[336] = zero[6]
Removing Lhs of wire \StartButton:status_2\[337] = zero[6]
Removing Lhs of wire \StartButton:status_3\[338] = zero[6]
Removing Lhs of wire \StartButton:status_4\[339] = zero[6]
Removing Lhs of wire \StartButton:status_5\[340] = zero[6]
Removing Lhs of wire \StartButton:status_6\[341] = zero[6]
Removing Lhs of wire \StartButton:status_7\[342] = zero[6]
Removing Lhs of wire cydff_12R[345] = Net_1463[63]
Removing Lhs of wire cydff_12S[346] = zero[6]
Removing Rhs of wire Net_10110[348] = \BitCounterEnc:Net_43\[382]
Removing Rhs of wire Net_10457[350] = cydff_2[1138]
Removing Lhs of wire \StartTransmit:clk\[351] = zero[6]
Removing Lhs of wire \StartTransmit:rst\[352] = zero[6]
Removing Rhs of wire Net_11447[353] = \StartTransmit:control_out_0\[354]
Removing Rhs of wire Net_11447[353] = \StartTransmit:control_0\[377]
Removing Rhs of wire Net_867[378] = \Boundary32bit:Net_48\[559]
Removing Rhs of wire Net_860[380] = \Control_Period:control_out_0\[790]
Removing Rhs of wire Net_860[380] = \Control_Period:control_0\[813]
Removing Lhs of wire Net_10916[381] = cydff_10[379]
Removing Lhs of wire \BitCounterEnc:Net_89\[385] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \BitCounterEnc:CounterUDB:ctrl_capmode_1\[394] = zero[6]
Removing Lhs of wire \BitCounterEnc:CounterUDB:ctrl_capmode_0\[395] = zero[6]
Removing Lhs of wire \BitCounterEnc:CounterUDB:capt_rising\[406] = zero[6]
Removing Lhs of wire \BitCounterEnc:CounterUDB:capt_falling\[407] = \BitCounterEnc:CounterUDB:prevCapture\[405]
Removing Rhs of wire \BitCounterEnc:CounterUDB:reload\[410] = \BitCounterEnc:CounterUDB:reload_tc\[411]
Removing Lhs of wire \BitCounterEnc:CounterUDB:final_enable\[412] = Net_10511[64]
Removing Lhs of wire \BitCounterEnc:CounterUDB:counter_enable\[413] = Net_10511[64]
Removing Rhs of wire \BitCounterEnc:CounterUDB:status_0\[414] = \BitCounterEnc:CounterUDB:cmp_out_status\[415]
Removing Rhs of wire \BitCounterEnc:CounterUDB:status_1\[416] = \BitCounterEnc:CounterUDB:per_zero\[417]
Removing Rhs of wire \BitCounterEnc:CounterUDB:status_2\[418] = \BitCounterEnc:CounterUDB:overflow_status\[419]
Removing Rhs of wire \BitCounterEnc:CounterUDB:status_3\[420] = \BitCounterEnc:CounterUDB:underflow_status\[421]
Removing Lhs of wire \BitCounterEnc:CounterUDB:status_4\[422] = \BitCounterEnc:CounterUDB:hwCapture\[409]
Removing Rhs of wire \BitCounterEnc:CounterUDB:status_5\[423] = \BitCounterEnc:CounterUDB:fifo_full\[424]
Removing Rhs of wire \BitCounterEnc:CounterUDB:status_6\[425] = \BitCounterEnc:CounterUDB:fifo_nempty\[426]
Removing Lhs of wire \BitCounterEnc:CounterUDB:reset\[428] = zero[6]
Removing Lhs of wire \BitCounterEnc:CounterUDB:dp_dir\[430] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \BitCounterEnc:CounterUDB:tc_i\[435] = \BitCounterEnc:CounterUDB:reload\[410]
Removing Lhs of wire \BitCounterEnc:CounterUDB:cs_addr_2\[443] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \BitCounterEnc:CounterUDB:cs_addr_1\[444] = \BitCounterEnc:CounterUDB:count_enable\[442]
Removing Lhs of wire \BitCounterEnc:CounterUDB:cs_addr_0\[445] = \BitCounterEnc:CounterUDB:reload\[410]
Removing Lhs of wire cydff_11R[475] = zero[6]
Removing Lhs of wire cydff_11S[476] = Net_10457[350]
Removing Lhs of wire tmpOE__ClockEnc_net_0[478] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire tmpOE__LOAD_1_net_0[484] = tmpOE__LOAD_net_0[1]
Removing Rhs of wire Net_1037[491] = cydff_6[495]
Removing Lhs of wire cydff_5R[492] = zero[6]
Removing Lhs of wire cydff_5S[493] = Net_1463[63]
Removing Lhs of wire Net_1453[494] = cydff_5[490]
Removing Lhs of wire cydff_6R[497] = zero[6]
Removing Lhs of wire cydff_6S[498] = Net_1463[63]
Removing Lhs of wire cydff_8R[502] = zero[6]
Removing Lhs of wire cydff_8S[503] = Net_1463[63]
Removing Lhs of wire Net_11627[504] = cydff_8[500]
Removing Lhs of wire cydff_3R[507] = zero[6]
Removing Lhs of wire cydff_3S[508] = Net_1463[63]
Removing Lhs of wire tmpOE__LED_net_0[510] = tmpOE__LOAD_net_0[1]
Removing Rhs of wire Net_10805[511] = \LED_ON:control_out_0\[518]
Removing Rhs of wire Net_10805[511] = \LED_ON:control_0\[541]
Removing Lhs of wire \LED_ON:clk\[516] = zero[6]
Removing Lhs of wire \LED_ON:rst\[517] = zero[6]
Removing Lhs of wire Net_12262[543] = tmpOE__LOAD_net_0[1]
Removing Rhs of wire Net_686[548] = \Sigma:tmp__Sigma_reg_1\[1146]
Removing Lhs of wire Clock_ticktack[549] = cydff_9[547]
Removing Lhs of wire tmpOE__Clock_tiktak_net_0[551] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \Boundary32bit:Net_82\[557] = zero[6]
Removing Lhs of wire \Boundary32bit:Net_91\[558] = zero[6]
Removing Lhs of wire tmpOE__TC_word_net_0[567] = tmpOE__LOAD_net_0[1]
Removing Rhs of wire Net_11393[574] = \Period:bSR:so_32_0\[1299]
Removing Lhs of wire Net_10925[575] = cydff_1[573]
Removing Lhs of wire \SigmaReg:Net_350\[576] = Net_10946[577]
Removing Rhs of wire Net_10946[577] = \Sigma:tmp__Sigma_reg_0\[1147]
Removing Rhs of wire \SigmaReg:bSR:ctrl_clk_enable\[580] = \SigmaReg:bSR:control_0\[581]
Removing Lhs of wire \SigmaReg:bSR:status_2\[593] = zero[6]
Removing Lhs of wire \SigmaReg:bSR:status_0\[594] = zero[6]
Removing Lhs of wire \SigmaReg:bSR:final_load\[595] = zero[6]
Removing Lhs of wire \SigmaReg:bSR:status_1\[596] = zero[6]
Removing Rhs of wire \SigmaReg:bSR:status_3\[597] = \SigmaReg:bSR:f0_blk_stat_final\[598]
Removing Rhs of wire \SigmaReg:bSR:status_3\[597] = \SigmaReg:bSR:f0_blk_stat_32_3\[608]
Removing Rhs of wire \SigmaReg:bSR:status_4\[599] = \SigmaReg:bSR:f0_bus_stat_final\[600]
Removing Rhs of wire \SigmaReg:bSR:status_4\[599] = \SigmaReg:bSR:f0_bus_stat_32_3\[609]
Removing Rhs of wire \SigmaReg:bSR:status_5\[601] = \SigmaReg:bSR:f1_blk_stat_final\[602]
Removing Rhs of wire \SigmaReg:bSR:status_5\[601] = \SigmaReg:bSR:f1_blk_stat_32_3\[610]
Removing Rhs of wire \SigmaReg:bSR:status_6\[603] = \SigmaReg:bSR:f1_bus_stat_final\[604]
Removing Rhs of wire \SigmaReg:bSR:status_6\[603] = \SigmaReg:bSR:f1_bus_stat_32_3\[611]
Removing Lhs of wire \SigmaReg:bSR:reset\[613] = zero[6]
Removing Lhs of wire \SigmaReg:bSR:store\[614] = zero[6]
Removing Rhs of wire Net_698[787] = \SigmaReg:bSR:so_32_0\[626]
Removing Lhs of wire \Control_Period:clk\[788] = zero[6]
Removing Lhs of wire \Control_Period:rst\[789] = zero[6]
Removing Lhs of wire \UART:Net_61\[816] = \UART:Net_9\[815]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[829] = zero[6]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[830] = zero[6]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[831] = \UART:BUART:control_4\[823]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[832] = \UART:BUART:control_3\[824]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[833] = zero[6]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[834] = zero[6]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[835] = zero[6]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[836] = \UART:BUART:control_2\[825]
Removing Rhs of wire Net_11415[843] = \UART:BUART:rx_interrupt_out\[844]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[848] = \UART:BUART:tx_bitclk_dp\[884]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[894] = \UART:BUART:tx_counter_dp\[885]
Removing Lhs of wire \UART:BUART:tx_status_6\[895] = zero[6]
Removing Lhs of wire \UART:BUART:tx_status_5\[896] = zero[6]
Removing Lhs of wire \UART:BUART:tx_status_4\[897] = zero[6]
Removing Lhs of wire \UART:BUART:tx_status_1\[899] = \UART:BUART:tx_fifo_empty\[862]
Removing Lhs of wire \UART:BUART:tx_status_3\[901] = \UART:BUART:tx_fifo_notfull\[861]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[961] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[969] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[980]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[971] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[981]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[972] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[997]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[973] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[1011]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[974] = \UART:BUART:sRX:s23Poll:MODIN1_1\[975]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_1\[975] = \UART:BUART:pollcount_1\[967]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[976] = \UART:BUART:sRX:s23Poll:MODIN1_0\[977]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_0\[977] = \UART:BUART:pollcount_0\[970]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[983] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[984] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[985] = \UART:BUART:pollcount_1\[967]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[986] = \UART:BUART:pollcount_1\[967]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[987] = \UART:BUART:pollcount_0\[970]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[988] = \UART:BUART:pollcount_0\[970]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[989] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[990] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[991] = \UART:BUART:pollcount_1\[967]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[992] = \UART:BUART:pollcount_0\[970]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[993] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[994] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[999] = \UART:BUART:pollcount_1\[967]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[1000] = \UART:BUART:pollcount_1\[967]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[1001] = \UART:BUART:pollcount_0\[970]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[1002] = \UART:BUART:pollcount_0\[970]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[1003] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[1004] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[1005] = \UART:BUART:pollcount_1\[967]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[1006] = \UART:BUART:pollcount_0\[970]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[1007] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[1008] = zero[6]
Removing Lhs of wire \UART:BUART:rx_status_1\[1015] = zero[6]
Removing Rhs of wire \UART:BUART:rx_status_2\[1016] = \UART:BUART:rx_parity_error_status\[1017]
Removing Rhs of wire \UART:BUART:rx_status_3\[1018] = \UART:BUART:rx_stop_bit_error\[1019]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[1029] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[1078]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[1033] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[1100]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[1034] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[1035] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[1036] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[1037] = \UART:BUART:sRX:MODIN4_6\[1038]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_6\[1038] = \UART:BUART:rx_count_6\[956]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[1039] = \UART:BUART:sRX:MODIN4_5\[1040]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_5\[1040] = \UART:BUART:rx_count_5\[957]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[1041] = \UART:BUART:sRX:MODIN4_4\[1042]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_4\[1042] = \UART:BUART:rx_count_4\[958]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[1043] = \UART:BUART:sRX:MODIN4_3\[1044]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_3\[1044] = \UART:BUART:rx_count_3\[959]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[1045] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[1046] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[1047] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[1048] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[1049] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[1050] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[1051] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[1052] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[1053] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[1054] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[1055] = \UART:BUART:rx_count_6\[956]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[1056] = \UART:BUART:rx_count_5\[957]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[1057] = \UART:BUART:rx_count_4\[958]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[1058] = \UART:BUART:rx_count_3\[959]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[1059] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[1060] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[1061] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[1062] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[1063] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[1064] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[1065] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[1080] = \UART:BUART:rx_postpoll\[915]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[1081] = \UART:BUART:rx_parity_bit\[1032]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[1082] = \UART:BUART:rx_postpoll\[915]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[1083] = \UART:BUART:rx_parity_bit\[1032]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[1084] = \UART:BUART:rx_postpoll\[915]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[1085] = \UART:BUART:rx_parity_bit\[1032]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[1087] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[1088] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[1086]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[1089] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[1086]
Removing Lhs of wire tmpOE__Rx_1_net_0[1111] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[1116] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire tmpOE__CH32kHZ_IN_net_0[1126] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire tmpOE__CH32kHZ_OUT_net_0[1132] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire Net_11442[1139] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire cydff_2R[1140] = Net_11446[1141]
Removing Lhs of wire cydff_2S[1142] = zero[6]
Removing Lhs of wire \Sigma:tmp__Sigma_ins_2\[1143] = Net_686[548]
Removing Lhs of wire \Sigma:tmp__Sigma_ins_1\[1144] = Net_698[787]
Removing Lhs of wire \Sigma:tmp__Sigma_ins_0\[1145] = Net_11393[574]
Removing Lhs of wire \ControlReg_Regim:clk\[1148] = zero[6]
Removing Lhs of wire \ControlReg_Regim:rst\[1149] = zero[6]
Removing Rhs of wire Net_11545[1150] = \ControlReg_Regim:control_out_0\[1151]
Removing Rhs of wire Net_11545[1150] = \ControlReg_Regim:control_0\[1174]
Removing Rhs of wire Net_11569[1152] = \ControlReg_Regim:control_out_1\[1153]
Removing Rhs of wire Net_11569[1152] = \ControlReg_Regim:control_1\[1173]
Removing Rhs of wire Net_11566[1154] = \ControlReg_Regim:control_out_2\[1155]
Removing Rhs of wire Net_11566[1154] = \ControlReg_Regim:control_2\[1172]
Removing Rhs of wire Net_11563[1156] = \ControlReg_Regim:control_out_3\[1157]
Removing Rhs of wire Net_11563[1156] = \ControlReg_Regim:control_3\[1171]
Removing Lhs of wire Net_11564[1176] = zero[6]
Removing Rhs of wire Net_11565[1177] = \mux_4:tmp__mux_4_reg\[1175]
Removing Lhs of wire Net_11567[1179] = zero[6]
Removing Rhs of wire Net_11568[1180] = \mux_7:tmp__mux_7_reg\[1178]
Removing Lhs of wire Net_11516[1182] = zero[6]
Removing Lhs of wire Net_11513[1184] = zero[6]
Removing Rhs of wire Net_11515[1185] = \mux_5:tmp__mux_5_reg\[1183]
Removing Lhs of wire Net_11561[1187] = zero[6]
Removing Rhs of wire Net_11562[1188] = \mux_3:tmp__mux_3_reg\[1186]
Removing Lhs of wire Net_11570[1190] = zero[6]
Removing Lhs of wire Net_11502[1192] = zero[6]
Removing Rhs of wire Net_11504[1193] = \mux_2:tmp__mux_2_reg\[1191]
Removing Lhs of wire Net_11499[1195] = zero[6]
Removing Rhs of wire Net_11501[1196] = \mux_1:tmp__mux_1_reg\[1194]
Removing Lhs of wire tmpOE__DOut_CH2_P_net_0[1198] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire tmpOE__DOut_CH2_N_net_0[1204] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire tmpOE__DOut_CH3_N_net_0[1210] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire tmpOE__DOut_CH3_P_net_0[1216] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire tmpOE__DOut_CH4_P_net_0[1222] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire tmpOE__DOut_CH4_N_net_0[1228] = tmpOE__LOAD_net_0[1]
Removing Rhs of wire Net_12175[1236] = cydff_7[1516]
Removing Rhs of wire Net_11939[1240] = \GlitchFilter_1:genblk1[0]:last_state\[1239]
Removing Lhs of wire tmpOE__Out_TikTak_3_net_0[1242] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire Net_12187[1248] = tmpOE__LOAD_net_0[1]
Removing Rhs of wire Net_12186[1249] = \mux_10:tmp__mux_10_reg\[1760]
Removing Lhs of wire \Period:Net_350\[1250] = cydff_1[573]
Removing Rhs of wire \Period:bSR:ctrl_clk_enable\[1253] = \Period:bSR:control_0\[1254]
Removing Lhs of wire \Period:bSR:status_2\[1266] = zero[6]
Removing Rhs of wire \Period:bSR:status_0\[1267] = \Period:bSR:final_load\[1268]
Removing Lhs of wire \Period:bSR:status_1\[1269] = zero[6]
Removing Rhs of wire \Period:bSR:status_3\[1270] = \Period:bSR:f0_blk_stat_final\[1271]
Removing Rhs of wire \Period:bSR:status_3\[1270] = \Period:bSR:f0_blk_stat_32_3\[1281]
Removing Rhs of wire \Period:bSR:status_4\[1272] = \Period:bSR:f0_bus_stat_final\[1273]
Removing Rhs of wire \Period:bSR:status_4\[1272] = \Period:bSR:f0_bus_stat_32_3\[1282]
Removing Rhs of wire \Period:bSR:status_5\[1274] = \Period:bSR:f1_blk_stat_final\[1275]
Removing Rhs of wire \Period:bSR:status_5\[1274] = \Period:bSR:f1_blk_stat_32_3\[1283]
Removing Rhs of wire \Period:bSR:status_6\[1276] = \Period:bSR:f1_bus_stat_final\[1277]
Removing Rhs of wire \Period:bSR:status_6\[1276] = \Period:bSR:f1_bus_stat_32_3\[1284]
Removing Lhs of wire \Period:bSR:reset\[1286] = zero[6]
Removing Lhs of wire \Period:bSR:store\[1287] = zero[6]
Removing Lhs of wire \Status_Period:status_0\[1461] = cydff_10[379]
Removing Lhs of wire \Status_Period:status_1\[1462] = zero[6]
Removing Lhs of wire \Status_Period:status_2\[1463] = zero[6]
Removing Lhs of wire \Status_Period:status_3\[1464] = zero[6]
Removing Lhs of wire \Status_Period:status_4\[1465] = zero[6]
Removing Lhs of wire \Status_Period:status_5\[1466] = zero[6]
Removing Lhs of wire \Status_Period:status_6\[1467] = zero[6]
Removing Lhs of wire \Status_Period:status_7\[1468] = zero[6]
Removing Lhs of wire \Control_Capture:clk\[1470] = zero[6]
Removing Lhs of wire \Control_Capture:rst\[1471] = zero[6]
Removing Rhs of wire Net_11898[1472] = \Control_Capture:control_out_0\[1473]
Removing Rhs of wire Net_11898[1472] = \Control_Capture:control_0\[1496]
Removing Lhs of wire Net_11905[1499] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire cydff_14R[1500] = Net_11898[1472]
Removing Lhs of wire cydff_14S[1501] = zero[6]
Removing Lhs of wire Net_11873[1502] = cydff_14[1498]
Removing Lhs of wire tmpOE__PPS_net_0[1504] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire tmpOE__Out_TikTak_net_0[1510] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire cydff_7R[1517] = Net_11898[1472]
Removing Lhs of wire cydff_7S[1518] = zero[6]
Removing Rhs of wire Net_12170[1520] = cmp_vv_vv_MODGEN_7[1763]
Removing Rhs of wire Net_12170[1520] = \MODULE_7:g1:a0:xeq\[1928]
Removing Rhs of wire Net_12170[1520] = \MODULE_7:g1:a0:gx:u0:aeqb_1\[1895]
Removing Lhs of wire Net_11921[1522] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_6_19\[1523] = \BasicCounter:MODULE_6:g2:a0:s_19\[1701]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_6_18\[1525] = \BasicCounter:MODULE_6:g2:a0:s_18\[1702]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_6_17\[1527] = \BasicCounter:MODULE_6:g2:a0:s_17\[1703]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_6_16\[1529] = \BasicCounter:MODULE_6:g2:a0:s_16\[1704]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_6_15\[1531] = \BasicCounter:MODULE_6:g2:a0:s_15\[1705]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_6_14\[1533] = \BasicCounter:MODULE_6:g2:a0:s_14\[1706]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_6_13\[1535] = \BasicCounter:MODULE_6:g2:a0:s_13\[1707]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_6_12\[1537] = \BasicCounter:MODULE_6:g2:a0:s_12\[1708]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_6_11\[1539] = \BasicCounter:MODULE_6:g2:a0:s_11\[1709]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_6_10\[1540] = \BasicCounter:MODULE_6:g2:a0:s_10\[1710]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_6_9\[1542] = \BasicCounter:MODULE_6:g2:a0:s_9\[1711]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_6_8\[1544] = \BasicCounter:MODULE_6:g2:a0:s_8\[1712]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_6_7\[1546] = \BasicCounter:MODULE_6:g2:a0:s_7\[1713]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_6_6\[1548] = \BasicCounter:MODULE_6:g2:a0:s_6\[1714]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_6_5\[1550] = \BasicCounter:MODULE_6:g2:a0:s_5\[1715]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_6_4\[1552] = \BasicCounter:MODULE_6:g2:a0:s_4\[1716]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_6_3\[1554] = \BasicCounter:MODULE_6:g2:a0:s_3\[1717]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_6_2\[1556] = \BasicCounter:MODULE_6:g2:a0:s_2\[1718]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_6_1\[1558] = \BasicCounter:MODULE_6:g2:a0:s_1\[1719]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_6_0\[1560] = \BasicCounter:MODULE_6:g2:a0:s_0\[1720]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_23\[1601] = zero[6]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_22\[1602] = zero[6]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_21\[1603] = zero[6]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_20\[1604] = zero[6]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_19\[1605] = \BasicCounter:MODIN5_19\[1606]
Removing Lhs of wire \BasicCounter:MODIN5_19\[1606] = HI_19[1521]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_18\[1607] = \BasicCounter:MODIN5_18\[1608]
Removing Lhs of wire \BasicCounter:MODIN5_18\[1608] = HI_18[1524]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_17\[1609] = \BasicCounter:MODIN5_17\[1610]
Removing Lhs of wire \BasicCounter:MODIN5_17\[1610] = HI_17[1526]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_16\[1611] = \BasicCounter:MODIN5_16\[1612]
Removing Lhs of wire \BasicCounter:MODIN5_16\[1612] = HI_16[1528]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_15\[1613] = \BasicCounter:MODIN5_15\[1614]
Removing Lhs of wire \BasicCounter:MODIN5_15\[1614] = HI_15[1530]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_14\[1615] = \BasicCounter:MODIN5_14\[1616]
Removing Lhs of wire \BasicCounter:MODIN5_14\[1616] = HI_14[1532]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_13\[1617] = \BasicCounter:MODIN5_13\[1618]
Removing Lhs of wire \BasicCounter:MODIN5_13\[1618] = HI_13[1534]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_12\[1619] = \BasicCounter:MODIN5_12\[1620]
Removing Lhs of wire \BasicCounter:MODIN5_12\[1620] = HI_12[1536]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_11\[1621] = \BasicCounter:MODIN5_11\[1622]
Removing Lhs of wire \BasicCounter:MODIN5_11\[1622] = HI_11[1538]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_10\[1623] = \BasicCounter:MODIN5_10\[1624]
Removing Lhs of wire \BasicCounter:MODIN5_10\[1624] = HI_10[1243]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_9\[1625] = \BasicCounter:MODIN5_9\[1626]
Removing Lhs of wire \BasicCounter:MODIN5_9\[1626] = HI_9[1541]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_8\[1627] = \BasicCounter:MODIN5_8\[1628]
Removing Lhs of wire \BasicCounter:MODIN5_8\[1628] = HI_8[1543]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_7\[1629] = \BasicCounter:MODIN5_7\[1630]
Removing Lhs of wire \BasicCounter:MODIN5_7\[1630] = HI_7[1545]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_6\[1631] = \BasicCounter:MODIN5_6\[1632]
Removing Lhs of wire \BasicCounter:MODIN5_6\[1632] = HI_6[1547]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_5\[1633] = \BasicCounter:MODIN5_5\[1634]
Removing Lhs of wire \BasicCounter:MODIN5_5\[1634] = HI_5[1549]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_4\[1635] = \BasicCounter:MODIN5_4\[1636]
Removing Lhs of wire \BasicCounter:MODIN5_4\[1636] = HI_4[1551]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_3\[1637] = \BasicCounter:MODIN5_3\[1638]
Removing Lhs of wire \BasicCounter:MODIN5_3\[1638] = HI_3[1553]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_2\[1639] = \BasicCounter:MODIN5_2\[1640]
Removing Lhs of wire \BasicCounter:MODIN5_2\[1640] = HI_2[1555]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_1\[1641] = \BasicCounter:MODIN5_1\[1642]
Removing Lhs of wire \BasicCounter:MODIN5_1\[1642] = HI_1[1557]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_0\[1643] = \BasicCounter:MODIN5_0\[1644]
Removing Lhs of wire \BasicCounter:MODIN5_0\[1644] = HI_0[1559]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[1758] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[1759] = tmpOE__LOAD_net_0[1]
Removing Rhs of wire Net_11923_1[1761] = \Control_FREQ:control_out_1\[1785]
Removing Rhs of wire Net_11923_1[1761] = \Control_FREQ:control_1\[1794]
Removing Rhs of wire Net_11923_0[1762] = \Control_FREQ:control_out_0\[1786]
Removing Rhs of wire Net_11923_0[1762] = \Control_FREQ:control_0\[1795]
Removing Lhs of wire Net_11924_6[1764] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire Net_11924_5[1765] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire Net_11924_4[1766] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire Net_11924_3[1767] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire Net_11924_2[1768] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire Net_11924_1[1769] = zero[6]
Removing Lhs of wire Net_11924_0[1770] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \Control_FREQ:clk\[1771] = zero[6]
Removing Lhs of wire \Control_FREQ:rst\[1772] = zero[6]
Removing Lhs of wire \CAPT_LOW:status_7\[1796] = zero[6]
Removing Lhs of wire \CAPT_LOW:status_6\[1797] = HI_6[1547]
Removing Lhs of wire \CAPT_LOW:status_5\[1798] = HI_5[1549]
Removing Lhs of wire \CAPT_LOW:status_4\[1799] = HI_4[1551]
Removing Lhs of wire \CAPT_LOW:status_3\[1800] = HI_3[1553]
Removing Lhs of wire \CAPT_LOW:status_2\[1801] = HI_2[1555]
Removing Lhs of wire \CAPT_LOW:status_1\[1802] = HI_1[1557]
Removing Lhs of wire \CAPT_LOW:status_0\[1803] = HI_0[1559]
Removing Lhs of wire \CAPT_MID:status_7\[1805] = zero[6]
Removing Lhs of wire \CAPT_MID:status_6\[1806] = HI_13[1534]
Removing Lhs of wire \CAPT_MID:status_5\[1807] = HI_12[1536]
Removing Lhs of wire \CAPT_MID:status_4\[1808] = HI_11[1538]
Removing Lhs of wire \CAPT_MID:status_3\[1809] = HI_10[1243]
Removing Lhs of wire \CAPT_MID:status_2\[1810] = HI_9[1541]
Removing Lhs of wire \CAPT_MID:status_1\[1811] = HI_8[1543]
Removing Lhs of wire \CAPT_MID:status_0\[1812] = HI_7[1545]
Removing Lhs of wire \CAPT_HIGH:status_7\[1814] = zero[6]
Removing Lhs of wire \CAPT_HIGH:status_6\[1815] = zero[6]
Removing Lhs of wire \CAPT_HIGH:status_5\[1816] = HI_19[1521]
Removing Lhs of wire \CAPT_HIGH:status_4\[1817] = HI_18[1524]
Removing Lhs of wire \CAPT_HIGH:status_3\[1818] = HI_17[1526]
Removing Lhs of wire \CAPT_HIGH:status_2\[1819] = HI_16[1528]
Removing Lhs of wire \CAPT_HIGH:status_1\[1820] = HI_15[1530]
Removing Lhs of wire \CAPT_HIGH:status_0\[1821] = HI_14[1532]
Removing Lhs of wire \MODULE_7:g1:a0:newa_6\[1823] = MODIN6_6[1824]
Removing Lhs of wire MODIN6_6[1824] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:newa_5\[1825] = MODIN6_5[1826]
Removing Lhs of wire MODIN6_5[1826] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:newa_4\[1827] = MODIN6_4[1828]
Removing Lhs of wire MODIN6_4[1828] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:newa_3\[1829] = MODIN6_3[1830]
Removing Lhs of wire MODIN6_3[1830] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:newa_2\[1831] = MODIN6_2[1832]
Removing Lhs of wire MODIN6_2[1832] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:newa_1\[1833] = MODIN6_1[1834]
Removing Lhs of wire MODIN6_1[1834] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:newa_0\[1835] = MODIN6_0[1836]
Removing Lhs of wire MODIN6_0[1836] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:newb_6\[1837] = HI_19[1521]
Removing Lhs of wire MODIN7_19[1838] = HI_19[1521]
Removing Lhs of wire \MODULE_7:g1:a0:newb_5\[1839] = HI_18[1524]
Removing Lhs of wire MODIN7_18[1840] = HI_18[1524]
Removing Lhs of wire \MODULE_7:g1:a0:newb_4\[1841] = HI_17[1526]
Removing Lhs of wire MODIN7_17[1842] = HI_17[1526]
Removing Lhs of wire \MODULE_7:g1:a0:newb_3\[1843] = HI_16[1528]
Removing Lhs of wire MODIN7_16[1844] = HI_16[1528]
Removing Lhs of wire \MODULE_7:g1:a0:newb_2\[1845] = HI_15[1530]
Removing Lhs of wire MODIN7_15[1846] = HI_15[1530]
Removing Lhs of wire \MODULE_7:g1:a0:newb_1\[1847] = HI_14[1532]
Removing Lhs of wire MODIN7_14[1848] = HI_14[1532]
Removing Lhs of wire \MODULE_7:g1:a0:newb_0\[1849] = HI_13[1534]
Removing Lhs of wire MODIN7_13[1850] = HI_13[1534]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_6\[1851] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_5\[1852] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_4\[1853] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_3\[1854] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_2\[1855] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_1\[1856] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_0\[1857] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:datab_6\[1858] = HI_19[1521]
Removing Lhs of wire \MODULE_7:g1:a0:datab_5\[1859] = HI_18[1524]
Removing Lhs of wire \MODULE_7:g1:a0:datab_4\[1860] = HI_17[1526]
Removing Lhs of wire \MODULE_7:g1:a0:datab_3\[1861] = HI_16[1528]
Removing Lhs of wire \MODULE_7:g1:a0:datab_2\[1862] = HI_15[1530]
Removing Lhs of wire \MODULE_7:g1:a0:datab_1\[1863] = HI_14[1532]
Removing Lhs of wire \MODULE_7:g1:a0:datab_0\[1864] = HI_13[1534]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_6\[1865] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_5\[1866] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_4\[1867] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_3\[1868] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_2\[1869] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_1\[1870] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_0\[1871] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_6\[1872] = HI_19[1521]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_5\[1873] = HI_18[1524]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_4\[1874] = HI_17[1526]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_3\[1875] = HI_16[1528]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_2\[1876] = HI_15[1530]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_1\[1877] = HI_14[1532]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_0\[1878] = HI_13[1534]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:aeqb_0\[1886] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:eq_0\[1887] = \MODULE_7:g1:a0:gx:u0:xnor_array_0\[1885]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:eqi_0\[1894] = \MODULE_7:g1:a0:gx:u0:eq_6\[1893]
Removing Lhs of wire \GlitchFilter_3:genblk1[0]:sample\\D\[1939] = preouts_0[79]
Removing Lhs of wire \GlitchFilter_3:genblk1[1]:sample\\D\[1941] = preouts_1[81]
Removing Lhs of wire \GlitchFilter_3:genblk1[2]:sample\\D\[1943] = preouts_2[80]
Removing Lhs of wire \TransmitShiftReg:bSR:load_reg\\D\[1945] = Net_10625[2]
Removing Lhs of wire cydff_12D[1946] = Net_7248[20]
Removing Lhs of wire cydff_10D[1947] = Net_860[380]
Removing Lhs of wire \BitCounterEnc:CounterUDB:prevCapture\\D\[1948] = zero[6]
Removing Lhs of wire \BitCounterEnc:CounterUDB:overflow_reg_i\\D\[1949] = \BitCounterEnc:CounterUDB:overflow\[429]
Removing Lhs of wire \BitCounterEnc:CounterUDB:underflow_reg_i\\D\[1950] = \BitCounterEnc:CounterUDB:underflow\[432]
Removing Lhs of wire \BitCounterEnc:CounterUDB:tc_reg_i\\D\[1951] = \BitCounterEnc:CounterUDB:reload\[410]
Removing Lhs of wire \BitCounterEnc:CounterUDB:prevCompare\\D\[1952] = \BitCounterEnc:CounterUDB:cmp_out_i\[437]
Removing Lhs of wire \BitCounterEnc:CounterUDB:cmp_out_reg_i\\D\[1953] = \BitCounterEnc:CounterUDB:cmp_out_i\[437]
Removing Lhs of wire \BitCounterEnc:CounterUDB:count_stored_i\\D\[1954] = Net_10749[46]
Removing Lhs of wire cydff_11D[1955] = zero[6]
Removing Lhs of wire cydff_5D[1956] = Net_1037[491]
Removing Lhs of wire cydff_6D[1957] = Net_11633[496]
Removing Lhs of wire cydff_8D[1958] = Net_10731[501]
Removing Lhs of wire cydff_3D[1959] = Net_10746[506]
Removing Lhs of wire cydff_9D[1960] = Net_686[548]
Removing Lhs of wire cydff_1D[1961] = Net_11393[574]
Removing Lhs of wire \SigmaReg:bSR:load_reg\\D\[1962] = zero[6]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1963] = zero[6]
Removing Lhs of wire Net_11410D[1968] = zero[6]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1978] = \UART:BUART:rx_bitclk_pre\[950]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1988] = zero[6]
Removing Lhs of wire cydff_2D[1992] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \GlitchFilter_1:genblk1[0]:sample\\D\[1995] = Net_12175[1236]
Removing Lhs of wire \Period:bSR:load_reg\\D\[1998] = cydff_10[379]
Removing Lhs of wire cydff_14D[1999] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire cydff_7D[2000] = cydff_14[1498]

------------------------------------------------------
Aliased 0 equations, 503 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__LOAD_net_0' (cost = 0):
tmpOE__LOAD_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'Net_10625' (cost = 1):
Net_10625 <= ((Net_10679 and Net_10457));

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'S' (cost = 4):
S <= ((not Net_10749 and Net_10649)
	OR (not Net_10649 and Net_10749));

Note:  Expanding virtual equation for 'Net_2241' (cost = 2):
Net_2241 <= ((Net_10649 and Net_10749)
	OR (not Net_10649 and not Net_10749));

Note:  Expanding virtual equation for 'preouts_0' (cost = 4):
preouts_0 <= ((Net_10649 and Net_10749 and preouts_2)
	OR (not Net_10649 and not Net_10749 and preouts_2));

Note:  Expanding virtual equation for 'preouts_1' (cost = 4):
preouts_1 <= ((not Net_10749 and Net_10649 and preouts_2)
	OR (not Net_10649 and Net_10749 and preouts_2));

Note:  Expanding virtual equation for '\GlitchFilter_3:genblk1[0]:or_term\' (cost = 3):
\GlitchFilter_3:genblk1[0]:or_term\ <= (\GlitchFilter_3:genblk1[0]:sample\
	OR (Net_10649 and Net_10749 and preouts_2)
	OR (not Net_10649 and not Net_10749 and preouts_2));

Note:  Expanding virtual equation for '\GlitchFilter_3:genblk1[0]:and_term\' (cost = 2):
\GlitchFilter_3:genblk1[0]:and_term\ <= ((Net_10649 and Net_10749 and preouts_2 and \GlitchFilter_3:genblk1[0]:sample\)
	OR (not Net_10649 and not Net_10749 and preouts_2 and \GlitchFilter_3:genblk1[0]:sample\));

Note:  Expanding virtual equation for '\GlitchFilter_3:genblk1[1]:or_term\' (cost = 3):
\GlitchFilter_3:genblk1[1]:or_term\ <= (\GlitchFilter_3:genblk1[1]:sample\
	OR (not Net_10749 and Net_10649 and preouts_2)
	OR (not Net_10649 and Net_10749 and preouts_2));

Note:  Expanding virtual equation for '\GlitchFilter_3:genblk1[1]:and_term\' (cost = 2):
\GlitchFilter_3:genblk1[1]:and_term\ <= ((not Net_10749 and Net_10649 and preouts_2 and \GlitchFilter_3:genblk1[1]:sample\)
	OR (not Net_10649 and Net_10749 and preouts_2 and \GlitchFilter_3:genblk1[1]:sample\));

Note:  Expanding virtual equation for '\GlitchFilter_3:genblk1[2]:or_term\' (cost = 2):
\GlitchFilter_3:genblk1[2]:or_term\ <= (\GlitchFilter_3:genblk1[2]:sample\
	OR preouts_2);

Note:  Expanding virtual equation for '\GlitchFilter_3:genblk1[2]:and_term\' (cost = 1):
\GlitchFilter_3:genblk1[2]:and_term\ <= ((preouts_2 and \GlitchFilter_3:genblk1[2]:sample\));

Note:  Expanding virtual equation for '\BitCounterEnc:CounterUDB:capt_either_edge\' (cost = 0):
\BitCounterEnc:CounterUDB:capt_either_edge\ <= (\BitCounterEnc:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\BitCounterEnc:CounterUDB:overflow\' (cost = 0):
\BitCounterEnc:CounterUDB:overflow\ <= (\BitCounterEnc:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\BitCounterEnc:CounterUDB:underflow\' (cost = 0):
\BitCounterEnc:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounterEnc:CounterUDB:cmp_out_i\' (cost = 0):
\BitCounterEnc:CounterUDB:cmp_out_i\ <= (not \BitCounterEnc:CounterUDB:cmp_less\);

Note:  Expanding virtual equation for 'Net_11008' (cost = 2):
Net_11008 <= ((cydff_5 and Net_1037));

Note:  Expanding virtual equation for 'Net_677' (cost = 0):
Net_677 <= (not Net_12290);

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for 'Net_12186' (cost = 4):
Net_12186 <= ((not Net_11923_1 and not Net_11923_0 and HI_10)
	OR (not Net_11923_0 and HI_8 and Net_11923_1)
	OR (not Net_11923_1 and HI_9 and Net_11923_0)
	OR (HI_7 and Net_11923_1 and Net_11923_0));

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[0]:or_term\' (cost = 2):
\GlitchFilter_1:genblk1[0]:or_term\ <= (\GlitchFilter_1:genblk1[0]:sample\
	OR Net_12175);

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[0]:and_term\' (cost = 1):
\GlitchFilter_1:genblk1[0]:and_term\ <= ((Net_12175 and \GlitchFilter_1:genblk1[0]:sample\));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 4):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <= ((HI_16 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:s_16\' (cost = 2):
\BasicCounter:MODULE_6:g2:a0:s_16\ <= ((not \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ and HI_16)
	OR (not HI_16 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((HI_8 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:s_8\' (cost = 2):
\BasicCounter:MODULE_6:g2:a0:s_8\ <= ((not \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ and HI_8)
	OR (not HI_8 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (HI_0);

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:s_0\' (cost = 0):
\BasicCounter:MODULE_6:g2:a0:s_0\ <= (not HI_0);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_6\ <= (HI_19);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_5\ <= (HI_18);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_4\ <= (HI_17);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_3\ <= (HI_16);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_2\ <= (HI_15);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_1\ <= (not HI_14);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= (HI_13);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:eq_1\ <= ((not HI_14 and HI_13));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:eq_2\ <= ((not HI_14 and HI_15 and HI_13));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:eq_3\ <= ((not HI_14 and HI_16 and HI_15 and HI_13));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:eq_4\ <= ((not HI_14 and HI_17 and HI_16 and HI_15 and HI_13));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:eq_5\ <= ((not HI_14 and HI_18 and HI_17 and HI_16 and HI_15 and HI_13));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:lt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:gt_3\ <= (not HI_16);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_4\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:lt_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_4\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:gt_4\ <= (not HI_16
	OR not HI_17);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:gt_0\ <= (not HI_13);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:lt_1\ <= (HI_14);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_1\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:gt_1\ <= ((not HI_14 and not HI_13));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'Net_853' (cost = 2):
Net_853 <= ((not Net_12290 and Net_867));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:eq_6\ <= ((not HI_14 and HI_19 and HI_18 and HI_17 and HI_16 and HI_15 and HI_13));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 5):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <= ((HI_17 and HI_16 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:s_17\' (cost = 3):
\BasicCounter:MODULE_6:g2:a0:s_17\ <= ((not HI_16 and HI_17)
	OR (not \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ and HI_17)
	OR (not HI_17 and HI_16 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 5):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((HI_9 and HI_8 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:s_9\' (cost = 3):
\BasicCounter:MODULE_6:g2:a0:s_9\ <= ((not HI_8 and HI_9)
	OR (not \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ and HI_9)
	OR (not HI_9 and HI_8 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((HI_1 and HI_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:s_1\' (cost = 2):
\BasicCounter:MODULE_6:g2:a0:s_1\ <= ((not HI_0 and HI_1)
	OR (not HI_1 and HI_0));


Substituting virtuals - pass 3:

Note:  Virtual signal \UART:BUART:rx_postpoll\ with ( cost: 168 or cost_inv: 2)  > 90 or with size: 2 > 102 has been made a (soft) node.
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_11413 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:rx_postpoll\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:rx_postpoll\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:rx_postpoll\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:rx_postpoll\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:xneq\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and \UART:BUART:rx_postpoll\)
	OR (not \UART:BUART:rx_postpoll\ and \UART:BUART:rx_parity_bit\));

Note:  Virtual signal Net_12170 with ( cost: 98 or cost_inv: 7)  > 90 or with size: 1 > 102 has been made a (soft) node.
Net_12170 <= ((not HI_14 and HI_19 and HI_18 and HI_17 and HI_16 and HI_15 and HI_13));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 6):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <= ((HI_18 and HI_17 and HI_16 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:s_18\' (cost = 4):
\BasicCounter:MODULE_6:g2:a0:s_18\ <= ((not HI_17 and HI_18)
	OR (not HI_16 and HI_18)
	OR (not \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ and HI_18)
	OR (not HI_18 and HI_17 and HI_16 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 6):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <= ((HI_10 and HI_9 and HI_8 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:s_10\' (cost = 4):
\BasicCounter:MODULE_6:g2:a0:s_10\ <= ((not HI_9 and HI_10)
	OR (not HI_8 and HI_10)
	OR (not \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ and HI_10)
	OR (not HI_10 and HI_9 and HI_8 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((HI_2 and HI_1 and HI_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:s_2\' (cost = 3):
\BasicCounter:MODULE_6:g2:a0:s_2\ <= ((not HI_1 and HI_2)
	OR (not HI_0 and HI_2)
	OR (not HI_2 and HI_1 and HI_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <= ((HI_19 and HI_18 and HI_17 and HI_16 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:s_19\' (cost = 5):
\BasicCounter:MODULE_6:g2:a0:s_19\ <= ((not HI_18 and HI_19)
	OR (not HI_17 and HI_19)
	OR (not HI_16 and HI_19)
	OR (not \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ and HI_19)
	OR (not HI_19 and HI_18 and HI_17 and HI_16 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 7):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <= ((HI_10 and HI_11 and HI_9 and HI_8 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:s_11\' (cost = 5):
\BasicCounter:MODULE_6:g2:a0:s_11\ <= ((not HI_10 and HI_11)
	OR (not HI_9 and HI_11)
	OR (not HI_8 and HI_11)
	OR (not \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ and HI_11)
	OR (not HI_11 and HI_10 and HI_9 and HI_8 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((HI_3 and HI_2 and HI_1 and HI_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:s_3\' (cost = 4):
\BasicCounter:MODULE_6:g2:a0:s_3\ <= ((not HI_2 and HI_3)
	OR (not HI_1 and HI_3)
	OR (not HI_0 and HI_3)
	OR (not HI_3 and HI_2 and HI_1 and HI_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 8):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <= ((HI_10 and HI_12 and HI_11 and HI_9 and HI_8 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:s_12\' (cost = 6):
\BasicCounter:MODULE_6:g2:a0:s_12\ <= ((not HI_10 and HI_12)
	OR (not HI_11 and HI_12)
	OR (not HI_9 and HI_12)
	OR (not HI_8 and HI_12)
	OR (not \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ and HI_12)
	OR (not HI_12 and HI_10 and HI_11 and HI_9 and HI_8 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((HI_4 and HI_3 and HI_2 and HI_1 and HI_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:s_4\' (cost = 5):
\BasicCounter:MODULE_6:g2:a0:s_4\ <= ((not HI_3 and HI_4)
	OR (not HI_2 and HI_4)
	OR (not HI_1 and HI_4)
	OR (not HI_0 and HI_4)
	OR (not HI_4 and HI_3 and HI_2 and HI_1 and HI_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 9):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <= ((HI_10 and HI_13 and HI_12 and HI_11 and HI_9 and HI_8 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:s_13\' (cost = 7):
\BasicCounter:MODULE_6:g2:a0:s_13\ <= ((not HI_10 and HI_13)
	OR (not HI_12 and HI_13)
	OR (not HI_11 and HI_13)
	OR (not HI_9 and HI_13)
	OR (not HI_8 and HI_13)
	OR (not \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ and HI_13)
	OR (not HI_13 and HI_10 and HI_12 and HI_11 and HI_9 and HI_8 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((HI_5 and HI_4 and HI_3 and HI_2 and HI_1 and HI_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:s_5\' (cost = 6):
\BasicCounter:MODULE_6:g2:a0:s_5\ <= ((not HI_4 and HI_5)
	OR (not HI_3 and HI_5)
	OR (not HI_2 and HI_5)
	OR (not HI_1 and HI_5)
	OR (not HI_0 and HI_5)
	OR (not HI_5 and HI_4 and HI_3 and HI_2 and HI_1 and HI_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 10):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <= ((HI_10 and HI_14 and HI_13 and HI_12 and HI_11 and HI_9 and HI_8 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:s_14\' (cost = 8):
\BasicCounter:MODULE_6:g2:a0:s_14\ <= ((not HI_10 and HI_14)
	OR (not HI_13 and HI_14)
	OR (not HI_12 and HI_14)
	OR (not HI_11 and HI_14)
	OR (not HI_9 and HI_14)
	OR (not HI_8 and HI_14)
	OR (not \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ and HI_14)
	OR (not HI_14 and HI_10 and HI_13 and HI_12 and HI_11 and HI_9 and HI_8 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((HI_6 and HI_5 and HI_4 and HI_3 and HI_2 and HI_1 and HI_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:s_6\' (cost = 7):
\BasicCounter:MODULE_6:g2:a0:s_6\ <= ((not HI_5 and HI_6)
	OR (not HI_4 and HI_6)
	OR (not HI_3 and HI_6)
	OR (not HI_2 and HI_6)
	OR (not HI_1 and HI_6)
	OR (not HI_0 and HI_6)
	OR (not HI_6 and HI_5 and HI_4 and HI_3 and HI_2 and HI_1 and HI_0));


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:s_15\' (cost = 9):
\BasicCounter:MODULE_6:g2:a0:s_15\ <= ((not HI_10 and HI_15)
	OR (not HI_14 and HI_15)
	OR (not HI_13 and HI_15)
	OR (not HI_12 and HI_15)
	OR (not HI_11 and HI_15)
	OR (not HI_9 and HI_15)
	OR (not HI_8 and HI_15)
	OR (not \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ and HI_15)
	OR (not HI_15 and HI_10 and HI_14 and HI_13 and HI_12 and HI_11 and HI_9 and HI_8 and \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:s_7\' (cost = 8):
\BasicCounter:MODULE_6:g2:a0:s_7\ <= ((not HI_6 and HI_7)
	OR (not HI_5 and HI_7)
	OR (not HI_4 and HI_7)
	OR (not HI_3 and HI_7)
	OR (not HI_2 and HI_7)
	OR (not HI_1 and HI_7)
	OR (not HI_0 and HI_7)
	OR (not HI_7 and HI_6 and HI_5 and HI_4 and HI_3 and HI_2 and HI_1 and HI_0));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 116 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \BitCounterEnc:CounterUDB:hwCapture\ to zero
Aliasing \BitCounterEnc:CounterUDB:status_3\ to zero
Aliasing \BitCounterEnc:CounterUDB:underflow\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \MODULE_7:g1:a0:gx:u0:lt_5\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \BitCounterEnc:CounterUDB:hwCapture\[409] = zero[6]
Removing Rhs of wire \BitCounterEnc:CounterUDB:reload\[410] = \BitCounterEnc:CounterUDB:per_equal\[431]
Removing Lhs of wire \BitCounterEnc:CounterUDB:status_3\[420] = zero[6]
Removing Lhs of wire \BitCounterEnc:CounterUDB:underflow\[432] = zero[6]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[914] = \UART:BUART:rx_bitclk\[962]
Removing Lhs of wire \UART:BUART:rx_status_0\[1013] = zero[6]
Removing Lhs of wire \UART:BUART:rx_status_6\[1022] = zero[6]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[1729] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:lt_5\[1908] = zero[6]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1985] = zero[6]

------------------------------------------------------
Aliased 0 equations, 10 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj" -dcpsoc3 "Manchester encoder-decoder.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.808ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Wednesday, 27 May 2020 16:50:46
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -d CY8C5888LTI-LP097 Manchester encoder-decoder.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\
    Removed wire end \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \MODULE_7:g1:a0:gx:u0:lti_1\ kept zero
    Removed wire end \MODULE_7:g1:a0:gx:u0:gti_1\ kept \MODULE_7:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_7:g1:a0:gx:u0:lti_0\ kept \MODULE_7:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_7:g1:a0:gx:u0:gti_0\ kept \MODULE_7:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \BitCounterEnc:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \BitCounterEnc:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \SigmaReg:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_11410 from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
Assigning clock Clock_4 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_3 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_5 to clock BUS_CLK because it is a pass-through
Assigning clock MC to clock BUS_CLK because it is a pass-through
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \GlitchFilter_3:ClkSync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \TransmitShiftReg:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_10749:macrocell.q was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_10749:macrocell.q
    UDB Clk/Enable \BitCounterEnc:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \SigmaReg:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \GlitchFilter_1:ClkSync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Period:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_11939:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_11939:macrocell.q
    Routed Clock: Net_10749:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_10749:macrocell.q
    Routed Clock: \Boundary32bit:CounterHW\:timercell.tc
        Effective Clock: \Boundary32bit:CounterHW\:timercell.tc
        Enable Signal: True
    Routed Clock: Net_10667:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_10667:macrocell.q
    Routed Clock: Net_1037:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_1037:macrocell.q
    Routed Clock: cydff_8:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: cydff_8:macrocell.q
    Routed Clock: Net_11403:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_11403:macrocell.q
    Routed Clock: StartOfFrame:macrocell.q
        Effective Clock: StartOfFrame:macrocell.q
        Enable Signal: True
    Routed Clock: cydff_9:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: cydff_9:macrocell.q
    Routed Clock: PPS(0):iocell.fb
        Effective Clock: PPS(0):iocell.fb
        Enable Signal: True
</CYPRESSTAG>
ADD: pft.M0040: information: The following 5 pin(s) will be assigned a location by the fitter: Out_TikTak(0), PPS(0), Rx_1(0), Start(0), Tx_1(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing Net_10679, Duplicate of \BitCounterEnc:CounterUDB:prevCompare\ 
    MacroCell: Name=Net_10679, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterEnc:CounterUDB:cmp_less\
        );
        Output = Net_10679 (fanout=4)

    Removing Net_10667, Duplicate of \BitCounterEnc:CounterUDB:overflow_reg_i\ 
    MacroCell: Name=Net_10667, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterEnc:CounterUDB:reload\
        );
        Output = Net_10667 (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:rx_state_1\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LOAD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LOAD(0)__PA ,
            pin_input => Net_10625 ,
            pad => LOAD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sh_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sh_out(0)__PA ,
            pin_input => Net_10649 ,
            pad => Sh_out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TC(0)__PA ,
            pin_input => \BitCounterEnc:CounterUDB:overflow_reg_i\ ,
            pad => TC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Compare(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Compare(0)__PA ,
            pin_input => \BitCounterEnc:CounterUDB:prevCompare\ ,
            pad => Compare(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ClockEncDelay(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ClockEncDelay(0)__PA ,
            pin_input => Net_10749 ,
            pad => ClockEncDelay(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DOut_CH1_N(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DOut_CH1_N(0)__PA ,
            pin_input => Net_11518 ,
            pad => DOut_CH1_N(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EN1(0)__PA ,
            pin_input => My_wire_2 ,
            pad => EN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DOut_CH1_P(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DOut_CH1_P(0)__PA ,
            pin_input => Net_11571 ,
            pad => DOut_CH1_P(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Start(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Start(0)__PA ,
            fb => Net_9792 ,
            annotation => Net_10561 ,
            pad => Start(0)_PAD );

    Pin : Name = ClockEnc(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ClockEnc(0)__PA ,
            pin_input => Net_10749 ,
            pad => ClockEnc(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LOAD_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LOAD_1(0)__PA ,
            pin_input => Net_10480 ,
            pad => LOAD_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pin_input => Net_10805 ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Clock_tiktak(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Clock_tiktak(0)__PA ,
            pin_input => cydff_9 ,
            pad => Clock_tiktak(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TC_word(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TC_word(0)__PA ,
            pin_input => Net_867 ,
            pad => TC_word(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_11413 ,
            pad => Rx_1(0)_PAD );

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_11408 ,
            pad => Tx_1(0)_PAD );

    Pin : Name = CH32kHZ_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CH32kHZ_IN(0)__PA ,
            pad => CH32kHZ_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CH32kHZ_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CH32kHZ_OUT(0)__PA ,
            pad => CH32kHZ_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DOut_CH2_P(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DOut_CH2_P(0)__PA ,
            pin_input => Net_11568 ,
            pad => DOut_CH2_P(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DOut_CH2_N(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DOut_CH2_N(0)__PA ,
            pin_input => Net_11515 ,
            pad => DOut_CH2_N(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DOut_CH3_N(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DOut_CH3_N(0)__PA ,
            pin_input => Net_11504 ,
            pad => DOut_CH3_N(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DOut_CH3_P(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DOut_CH3_P(0)__PA ,
            pin_input => Net_11565 ,
            pad => DOut_CH3_P(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DOut_CH4_P(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DOut_CH4_P(0)__PA ,
            pin_input => Net_11562 ,
            pad => DOut_CH4_P(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DOut_CH4_N(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DOut_CH4_N(0)__PA ,
            pin_input => Net_11501 ,
            pad => DOut_CH4_N(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Out_TikTak_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Out_TikTak_3(0)__PA ,
            pin_input => HI_10 ,
            pad => Out_TikTak_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PPS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PPS(0)__PA ,
            fb => Net_11907 ,
            pad => PPS(0)_PAD );

    Pin : Name = Out_TikTak(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Out_TikTak(0)__PA ,
            pin_input => StartOfFrame ,
            pad => Out_TikTak(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\TransmitShiftReg:bSR:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TransmitShiftReg:bSR:load_reg\ * Net_10457 * 
              \BitCounterEnc:CounterUDB:prevCompare\
        );
        Output = \TransmitShiftReg:bSR:status_0\ (fanout=5)

    MacroCell: Name=Net_9761, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_9792_SYNCOUT
        );
        Output = Net_9761 (fanout=1)

    MacroCell: Name=Net_10625, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10457 * \BitCounterEnc:CounterUDB:prevCompare\
        );
        Output = Net_10625 (fanout=1)

    MacroCell: Name=\BitCounterEnc:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterEnc:CounterUDB:cmp_less\ * 
              !\BitCounterEnc:CounterUDB:prevCompare\
        );
        Output = \BitCounterEnc:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\BitCounterEnc:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterEnc:CounterUDB:reload\ * 
              !\BitCounterEnc:CounterUDB:overflow_reg_i\
        );
        Output = \BitCounterEnc:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\BitCounterEnc:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10749 * Net_10511 * 
              !\BitCounterEnc:CounterUDB:count_stored_i\
        );
        Output = \BitCounterEnc:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=Net_11408, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_11408 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + \UART:BUART:pollcount_0\ * Net_11413_SYNCOUT
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_11565, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              My_wire_1 * Net_11566
        );
        Output = Net_11565 (fanout=1)

    MacroCell: Name=Net_11568, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              My_wire_1 * Net_11569
        );
        Output = Net_11568 (fanout=1)

    MacroCell: Name=Net_11518, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              My_wire_0 * Net_11545
        );
        Output = Net_11518 (fanout=1)

    MacroCell: Name=Net_11515, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              My_wire_0 * Net_11569
        );
        Output = Net_11515 (fanout=1)

    MacroCell: Name=Net_11562, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              My_wire_1 * Net_11563
        );
        Output = Net_11562 (fanout=1)

    MacroCell: Name=Net_11571, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              My_wire_1 * Net_11545
        );
        Output = Net_11571 (fanout=1)

    MacroCell: Name=Net_11504, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              My_wire_0 * Net_11566
        );
        Output = Net_11504 (fanout=1)

    MacroCell: Name=Net_11501, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              My_wire_0 * Net_11563
        );
        Output = Net_11501 (fanout=1)

    MacroCell: Name=StartOfFrame, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !HI_10 * !Net_11923_1 * !Net_11923_0
            + !HI_9 * !Net_11923_1 * Net_11923_0
            + !HI_8 * Net_11923_1 * !Net_11923_0
            + !HI_7 * Net_11923_1 * Net_11923_0
        );
        Output = StartOfFrame (fanout=3)

    MacroCell: Name=\Period:bSR:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_10 * !\Period:bSR:load_reg\
        );
        Output = \Period:bSR:status_0\ (fanout=5)

    MacroCell: Name=Net_11403, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_867 * !ClockBlock_BUS_CLK_local
        );
        Output = Net_11403 (fanout=1)

    MacroCell: Name=\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              HI_10 * HI_15 * HI_14 * HI_13 * HI_12 * HI_11 * HI_9 * HI_8 * 
              \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ (fanout=4)

    MacroCell: Name=\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              HI_7 * HI_6 * HI_5 * HI_4 * HI_3 * HI_2 * HI_1 * HI_0
        );
        Output = \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=9)

    MacroCell: Name=Net_12170, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              HI_19 * HI_18 * HI_17 * HI_16 * HI_15 * !HI_14 * HI_13
        );
        Output = Net_12170 (fanout=21)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=__ZERO__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=5)

    MacroCell: Name=\GlitchFilter_3:genblk1[0]:sample\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_10649 * !Net_10749 * preouts_2
            + Net_10649 * Net_10749 * preouts_2
        );
        Output = \GlitchFilter_3:genblk1[0]:sample\ (fanout=1)

    MacroCell: Name=My_wire_0, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_10649 * !Net_10749 * preouts_2 * 
              \GlitchFilter_3:genblk1[0]:sample\
            + !Net_10649 * !Net_10749 * preouts_2 * My_wire_0
            + Net_10649 * Net_10749 * preouts_2 * 
              \GlitchFilter_3:genblk1[0]:sample\
            + Net_10649 * Net_10749 * preouts_2 * My_wire_0
            + \GlitchFilter_3:genblk1[0]:sample\ * My_wire_0
        );
        Output = My_wire_0 (fanout=5)

    MacroCell: Name=\GlitchFilter_3:genblk1[1]:sample\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_10649 * Net_10749 * preouts_2
            + Net_10649 * !Net_10749 * preouts_2
        );
        Output = \GlitchFilter_3:genblk1[1]:sample\ (fanout=1)

    MacroCell: Name=My_wire_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_10649 * Net_10749 * preouts_2 * 
              \GlitchFilter_3:genblk1[1]:sample\
            + !Net_10649 * Net_10749 * preouts_2 * My_wire_1
            + Net_10649 * !Net_10749 * preouts_2 * 
              \GlitchFilter_3:genblk1[1]:sample\
            + Net_10649 * !Net_10749 * preouts_2 * My_wire_1
            + \GlitchFilter_3:genblk1[1]:sample\ * My_wire_1
        );
        Output = My_wire_1 (fanout=5)

    MacroCell: Name=\GlitchFilter_3:genblk1[2]:sample\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              preouts_2
        );
        Output = \GlitchFilter_3:genblk1[2]:sample\ (fanout=1)

    MacroCell: Name=My_wire_2, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !preouts_2 * !\GlitchFilter_3:genblk1[2]:sample\ * My_wire_2
            + preouts_2 * \GlitchFilter_3:genblk1[2]:sample\ * !My_wire_2
        );
        Output = My_wire_2 (fanout=2)

    MacroCell: Name=\TransmitShiftReg:bSR:load_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_10749)
        Main Equation            : 1 pterm
        (
              Net_10457 * \BitCounterEnc:CounterUDB:prevCompare\
        );
        Output = \TransmitShiftReg:bSR:load_reg\ (fanout=1)

    MacroCell: Name=preouts_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = !(Net_10511)
            Clock Enable: PosEdge(Net_10749)
        Main Equation            : 1 pterm
        (
              Net_7248
        );
        Output = preouts_2 (fanout=6)

    MacroCell: Name=cydff_10, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_867)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_860
        );
        Output = cydff_10 (fanout=3)

    MacroCell: Name=\BitCounterEnc:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterEnc:CounterUDB:reload\
        );
        Output = \BitCounterEnc:CounterUDB:overflow_reg_i\ (fanout=3)

    MacroCell: Name=\UART:BUART:txn_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\ * 
              \UART:BUART:tx_parity_bit\
            + !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * \UART:BUART:tx_counter_dp\ * 
              !\UART:BUART:tx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\ * 
              \UART:BUART:tx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * \UART:BUART:tx_counter_dp\ * 
              !\UART:BUART:tx_parity_bit\
            + \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_counter_dp\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_mark\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn_split\ (fanout=1)

    MacroCell: Name=\BitCounterEnc:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterEnc:CounterUDB:cmp_less\
        );
        Output = \BitCounterEnc:CounterUDB:prevCompare\ (fanout=5)

    MacroCell: Name=\BitCounterEnc:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10749
        );
        Output = \BitCounterEnc:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_10511, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = (Net_10457)
            Clock Enable: PosEdge(\BitCounterEnc:CounterUDB:overflow_reg_i\)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = Net_10511 (fanout=6)

    MacroCell: Name=cydff_5, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Net_10511)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1037
        );
        Output = cydff_5 (fanout=1)

    MacroCell: Name=Net_1037, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Net_10511)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              cydff_5 * Net_1037
        );
        Output = Net_1037 (fanout=3)

    MacroCell: Name=cydff_8, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Net_10511)
            Clock Enable: PosEdge(Net_1037)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_8 (fanout=1)

    MacroCell: Name=Net_10749, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Net_10511)
            Clock Enable: PosEdge(cydff_8)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_10749 (fanout=16)

    MacroCell: Name=cydff_9, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(Net_11403)
        Main Equation            : 1 pterm
        (
              Net_686
        );
        Output = cydff_9 (fanout=22)

    MacroCell: Name=cydff_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11393
        );
        Output = cydff_1 (fanout=4)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + \UART:BUART:txn_split\
        );
        Output = \UART:BUART:txn\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=11)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \UART:BUART:control_4\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_counter_dp\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:control_3\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_counter_dp\ * 
              \UART:BUART:tx_bitclk\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=10)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=10)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:control_2\ * \UART:BUART:tx_ctrl_mark_last\
            + \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              \UART:BUART:control_2\ * !\UART:BUART:tx_ctrl_mark_last\
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              \UART:BUART:control_2\ * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:tx_mark\
            + \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_counter_dp\ * 
              \UART:BUART:tx_bitclk\ * \UART:BUART:tx_mark\
        );
        Output = \UART:BUART:tx_mark\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
            + !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\ * 
              \UART:BUART:tx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\ * 
              !\UART:BUART:tx_parity_bit\
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=12)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=12)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=11)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_last\ * !Net_11413_SYNCOUT
        );
        Output = \UART:BUART:rx_state_2\ (fanout=11)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=10)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * \UART:BUART:pollcount_0\ * 
              Net_11413_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_11413_SYNCOUT
        );
        Output = \UART:BUART:pollcount_1\ (fanout=2)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\ * Net_11413_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * !Net_11413_SYNCOUT
        );
        Output = \UART:BUART:pollcount_0\ (fanout=3)

    MacroCell: Name=\UART:BUART:rx_status_2\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:rx_parity_error_pre\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:rx_parity_error_pre\
        );
        Output = \UART:BUART:rx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_markspace_pre\
            + \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_markspace_pre\
            + \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_markspace_pre\
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_parity_error_pre\
            + !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_error_pre\ * \UART:BUART:rx_parity_bit\
            + !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_error_pre\ * !\UART:BUART:rx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_parity_error_pre\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_error_pre\ * \UART:BUART:rx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_error_pre\ * !\UART:BUART:rx_parity_bit\
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11413_SYNCOUT
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_parity_bit\
            + !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=2)

    MacroCell: Name=Net_10457, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (StartOfFrame)
            Reset  = !(Net_11447)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_10457 (fanout=4)

    MacroCell: Name=Net_686, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_686 * Net_11393 * Net_698
            + Net_686 * !Net_11393 * !Net_698
        );
        Output = Net_686 (fanout=3)

    MacroCell: Name=Net_10946, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_686 * !Net_11393 * Net_698
            + !Net_686 * Net_11393 * !Net_698
            + Net_686 * !Net_11393 * !Net_698
            + Net_686 * Net_11393 * Net_698
        );
        Output = Net_10946 (fanout=4)

    MacroCell: Name=\GlitchFilter_1:genblk1[0]:sample\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12175
        );
        Output = \GlitchFilter_1:genblk1[0]:sample\ (fanout=1)

    MacroCell: Name=Net_11939, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_12175 * !\GlitchFilter_1:genblk1[0]:sample\ * Net_11939
            + Net_12175 * \GlitchFilter_1:genblk1[0]:sample\ * !Net_11939
        );
        Output = Net_11939 (fanout=4)

    MacroCell: Name=HI_10, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              HI_10 * Net_12170
            + !Net_12170 * HI_9 * HI_8 * 
              \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = HI_10 (fanout=10)

    MacroCell: Name=\Period:bSR:load_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_10
        );
        Output = \Period:bSR:load_reg\ (fanout=1)

    MacroCell: Name=cydff_14, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = !(Net_11907)
            Reset  = (Net_11898)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_14 (fanout=1)

    MacroCell: Name=Net_12175, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Reset  = (Net_11898)
            Clock Enable: NegEdge(cydff_9)
        Main Equation            : 1 pterm
        (
              cydff_14
        );
        Output = Net_12175 (fanout=2)

    MacroCell: Name=HI_19, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              !Net_12170 * HI_18 * HI_17 * HI_16 * 
              \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\
            + Net_12170 * HI_19
        );
        Output = HI_19 (fanout=3)

    MacroCell: Name=HI_18, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              !Net_12170 * HI_17 * HI_16 * 
              \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\
            + Net_12170 * HI_18
        );
        Output = HI_18 (fanout=4)

    MacroCell: Name=HI_17, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              !Net_12170 * HI_16 * 
              \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\
            + Net_12170 * HI_17
        );
        Output = HI_17 (fanout=5)

    MacroCell: Name=HI_16, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              !Net_12170 * !HI_16 * 
              \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\
            + !Net_12170 * HI_16 * 
              !\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\
        );
        Output = HI_16 (fanout=6)

    MacroCell: Name=HI_15, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              HI_10 * !Net_12170 * HI_14 * HI_13 * HI_12 * HI_11 * HI_9 * 
              HI_8 * \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_12170 * HI_15
        );
        Output = HI_15 (fanout=4)

    MacroCell: Name=HI_14, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              HI_10 * !Net_12170 * HI_13 * HI_12 * HI_11 * HI_9 * HI_8 * 
              \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_12170 * HI_14
        );
        Output = HI_14 (fanout=5)

    MacroCell: Name=HI_13, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              HI_10 * !Net_12170 * HI_12 * HI_11 * HI_9 * HI_8 * 
              \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_12170 * HI_13
        );
        Output = HI_13 (fanout=6)

    MacroCell: Name=HI_12, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              HI_10 * !Net_12170 * HI_11 * HI_9 * HI_8 * 
              \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_12170 * HI_12
        );
        Output = HI_12 (fanout=6)

    MacroCell: Name=HI_11, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              HI_10 * !Net_12170 * HI_9 * HI_8 * 
              \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_12170 * HI_11
        );
        Output = HI_11 (fanout=7)

    MacroCell: Name=HI_9, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              !Net_12170 * HI_8 * 
              \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_12170 * HI_9
        );
        Output = HI_9 (fanout=10)

    MacroCell: Name=HI_8, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              !Net_12170 * !HI_8 * 
              \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
            + !Net_12170 * HI_8 * 
              !\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = HI_8 (fanout=11)

    MacroCell: Name=HI_7, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              !Net_12170 * HI_6 * HI_5 * HI_4 * HI_3 * HI_2 * HI_1 * HI_0
            + Net_12170 * HI_7
        );
        Output = HI_7 (fanout=4)

    MacroCell: Name=HI_6, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              !Net_12170 * HI_5 * HI_4 * HI_3 * HI_2 * HI_1 * HI_0
            + Net_12170 * HI_6
        );
        Output = HI_6 (fanout=4)

    MacroCell: Name=HI_5, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              !Net_12170 * HI_4 * HI_3 * HI_2 * HI_1 * HI_0
            + Net_12170 * HI_5
        );
        Output = HI_5 (fanout=5)

    MacroCell: Name=HI_4, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              !Net_12170 * HI_3 * HI_2 * HI_1 * HI_0
            + Net_12170 * HI_4
        );
        Output = HI_4 (fanout=6)

    MacroCell: Name=HI_3, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              !Net_12170 * HI_2 * HI_1 * HI_0
            + Net_12170 * HI_3
        );
        Output = HI_3 (fanout=7)

    MacroCell: Name=HI_2, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              !Net_12170 * HI_1 * HI_0
            + Net_12170 * HI_2
        );
        Output = HI_2 (fanout=8)

    MacroCell: Name=HI_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              !Net_12170 * !HI_1 * HI_0
            + !Net_12170 * HI_1 * !HI_0
        );
        Output = HI_1 (fanout=9)

    MacroCell: Name=HI_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 1 pterm
        (
              !Net_12170 * !HI_0
        );
        Output = HI_0 (fanout=10)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
            route_si => __ONE__ ,
            chain_out => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
            clk_en => Net_10749 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10749)
        Next in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\

    datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
            route_si => __ONE__ ,
            chain_in => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
            chain_out => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
            clk_en => Net_10749 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10749)
        Previous in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\
        Next in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
            route_si => __ONE__ ,
            chain_in => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
            chain_out => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_10749 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10749)
        Previous in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\
        Next in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\

    datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
            route_si => __ONE__ ,
            so_comb => Net_10649 ,
            f0_bus_stat_comb => \TransmitShiftReg:bSR:status_4\ ,
            f0_blk_stat_comb => \TransmitShiftReg:bSR:status_3\ ,
            f1_bus_stat_comb => \TransmitShiftReg:bSR:status_6\ ,
            f1_blk_stat_comb => \TransmitShiftReg:bSR:status_5\ ,
            chain_in => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_10749 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10749)
        Previous in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\BitCounterEnc:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \BitCounterEnc:CounterUDB:count_enable\ ,
            cs_addr_0 => \BitCounterEnc:CounterUDB:reload\ ,
            ce0_comb => \BitCounterEnc:CounterUDB:reload\ ,
            z0_comb => \BitCounterEnc:CounterUDB:status_1\ ,
            cl1_comb => \BitCounterEnc:CounterUDB:cmp_less\ ,
            f0_bus_stat_comb => \BitCounterEnc:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \BitCounterEnc:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SigmaReg:bSR:sC32:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \SigmaReg:bSR:ctrl_clk_enable\ ,
            route_si => Net_10946 ,
            so_comb => Net_698 ,
            chain_out => \SigmaReg:bSR:sC32:BShiftRegDp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True
        Next in chain : \SigmaReg:bSR:sC32:BShiftRegDp:u1\

    datapathcell: Name =\SigmaReg:bSR:sC32:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \SigmaReg:bSR:ctrl_clk_enable\ ,
            route_si => Net_10946 ,
            chain_in => \SigmaReg:bSR:sC32:BShiftRegDp:carry0\ ,
            chain_out => \SigmaReg:bSR:sC32:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True
        Previous in chain : \SigmaReg:bSR:sC32:BShiftRegDp:u0\
        Next in chain : \SigmaReg:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\SigmaReg:bSR:sC32:BShiftRegDp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \SigmaReg:bSR:ctrl_clk_enable\ ,
            route_si => Net_10946 ,
            chain_in => \SigmaReg:bSR:sC32:BShiftRegDp:carry1\ ,
            chain_out => \SigmaReg:bSR:sC32:BShiftRegDp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True
        Previous in chain : \SigmaReg:bSR:sC32:BShiftRegDp:u1\
        Next in chain : \SigmaReg:bSR:sC32:BShiftRegDp:u3\

    datapathcell: Name =\SigmaReg:bSR:sC32:BShiftRegDp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \SigmaReg:bSR:ctrl_clk_enable\ ,
            route_si => Net_10946 ,
            f0_bus_stat_comb => \SigmaReg:bSR:status_4\ ,
            f0_blk_stat_comb => \SigmaReg:bSR:status_3\ ,
            f1_bus_stat_comb => \SigmaReg:bSR:status_6\ ,
            f1_blk_stat_comb => \SigmaReg:bSR:status_5\ ,
            chain_in => \SigmaReg:bSR:sC32:BShiftRegDp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True
        Previous in chain : \SigmaReg:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:rx_state_1\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Period:bSR:sC32:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \Period:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \Period:bSR:status_0\ ,
            route_si => cydff_1 ,
            so_comb => Net_11393 ,
            chain_out => \Period:bSR:sC32:BShiftRegDp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True
        Next in chain : \Period:bSR:sC32:BShiftRegDp:u1\

    datapathcell: Name =\Period:bSR:sC32:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \Period:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \Period:bSR:status_0\ ,
            route_si => cydff_1 ,
            chain_in => \Period:bSR:sC32:BShiftRegDp:carry0\ ,
            chain_out => \Period:bSR:sC32:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True
        Previous in chain : \Period:bSR:sC32:BShiftRegDp:u0\
        Next in chain : \Period:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\Period:bSR:sC32:BShiftRegDp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \Period:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \Period:bSR:status_0\ ,
            route_si => cydff_1 ,
            chain_in => \Period:bSR:sC32:BShiftRegDp:carry1\ ,
            chain_out => \Period:bSR:sC32:BShiftRegDp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True
        Previous in chain : \Period:bSR:sC32:BShiftRegDp:u1\
        Next in chain : \Period:bSR:sC32:BShiftRegDp:u3\

    datapathcell: Name =\Period:bSR:sC32:BShiftRegDp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \Period:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \Period:bSR:status_0\ ,
            route_si => cydff_1 ,
            f0_bus_stat_comb => \Period:bSR:status_4\ ,
            f0_blk_stat_comb => \Period:bSR:status_3\ ,
            f1_bus_stat_comb => \Period:bSR:status_6\ ,
            f1_blk_stat_comb => \Period:bSR:status_5\ ,
            chain_in => \Period:bSR:sC32:BShiftRegDp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True
        Previous in chain : \Period:bSR:sC32:BShiftRegDp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\StartButton:sts:sts_reg\
        PORT MAP (
            status_0 => Net_9761 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\Status_Period:sts:sts_reg\
        PORT MAP (
            status_0 => cydff_10 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\CAPT_LOW:sts:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => HI_6 ,
            status_5 => HI_5 ,
            status_4 => HI_4 ,
            status_3 => HI_3 ,
            status_2 => HI_2 ,
            status_1 => HI_1 ,
            status_0 => HI_0 ,
            clk_en => Net_11939 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "01111111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_11939)

    statuscell: Name =\CAPT_MID:sts:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => HI_13 ,
            status_5 => HI_12 ,
            status_4 => HI_11 ,
            status_3 => HI_10 ,
            status_2 => HI_9 ,
            status_1 => HI_8 ,
            status_0 => HI_7 ,
            clk_en => Net_11939 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "01111111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_11939)

    statuscell: Name =\CAPT_HIGH:sts:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_5 => HI_19 ,
            status_4 => HI_18 ,
            status_3 => HI_17 ,
            status_2 => HI_16 ,
            status_1 => HI_15 ,
            status_0 => HI_14 ,
            clk_en => Net_11939 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00111111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_11939)
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\TransmitShiftReg:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \TransmitShiftReg:bSR:status_6\ ,
            status_5 => \TransmitShiftReg:bSR:status_5\ ,
            status_4 => \TransmitShiftReg:bSR:status_4\ ,
            status_3 => \TransmitShiftReg:bSR:status_3\ ,
            status_0 => \TransmitShiftReg:bSR:status_0\ ,
            interrupt => Net_10480 ,
            clk_en => Net_10749 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10749)

    statusicell: Name =\BitCounterEnc:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \BitCounterEnc:CounterUDB:status_6\ ,
            status_5 => \BitCounterEnc:CounterUDB:status_5\ ,
            status_2 => \BitCounterEnc:CounterUDB:status_2\ ,
            status_1 => \BitCounterEnc:CounterUDB:status_1\ ,
            status_0 => \BitCounterEnc:CounterUDB:status_0\ ,
            interrupt => Net_10110 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SigmaReg:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \SigmaReg:bSR:status_6\ ,
            status_5 => \SigmaReg:bSR:status_5\ ,
            status_4 => \SigmaReg:bSR:status_4\ ,
            status_3 => \SigmaReg:bSR:status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            status_2 => \UART:BUART:rx_status_2\ ,
            interrupt => Net_11415 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Period:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \Period:bSR:status_6\ ,
            status_5 => \Period:bSR:status_5\ ,
            status_4 => \Period:bSR:status_4\ ,
            status_3 => \Period:bSR:status_3\ ,
            status_0 => \Period:bSR:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Start(0)_SYNC
        PORT MAP (
            in => Net_9792 ,
            out => Net_9792_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_1(0)_SYNC
        PORT MAP (
            in => Net_11413 ,
            out => Net_11413_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\FrameAllow:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \FrameAllow:control_7\ ,
            control_6 => \FrameAllow:control_6\ ,
            control_5 => \FrameAllow:control_5\ ,
            control_4 => \FrameAllow:control_4\ ,
            control_3 => \FrameAllow:control_3\ ,
            control_2 => \FrameAllow:control_2\ ,
            control_1 => \FrameAllow:control_1\ ,
            control_0 => Net_7248 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\TransmitShiftReg:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \TransmitShiftReg:bSR:control_7\ ,
            control_6 => \TransmitShiftReg:bSR:control_6\ ,
            control_5 => \TransmitShiftReg:bSR:control_5\ ,
            control_4 => \TransmitShiftReg:bSR:control_4\ ,
            control_3 => \TransmitShiftReg:bSR:control_3\ ,
            control_2 => \TransmitShiftReg:bSR:control_2\ ,
            control_1 => \TransmitShiftReg:bSR:control_1\ ,
            control_0 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
            clk_en => Net_10749 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10749)

    controlcell: Name =\StartTransmit:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \StartTransmit:control_7\ ,
            control_6 => \StartTransmit:control_6\ ,
            control_5 => \StartTransmit:control_5\ ,
            control_4 => \StartTransmit:control_4\ ,
            control_3 => \StartTransmit:control_3\ ,
            control_2 => \StartTransmit:control_2\ ,
            control_1 => \StartTransmit:control_1\ ,
            control_0 => Net_11447 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LED_ON:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LED_ON:control_7\ ,
            control_6 => \LED_ON:control_6\ ,
            control_5 => \LED_ON:control_5\ ,
            control_4 => \LED_ON:control_4\ ,
            control_3 => \LED_ON:control_3\ ,
            control_2 => \LED_ON:control_2\ ,
            control_1 => \LED_ON:control_1\ ,
            control_0 => Net_10805 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SigmaReg:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \SigmaReg:bSR:control_7\ ,
            control_6 => \SigmaReg:bSR:control_6\ ,
            control_5 => \SigmaReg:bSR:control_5\ ,
            control_4 => \SigmaReg:bSR:control_4\ ,
            control_3 => \SigmaReg:bSR:control_3\ ,
            control_2 => \SigmaReg:bSR:control_2\ ,
            control_1 => \SigmaReg:bSR:control_1\ ,
            control_0 => \SigmaReg:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: True

    controlcell: Name =\Control_Period:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Period:control_7\ ,
            control_6 => \Control_Period:control_6\ ,
            control_5 => \Control_Period:control_5\ ,
            control_4 => \Control_Period:control_4\ ,
            control_3 => \Control_Period:control_3\ ,
            control_2 => \Control_Period:control_2\ ,
            control_1 => \Control_Period:control_1\ ,
            control_0 => Net_860 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\UART:BUART:sCR_SyncCtl:CtrlReg\
        PORT MAP (
            clock => \UART:Net_9\ ,
            control_7 => \UART:BUART:control_7\ ,
            control_6 => \UART:BUART:control_6\ ,
            control_5 => \UART:BUART:control_5\ ,
            control_4 => \UART:BUART:control_4\ ,
            control_3 => \UART:BUART:control_3\ ,
            control_2 => \UART:BUART:control_2\ ,
            control_1 => \UART:BUART:control_1\ ,
            control_0 => \UART:BUART:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ControlReg_Regim:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \ControlReg_Regim:control_7\ ,
            control_6 => \ControlReg_Regim:control_6\ ,
            control_5 => \ControlReg_Regim:control_5\ ,
            control_4 => \ControlReg_Regim:control_4\ ,
            control_3 => Net_11563 ,
            control_2 => Net_11566 ,
            control_1 => Net_11569 ,
            control_0 => Net_11545 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Period:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Period:bSR:control_7\ ,
            control_6 => \Period:bSR:control_6\ ,
            control_5 => \Period:bSR:control_5\ ,
            control_4 => \Period:bSR:control_4\ ,
            control_3 => \Period:bSR:control_3\ ,
            control_2 => \Period:bSR:control_2\ ,
            control_1 => \Period:bSR:control_1\ ,
            control_0 => \Period:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: True

    controlcell: Name =\Control_Capture:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Capture:control_7\ ,
            control_6 => \Control_Capture:control_6\ ,
            control_5 => \Control_Capture:control_5\ ,
            control_4 => \Control_Capture:control_4\ ,
            control_3 => \Control_Capture:control_3\ ,
            control_2 => \Control_Capture:control_2\ ,
            control_1 => \Control_Capture:control_1\ ,
            control_0 => Net_11898 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True

    controlcell: Name =\Control_FREQ:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_FREQ:control_7\ ,
            control_6 => \Control_FREQ:control_6\ ,
            control_5 => \Control_FREQ:control_5\ ,
            control_4 => \Control_FREQ:control_4\ ,
            control_3 => \Control_FREQ:control_3\ ,
            control_2 => \Control_FREQ:control_2\ ,
            control_1 => Net_11923_1 ,
            control_0 => Net_11923_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000010"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =TransmitWordShift
        PORT MAP (
            interrupt => Net_10110 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Load_TrShReg
        PORT MAP (
            interrupt => Net_10480 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_rx
        PORT MAP (
            interrupt => Net_11415 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_comp
        PORT MAP (
            interrupt => StartOfFrame );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_tc
        PORT MAP (
            interrupt => Net_12170 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    5 :   27 :   32 : 15.63 %
IO                            :   32 :   16 :   48 : 66.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :  101 :   91 :  192 : 52.60 %
  Unique P-terms              :  173 :  211 :  384 : 45.05 %
  Total P-terms               :  182 :      :      :        
  Datapath Cells              :   16 :    8 :   24 : 66.67 %
  Status Cells                :   13 :   11 :   24 : 54.17 %
    Status Registers          :    5 :      :      :        
    StatusI Registers         :    6 :      :      :        
    Sync Cells (x2)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :   12 :   12 :   24 : 50.00 %
    Control Registers         :   11 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.200ms
Tech Mapping phase: Elapsed time ==> 0s.260ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(15)][IoId=(3)] : CH32kHZ_IN(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : CH32kHZ_OUT(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : ClockEnc(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : ClockEncDelay(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Clock_tiktak(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Compare(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : DOut_CH1_N(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : DOut_CH1_P(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : DOut_CH2_N(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : DOut_CH2_P(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : DOut_CH3_N(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : DOut_CH3_P(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : DOut_CH4_N(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : DOut_CH4_P(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : EN1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : LOAD(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : LOAD_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Out_TikTak_3(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Sh_out(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : TC(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : TC_word(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   45 :    3 :   48 :  93.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.64
                   Pterms :            3.98
               Macrocells :            2.24
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.174ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      11.08 :       4.21
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=cydff_8, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Net_10511)
            Clock Enable: PosEdge(Net_1037)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_8 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_10749, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Net_10511)
            Clock Enable: PosEdge(cydff_8)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_10749 (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SigmaReg:bSR:sC32:BShiftRegDp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \SigmaReg:bSR:ctrl_clk_enable\ ,
        route_si => Net_10946 ,
        chain_in => \SigmaReg:bSR:sC32:BShiftRegDp:carry1\ ,
        chain_out => \SigmaReg:bSR:sC32:BShiftRegDp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True
    Previous in chain : \SigmaReg:bSR:sC32:BShiftRegDp:u1\
    Next in chain : \SigmaReg:bSR:sC32:BShiftRegDp:u3\

controlcell: Name =\SigmaReg:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \SigmaReg:bSR:control_7\ ,
        control_6 => \SigmaReg:bSR:control_6\ ,
        control_5 => \SigmaReg:bSR:control_5\ ,
        control_4 => \SigmaReg:bSR:control_4\ ,
        control_3 => \SigmaReg:bSR:control_3\ ,
        control_2 => \SigmaReg:bSR:control_2\ ,
        control_1 => \SigmaReg:bSR:control_1\ ,
        control_0 => \SigmaReg:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_1037, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Net_10511)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              cydff_5 * Net_1037
        );
        Output = Net_1037 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cydff_5, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Net_10511)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1037
        );
        Output = cydff_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_10625, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10457 * \BitCounterEnc:CounterUDB:prevCompare\
        );
        Output = Net_10625 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SigmaReg:bSR:sC32:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \SigmaReg:bSR:ctrl_clk_enable\ ,
        route_si => Net_10946 ,
        chain_in => \SigmaReg:bSR:sC32:BShiftRegDp:carry0\ ,
        chain_out => \SigmaReg:bSR:sC32:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True
    Previous in chain : \SigmaReg:bSR:sC32:BShiftRegDp:u0\
    Next in chain : \SigmaReg:bSR:sC32:BShiftRegDp:u2\

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\TransmitShiftReg:bSR:status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TransmitShiftReg:bSR:load_reg\ * Net_10457 * 
              \BitCounterEnc:CounterUDB:prevCompare\
        );
        Output = \TransmitShiftReg:bSR:status_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TransmitShiftReg:bSR:load_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_10749)
        Main Equation            : 1 pterm
        (
              Net_10457 * \BitCounterEnc:CounterUDB:prevCompare\
        );
        Output = \TransmitShiftReg:bSR:load_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\StartTransmit:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \StartTransmit:control_7\ ,
        control_6 => \StartTransmit:control_6\ ,
        control_5 => \StartTransmit:control_5\ ,
        control_4 => \StartTransmit:control_4\ ,
        control_3 => \StartTransmit:control_3\ ,
        control_2 => \StartTransmit:control_2\ ,
        control_1 => \StartTransmit:control_1\ ,
        control_0 => Net_11447 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=Net_10457, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (StartOfFrame)
            Reset  = !(Net_11447)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_10457 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
        route_si => __ONE__ ,
        chain_out => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
        clk_en => Net_10749 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10749)
    Next in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=9, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
        route_si => __ONE__ ,
        so_comb => Net_10649 ,
        f0_bus_stat_comb => \TransmitShiftReg:bSR:status_4\ ,
        f0_blk_stat_comb => \TransmitShiftReg:bSR:status_3\ ,
        f1_bus_stat_comb => \TransmitShiftReg:bSR:status_6\ ,
        f1_blk_stat_comb => \TransmitShiftReg:bSR:status_5\ ,
        chain_in => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => Net_10749 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10749)
    Previous in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\

controlcell: Name =\LED_ON:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LED_ON:control_7\ ,
        control_6 => \LED_ON:control_6\ ,
        control_5 => \LED_ON:control_5\ ,
        control_4 => \LED_ON:control_4\ ,
        control_3 => \LED_ON:control_3\ ,
        control_2 => \LED_ON:control_2\ ,
        control_1 => \LED_ON:control_1\ ,
        control_0 => Net_10805 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=Net_10511, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = (Net_10457)
            Clock Enable: PosEdge(\BitCounterEnc:CounterUDB:overflow_reg_i\)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = Net_10511 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\TransmitShiftReg:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \TransmitShiftReg:bSR:status_6\ ,
        status_5 => \TransmitShiftReg:bSR:status_5\ ,
        status_4 => \TransmitShiftReg:bSR:status_4\ ,
        status_3 => \TransmitShiftReg:bSR:status_3\ ,
        status_0 => \TransmitShiftReg:bSR:status_0\ ,
        interrupt => Net_10480 ,
        clk_en => Net_10749 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10749)

controlcell: Name =\TransmitShiftReg:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \TransmitShiftReg:bSR:control_7\ ,
        control_6 => \TransmitShiftReg:bSR:control_6\ ,
        control_5 => \TransmitShiftReg:bSR:control_5\ ,
        control_4 => \TransmitShiftReg:bSR:control_4\ ,
        control_3 => \TransmitShiftReg:bSR:control_3\ ,
        control_2 => \TransmitShiftReg:bSR:control_2\ ,
        control_1 => \TransmitShiftReg:bSR:control_1\ ,
        control_0 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
        clk_en => Net_10749 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10749)

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_11518, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              My_wire_0 * Net_11545
        );
        Output = Net_11518 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_686, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_686 * Net_11393 * Net_698
            + Net_686 * !Net_11393 * !Net_698
        );
        Output = Net_686 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_10946, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_686 * !Net_11393 * Net_698
            + !Net_686 * Net_11393 * !Net_698
            + Net_686 * !Net_11393 * !Net_698
            + Net_686 * Net_11393 * Net_698
        );
        Output = Net_10946 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_11562, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              My_wire_1 * Net_11563
        );
        Output = Net_11562 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=HI_1, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              !Net_12170 * !HI_1 * HI_0
            + !Net_12170 * HI_1 * !HI_0
        );
        Output = HI_1 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_11501, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              My_wire_0 * Net_11563
        );
        Output = Net_11501 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=HI_19, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              !Net_12170 * HI_18 * HI_17 * HI_16 * 
              \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\
            + Net_12170 * HI_19
        );
        Output = HI_19 (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\SigmaReg:bSR:sC32:BShiftRegDp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \SigmaReg:bSR:ctrl_clk_enable\ ,
        route_si => Net_10946 ,
        f0_bus_stat_comb => \SigmaReg:bSR:status_4\ ,
        f0_blk_stat_comb => \SigmaReg:bSR:status_3\ ,
        f1_bus_stat_comb => \SigmaReg:bSR:status_6\ ,
        f1_blk_stat_comb => \SigmaReg:bSR:status_5\ ,
        chain_in => \SigmaReg:bSR:sC32:BShiftRegDp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True
    Previous in chain : \SigmaReg:bSR:sC32:BShiftRegDp:u2\

statusicell: Name =\SigmaReg:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \SigmaReg:bSR:status_6\ ,
        status_5 => \SigmaReg:bSR:status_5\ ,
        status_4 => \SigmaReg:bSR:status_4\ ,
        status_3 => \SigmaReg:bSR:status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: True

controlcell: Name =\ControlReg_Regim:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \ControlReg_Regim:control_7\ ,
        control_6 => \ControlReg_Regim:control_6\ ,
        control_5 => \ControlReg_Regim:control_5\ ,
        control_4 => \ControlReg_Regim:control_4\ ,
        control_3 => Net_11563 ,
        control_2 => Net_11566 ,
        control_1 => Net_11569 ,
        control_0 => Net_11545 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=HI_15, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              HI_10 * !Net_12170 * HI_14 * HI_13 * HI_12 * HI_11 * HI_9 * 
              HI_8 * \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_12170 * HI_15
        );
        Output = HI_15 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              HI_10 * HI_15 * HI_14 * HI_13 * HI_12 * HI_11 * HI_9 * HI_8 * 
              \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=HI_12, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              HI_10 * !Net_12170 * HI_11 * HI_9 * HI_8 * 
              \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_12170 * HI_12
        );
        Output = HI_12 (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_11515, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              My_wire_0 * Net_11569
        );
        Output = Net_11515 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_11568, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              My_wire_1 * Net_11569
        );
        Output = Net_11568 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=HI_3, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              !Net_12170 * HI_2 * HI_1 * HI_0
            + Net_12170 * HI_3
        );
        Output = HI_3 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SigmaReg:bSR:sC32:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \SigmaReg:bSR:ctrl_clk_enable\ ,
        route_si => Net_10946 ,
        so_comb => Net_698 ,
        chain_out => \SigmaReg:bSR:sC32:BShiftRegDp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True
    Next in chain : \SigmaReg:bSR:sC32:BShiftRegDp:u1\

statuscell: Name =\CAPT_MID:sts:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => HI_13 ,
        status_5 => HI_12 ,
        status_4 => HI_11 ,
        status_3 => HI_10 ,
        status_2 => HI_9 ,
        status_1 => HI_8 ,
        status_0 => HI_7 ,
        clk_en => Net_11939 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "01111111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_11939)

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=HI_6, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              !Net_12170 * HI_5 * HI_4 * HI_3 * HI_2 * HI_1 * HI_0
            + Net_12170 * HI_6
        );
        Output = HI_6 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              HI_7 * HI_6 * HI_5 * HI_4 * HI_3 * HI_2 * HI_1 * HI_0
        );
        Output = \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=HI_5, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              !Net_12170 * HI_4 * HI_3 * HI_2 * HI_1 * HI_0
            + Net_12170 * HI_5
        );
        Output = HI_5 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\BitCounterEnc:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterEnc:CounterUDB:cmp_less\
        );
        Output = \BitCounterEnc:CounterUDB:prevCompare\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=StartOfFrame, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !HI_10 * !Net_11923_1 * !Net_11923_0
            + !HI_9 * !Net_11923_1 * Net_11923_0
            + !HI_8 * Net_11923_1 * !Net_11923_0
            + !HI_7 * Net_11923_1 * Net_11923_0
        );
        Output = StartOfFrame (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=5)
        Properties               : 
        {
        }
}

statuscell: Name =\CAPT_HIGH:sts:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_5 => HI_19 ,
        status_4 => HI_18 ,
        status_3 => HI_17 ,
        status_2 => HI_16 ,
        status_1 => HI_15 ,
        status_0 => HI_14 ,
        clk_en => Net_11939 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00111111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_11939)

controlcell: Name =\Control_FREQ:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_FREQ:control_7\ ,
        control_6 => \Control_FREQ:control_6\ ,
        control_5 => \Control_FREQ:control_5\ ,
        control_4 => \Control_FREQ:control_4\ ,
        control_3 => \Control_FREQ:control_3\ ,
        control_2 => \Control_FREQ:control_2\ ,
        control_1 => Net_11923_1 ,
        control_0 => Net_11923_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000010"
    }
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=HI_11, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              HI_10 * !Net_12170 * HI_9 * HI_8 * 
              \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_12170 * HI_11
        );
        Output = HI_11 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=HI_13, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              HI_10 * !Net_12170 * HI_12 * HI_11 * HI_9 * HI_8 * 
              \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_12170 * HI_13
        );
        Output = HI_13 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=HI_17, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              !Net_12170 * HI_16 * 
              \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\
            + Net_12170 * HI_17
        );
        Output = HI_17 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=HI_0, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 1 pterm
        (
              !Net_12170 * !HI_0
        );
        Output = HI_0 (fanout=10)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=HI_4, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              !Net_12170 * HI_3 * HI_2 * HI_1 * HI_0
            + Net_12170 * HI_4
        );
        Output = HI_4 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=HI_2, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              !Net_12170 * HI_1 * HI_0
            + Net_12170 * HI_2
        );
        Output = HI_2 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=HI_7, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              !Net_12170 * HI_6 * HI_5 * HI_4 * HI_3 * HI_2 * HI_1 * HI_0
            + Net_12170 * HI_7
        );
        Output = HI_7 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
        route_si => __ONE__ ,
        chain_in => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
        chain_out => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
        clk_en => Net_10749 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10749)
    Previous in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\
    Next in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\

statuscell: Name =\CAPT_LOW:sts:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => HI_6 ,
        status_5 => HI_5 ,
        status_4 => HI_4 ,
        status_3 => HI_3 ,
        status_2 => HI_2 ,
        status_1 => HI_1 ,
        status_0 => HI_0 ,
        clk_en => Net_11939 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "01111111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_11939)

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=HI_9, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              !Net_12170 * HI_8 * 
              \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_12170 * HI_9
        );
        Output = HI_9 (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=HI_14, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              HI_10 * !Net_12170 * HI_13 * HI_12 * HI_11 * HI_9 * HI_8 * 
              \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_12170 * HI_14
        );
        Output = HI_14 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=HI_8, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              !Net_12170 * !HI_8 * 
              \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
            + !Net_12170 * HI_8 * 
              !\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = HI_8 (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=10, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=cydff_9, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(Net_11403)
        Main Equation            : 1 pterm
        (
              Net_686
        );
        Output = cydff_9 (fanout=22)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_11403, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_867 * !ClockBlock_BUS_CLK_local
        );
        Output = Net_11403 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_12170, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              HI_19 * HI_18 * HI_17 * HI_16 * HI_15 * !HI_14 * HI_13
        );
        Output = Net_12170 (fanout=21)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
        route_si => __ONE__ ,
        chain_in => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
        chain_out => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => Net_10749 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10749)
    Previous in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\
    Next in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_11504, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              My_wire_0 * Net_11566
        );
        Output = Net_11504 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:control_2\ * \UART:BUART:tx_ctrl_mark_last\
            + \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              \UART:BUART:control_2\ * !\UART:BUART:tx_ctrl_mark_last\
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=HI_10, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              HI_10 * Net_12170
            + !Net_12170 * HI_9 * HI_8 * 
              \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = HI_10 (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_11565, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              My_wire_1 * Net_11566
        );
        Output = Net_11565 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=HI_18, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              !Net_12170 * HI_17 * HI_16 * 
              \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\
            + Net_12170 * HI_18
        );
        Output = HI_18 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=HI_16, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(cydff_9)
        Main Equation            : 2 pterms
        (
              !Net_12170 * !HI_16 * 
              \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\
            + !Net_12170 * HI_16 * 
              !\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\
        );
        Output = HI_16 (fanout=6)
        Properties               : 
        {
        }
}

statuscell: Name =\StartButton:sts:sts_reg\
    PORT MAP (
        status_0 => Net_9761 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=5, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=My_wire_1, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_10649 * Net_10749 * preouts_2 * 
              \GlitchFilter_3:genblk1[1]:sample\
            + !Net_10649 * Net_10749 * preouts_2 * My_wire_1
            + Net_10649 * !Net_10749 * preouts_2 * 
              \GlitchFilter_3:genblk1[1]:sample\
            + Net_10649 * !Net_10749 * preouts_2 * My_wire_1
            + \GlitchFilter_3:genblk1[1]:sample\ * My_wire_1
        );
        Output = My_wire_1 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=My_wire_0, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_10649 * !Net_10749 * preouts_2 * 
              \GlitchFilter_3:genblk1[0]:sample\
            + !Net_10649 * !Net_10749 * preouts_2 * My_wire_0
            + Net_10649 * Net_10749 * preouts_2 * 
              \GlitchFilter_3:genblk1[0]:sample\
            + Net_10649 * Net_10749 * preouts_2 * My_wire_0
            + \GlitchFilter_3:genblk1[0]:sample\ * My_wire_0
        );
        Output = My_wire_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_11571, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              My_wire_1 * Net_11545
        );
        Output = Net_11571 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BitCounterEnc:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10749
        );
        Output = \BitCounterEnc:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Period:bSR:sC32:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \Period:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \Period:bSR:status_0\ ,
        route_si => cydff_1 ,
        so_comb => Net_11393 ,
        chain_out => \Period:bSR:sC32:BShiftRegDp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True
    Next in chain : \Period:bSR:sC32:BShiftRegDp:u1\

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        status_2 => \UART:BUART:rx_status_2\ ,
        interrupt => Net_11415 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Capture:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Capture:control_7\ ,
        control_6 => \Control_Capture:control_6\ ,
        control_5 => \Control_Capture:control_5\ ,
        control_4 => \Control_Capture:control_4\ ,
        control_3 => \Control_Capture:control_3\ ,
        control_2 => \Control_Capture:control_2\ ,
        control_1 => \Control_Capture:control_1\ ,
        control_0 => Net_11898 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_12175, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Reset  = (Net_11898)
            Clock Enable: NegEdge(cydff_9)
        Main Equation            : 1 pterm
        (
              cydff_14
        );
        Output = Net_12175 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=cydff_1, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11393
        );
        Output = cydff_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Period:bSR:sC32:BShiftRegDp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \Period:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \Period:bSR:status_0\ ,
        route_si => cydff_1 ,
        f0_bus_stat_comb => \Period:bSR:status_4\ ,
        f0_blk_stat_comb => \Period:bSR:status_3\ ,
        f1_bus_stat_comb => \Period:bSR:status_6\ ,
        f1_blk_stat_comb => \Period:bSR:status_5\ ,
        chain_in => \Period:bSR:sC32:BShiftRegDp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True
    Previous in chain : \Period:bSR:sC32:BShiftRegDp:u2\

controlcell: Name =\Period:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Period:bSR:control_7\ ,
        control_6 => \Period:bSR:control_6\ ,
        control_5 => \Period:bSR:control_5\ ,
        control_4 => \Period:bSR:control_4\ ,
        control_3 => \Period:bSR:control_3\ ,
        control_2 => \Period:bSR:control_2\ ,
        control_1 => \Period:bSR:control_1\ ,
        control_0 => \Period:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=cydff_10, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_867)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_860
        );
        Output = cydff_10 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\BitCounterEnc:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterEnc:CounterUDB:cmp_less\ * 
              !\BitCounterEnc:CounterUDB:prevCompare\
        );
        Output = \BitCounterEnc:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\GlitchFilter_3:genblk1[1]:sample\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_10649 * Net_10749 * preouts_2
            + Net_10649 * !Net_10749 * preouts_2
        );
        Output = \GlitchFilter_3:genblk1[1]:sample\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_11939, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_12175 * !\GlitchFilter_1:genblk1[0]:sample\ * Net_11939
            + Net_12175 * \GlitchFilter_1:genblk1[0]:sample\ * !Net_11939
        );
        Output = Net_11939 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GlitchFilter_1:genblk1[0]:sample\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12175
        );
        Output = \GlitchFilter_1:genblk1[0]:sample\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\Control_Period:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Period:control_7\ ,
        control_6 => \Control_Period:control_6\ ,
        control_5 => \Control_Period:control_5\ ,
        control_4 => \Control_Period:control_4\ ,
        control_3 => \Control_Period:control_3\ ,
        control_2 => \Control_Period:control_2\ ,
        control_1 => \Control_Period:control_1\ ,
        control_0 => Net_860 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Period:bSR:status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_10 * !\Period:bSR:load_reg\
        );
        Output = \Period:bSR:status_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Period:bSR:load_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_10
        );
        Output = \Period:bSR:load_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_parity_bit\
            + !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_2\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:rx_parity_error_pre\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:rx_parity_error_pre\
        );
        Output = \UART:BUART:rx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Period:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \Period:bSR:status_6\ ,
        status_5 => \Period:bSR:status_5\ ,
        status_4 => \Period:bSR:status_4\ ,
        status_3 => \Period:bSR:status_3\ ,
        status_0 => \Period:bSR:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              \UART:BUART:control_2\ * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:tx_mark\
            + \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_counter_dp\ * 
              \UART:BUART:tx_bitclk\ * \UART:BUART:tx_mark\
        );
        Output = \UART:BUART:tx_mark\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ZERO__, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=11)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_parity_error_pre\
            + !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_error_pre\ * \UART:BUART:rx_parity_bit\
            + !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_error_pre\ * !\UART:BUART:rx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_parity_error_pre\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_error_pre\ * \UART:BUART:rx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_error_pre\ * !\UART:BUART:rx_parity_bit\
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:rx_state_1\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\Status_Period:sts:sts_reg\
    PORT MAP (
        status_0 => cydff_10 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_last\ * !Net_11413_SYNCOUT
        );
        Output = \UART:BUART:rx_state_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=12, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_markspace_pre\
            + \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_markspace_pre\
            + \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_markspace_pre\
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + \UART:BUART:txn_split\
        );
        Output = \UART:BUART:txn\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\BitCounterEnc:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10749 * Net_10511 * 
              !\BitCounterEnc:CounterUDB:count_stored_i\
        );
        Output = \BitCounterEnc:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=preouts_2, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = !(Net_10511)
            Clock Enable: PosEdge(Net_10749)
        Main Equation            : 1 pterm
        (
              Net_7248
        );
        Output = preouts_2 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_11408, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_11408 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Period:bSR:sC32:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \Period:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \Period:bSR:status_0\ ,
        route_si => cydff_1 ,
        chain_in => \Period:bSR:sC32:BShiftRegDp:carry0\ ,
        chain_out => \Period:bSR:sC32:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True
    Previous in chain : \Period:bSR:sC32:BShiftRegDp:u0\
    Next in chain : \Period:bSR:sC32:BShiftRegDp:u2\

controlcell: Name =\FrameAllow:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \FrameAllow:control_7\ ,
        control_6 => \FrameAllow:control_6\ ,
        control_5 => \FrameAllow:control_5\ ,
        control_4 => \FrameAllow:control_4\ ,
        control_3 => \FrameAllow:control_3\ ,
        control_2 => \FrameAllow:control_2\ ,
        control_1 => \FrameAllow:control_1\ ,
        control_0 => Net_7248 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn_split\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\ * 
              \UART:BUART:tx_parity_bit\
            + !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * \UART:BUART:tx_counter_dp\ * 
              !\UART:BUART:tx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\ * 
              \UART:BUART:tx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * \UART:BUART:tx_counter_dp\ * 
              !\UART:BUART:tx_parity_bit\
            + \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_counter_dp\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_mark\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cydff_14, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = !(Net_11907)
            Reset  = (Net_11898)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_14 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
            + !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\ * 
              \UART:BUART:tx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\ * 
              !\UART:BUART:tx_parity_bit\
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Period:bSR:sC32:BShiftRegDp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \Period:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \Period:bSR:status_0\ ,
        route_si => cydff_1 ,
        chain_in => \Period:bSR:sC32:BShiftRegDp:carry1\ ,
        chain_out => \Period:bSR:sC32:BShiftRegDp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True
    Previous in chain : \Period:bSR:sC32:BShiftRegDp:u1\
    Next in chain : \Period:bSR:sC32:BShiftRegDp:u3\

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\UART:BUART:sCR_SyncCtl:CtrlReg\
    PORT MAP (
        clock => \UART:Net_9\ ,
        control_7 => \UART:BUART:control_7\ ,
        control_6 => \UART:BUART:control_6\ ,
        control_5 => \UART:BUART:control_5\ ,
        control_4 => \UART:BUART:control_4\ ,
        control_3 => \UART:BUART:control_3\ ,
        control_2 => \UART:BUART:control_2\ ,
        control_1 => \UART:BUART:control_1\ ,
        control_0 => \UART:BUART:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\BitCounterEnc:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterEnc:CounterUDB:reload\
        );
        Output = \BitCounterEnc:CounterUDB:overflow_reg_i\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\GlitchFilter_3:genblk1[0]:sample\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_10649 * !Net_10749 * preouts_2
            + Net_10649 * Net_10749 * preouts_2
        );
        Output = \GlitchFilter_3:genblk1[0]:sample\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BitCounterEnc:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterEnc:CounterUDB:reload\ * 
              !\BitCounterEnc:CounterUDB:overflow_reg_i\
        );
        Output = \BitCounterEnc:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\BitCounterEnc:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \BitCounterEnc:CounterUDB:count_enable\ ,
        cs_addr_0 => \BitCounterEnc:CounterUDB:reload\ ,
        ce0_comb => \BitCounterEnc:CounterUDB:reload\ ,
        z0_comb => \BitCounterEnc:CounterUDB:status_1\ ,
        cl1_comb => \BitCounterEnc:CounterUDB:cmp_less\ ,
        f0_bus_stat_comb => \BitCounterEnc:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \BitCounterEnc:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\BitCounterEnc:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \BitCounterEnc:CounterUDB:status_6\ ,
        status_5 => \BitCounterEnc:CounterUDB:status_5\ ,
        status_2 => \BitCounterEnc:CounterUDB:status_2\ ,
        status_1 => \BitCounterEnc:CounterUDB:status_1\ ,
        status_0 => \BitCounterEnc:CounterUDB:status_0\ ,
        interrupt => Net_10110 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=My_wire_2, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !preouts_2 * !\GlitchFilter_3:genblk1[2]:sample\ * My_wire_2
            + preouts_2 * \GlitchFilter_3:genblk1[2]:sample\ * !My_wire_2
        );
        Output = My_wire_2 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GlitchFilter_3:genblk1[2]:sample\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              preouts_2
        );
        Output = \GlitchFilter_3:genblk1[2]:sample\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + \UART:BUART:pollcount_0\ * Net_11413_SYNCOUT
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=9, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \UART:BUART:control_4\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_counter_dp\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:control_3\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_counter_dp\ * 
              \UART:BUART:tx_bitclk\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =Rx_1(0)_SYNC
    PORT MAP (
        in => Net_11413 ,
        out => Net_11413_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * \UART:BUART:pollcount_0\ * 
              Net_11413_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_11413_SYNCOUT
        );
        Output = \UART:BUART:pollcount_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\ * Net_11413_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * !Net_11413_SYNCOUT
        );
        Output = \UART:BUART:pollcount_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_9761, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_9792_SYNCOUT
        );
        Output = Net_9761 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11413_SYNCOUT
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =Start(0)_SYNC
    PORT MAP (
        in => Net_9792 ,
        out => Net_9792_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =TransmitWordShift
        PORT MAP (
            interrupt => Net_10110 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_Load_TrShReg
        PORT MAP (
            interrupt => Net_10480 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_comp
        PORT MAP (
            interrupt => StartOfFrame );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_rx
        PORT MAP (
            interrupt => Net_11415 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_tc
        PORT MAP (
            interrupt => Net_12170 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Out_TikTak_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Out_TikTak_3(0)__PA ,
        pin_input => HI_10 ,
        pad => Out_TikTak_3(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LOAD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LOAD(0)__PA ,
        pin_input => Net_10625 ,
        pad => LOAD(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_11413 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Start(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Start(0)__PA ,
        fb => Net_9792 ,
        annotation => Net_10561 ,
        pad => Start(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PPS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PPS(0)__PA ,
        fb => Net_11907 ,
        pad => PPS(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_11408 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Out_TikTak(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Out_TikTak(0)__PA ,
        pin_input => StartOfFrame ,
        pad => Out_TikTak(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=5]: 
Pin : Name = ClockEnc(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ClockEnc(0)__PA ,
        pin_input => Net_10749 ,
        pad => ClockEnc(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = TC_word(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TC_word(0)__PA ,
        pin_input => Net_867 ,
        pad => TC_word(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = LOAD_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LOAD_1(0)__PA ,
        pin_input => Net_10480 ,
        pad => LOAD_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pin_input => Net_10805 ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Clock_tiktak(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Clock_tiktak(0)__PA ,
        pin_input => cydff_9 ,
        pad => Clock_tiktak(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Compare(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Compare(0)__PA ,
        pin_input => \BitCounterEnc:CounterUDB:prevCompare\ ,
        pad => Compare(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = TC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TC(0)__PA ,
        pin_input => \BitCounterEnc:CounterUDB:overflow_reg_i\ ,
        pad => TC(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=5]: 
Pin : Name = EN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EN1(0)__PA ,
        pin_input => My_wire_2 ,
        pad => EN1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Sh_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sh_out(0)__PA ,
        pin_input => Net_10649 ,
        pad => Sh_out(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ClockEncDelay(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ClockEncDelay(0)__PA ,
        pin_input => Net_10749 ,
        pad => ClockEncDelay(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = DOut_CH1_N(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DOut_CH1_N(0)__PA ,
        pin_input => Net_11518 ,
        pad => DOut_CH1_N(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = DOut_CH1_P(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DOut_CH1_P(0)__PA ,
        pin_input => Net_11571 ,
        pad => DOut_CH1_P(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = DOut_CH2_P(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DOut_CH2_P(0)__PA ,
        pin_input => Net_11568 ,
        pad => DOut_CH2_P(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = DOut_CH2_N(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DOut_CH2_N(0)__PA ,
        pin_input => Net_11515 ,
        pad => DOut_CH2_N(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DOut_CH3_N(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DOut_CH3_N(0)__PA ,
        pin_input => Net_11504 ,
        pad => DOut_CH3_N(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DOut_CH3_P(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DOut_CH3_P(0)__PA ,
        pin_input => Net_11565 ,
        pad => DOut_CH3_P(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DOut_CH4_N(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DOut_CH4_N(0)__PA ,
        pin_input => Net_11501 ,
        pad => DOut_CH4_N(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DOut_CH4_P(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DOut_CH4_P(0)__PA ,
        pin_input => Net_11562 ,
        pad => DOut_CH4_P(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=2]: 
Pin : Name = CH32kHZ_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CH32kHZ_OUT(0)__PA ,
        pad => CH32kHZ_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = CH32kHZ_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CH32kHZ_IN(0)__PA ,
        pad => CH32kHZ_IN(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \UART:Net_9\ ,
            dclk_0 => \UART:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Boundary32bit:CounterHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ZERO__ ,
            tc => Net_867 ,
            cmp => \Boundary32bit:Net_47\ ,
            irq => \Boundary32bit:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+----------------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |  Out_TikTak_3(0) | In(HI_10)
     |   1 |     * |      NONE |         CMOS_OUT |          LOAD(0) | In(Net_10625)
     |   2 |       |      NONE |     HI_Z_DIGITAL |          Rx_1(0) | FB(Net_11413)
     |   3 |       |      NONE |      RES_PULL_UP |         Start(0) | FB(Net_9792)
     |   4 |       |      NONE |    OPEN_DRAIN_HI |           PPS(0) | FB(Net_11907)
     |   5 |       |      NONE |         CMOS_OUT |          Tx_1(0) | In(Net_11408)
     |   6 |       |      NONE |         CMOS_OUT |    Out_TikTak(0) | In(StartOfFrame)
-----+-----+-------+-----------+------------------+------------------+----------------------------------------------
   1 |   5 |     * |      NONE |         CMOS_OUT |      ClockEnc(0) | In(Net_10749)
     |   6 |     * |      NONE |         CMOS_OUT |       TC_word(0) | In(Net_867)
-----+-----+-------+-----------+------------------+------------------+----------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |        LOAD_1(0) | In(Net_10480)
     |   1 |     * |      NONE |         CMOS_OUT |           LED(0) | In(Net_10805)
     |   5 |     * |      NONE |         CMOS_OUT |  Clock_tiktak(0) | In(cydff_9)
     |   6 |     * |      NONE |         CMOS_OUT |       Compare(0) | In(\BitCounterEnc:CounterUDB:prevCompare\)
     |   7 |     * |      NONE |         CMOS_OUT |            TC(0) | In(\BitCounterEnc:CounterUDB:overflow_reg_i\)
-----+-----+-------+-----------+------------------+------------------+----------------------------------------------
   3 |   5 |     * |      NONE |         CMOS_OUT |           EN1(0) | In(My_wire_2)
     |   6 |     * |      NONE |         CMOS_OUT |        Sh_out(0) | In(Net_10649)
     |   7 |     * |      NONE |         CMOS_OUT | ClockEncDelay(0) | In(Net_10749)
-----+-----+-------+-----------+------------------+------------------+----------------------------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |    DOut_CH1_N(0) | In(Net_11518)
     |   1 |     * |      NONE |         CMOS_OUT |    DOut_CH1_P(0) | In(Net_11571)
     |   2 |     * |      NONE |         CMOS_OUT |    DOut_CH2_P(0) | In(Net_11568)
     |   3 |     * |      NONE |         CMOS_OUT |    DOut_CH2_N(0) | In(Net_11515)
     |   4 |     * |      NONE |         CMOS_OUT |    DOut_CH3_N(0) | In(Net_11504)
     |   5 |     * |      NONE |         CMOS_OUT |    DOut_CH3_P(0) | In(Net_11565)
     |   6 |     * |      NONE |         CMOS_OUT |    DOut_CH4_N(0) | In(Net_11501)
     |   7 |     * |      NONE |         CMOS_OUT |    DOut_CH4_P(0) | In(Net_11562)
-----+-----+-------+-----------+------------------+------------------+----------------------------------------------
  15 |   2 |     * |      NONE |     HI_Z_DIGITAL |   CH32kHZ_OUT(0) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL |    CH32kHZ_IN(0) | 
--------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.090ms
Digital Placement phase: Elapsed time ==> 4s.263ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Manchester encoder-decoder_r.vh2" --pcf-path "Manchester encoder-decoder.pco" --des-name "Manchester encoder-decoder" --dsf-path "Manchester encoder-decoder.dsf" --sdc-path "Manchester encoder-decoder.sdc" --lib-path "Manchester encoder-decoder_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.489ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.154ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "\Boundary32bit:CounterHW\/tc" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "CyBUS_CLK(routed)". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "PPS(0)_PAD". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "\Boundary32bit:CounterHW\/tc". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "HI_10/q". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "HI_9/q". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "HI_8/q". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "HI_7/q". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK(routed)" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "HI_7/q" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "HI_8/q" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "HI_9/q" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "HI_10/q" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "\Boundary32bit:CounterHW\/tc" to "CyBUS_CLK(routed)". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "PPS(0)_PAD" to "CyBUS_CLK(routed)". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0019: Manchester encoder-decoder_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK(routed) ) to clock ( CyBUS_CLK(routed) ). (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0019: Manchester encoder-decoder_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0019: Manchester encoder-decoder_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( UART_IntClock ). (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0019: Manchester encoder-decoder_timing.html: Warning-1366: Setup time violation found in a path from clock ( HI_10/q ) to clock ( CyBUS_CLK(routed) ). (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0019: Manchester encoder-decoder_timing.html: Warning-1366: Setup time violation found in a path from clock ( HI_9/q ) to clock ( CyBUS_CLK(routed) ). (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0019: Manchester encoder-decoder_timing.html: Warning-1366: Setup time violation found in a path from clock ( HI_8/q ) to clock ( CyBUS_CLK(routed) ). (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0019: Manchester encoder-decoder_timing.html: Warning-1366: Setup time violation found in a path from clock ( HI_7/q ) to clock ( CyBUS_CLK(routed) ). (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0019: Manchester encoder-decoder_timing.html: Warning-1366: Setup time violation found in a path from clock ( \Control_FREQ:Sync:ctrl_reg\/control_1 ) to clock ( CyBUS_CLK ). (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0019: Manchester encoder-decoder_timing.html: Warning-1366: Setup time violation found in a path from clock ( \Control_FREQ:Sync:ctrl_reg\/control_0 ) to clock ( CyBUS_CLK ). (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0019: Manchester encoder-decoder_timing.html: Warning-1367: Hold time violation found in a path from clock ( CyBUS_CLK ) to clock ( \Control_FREQ:Sync:ctrl_reg\/control_1 ). (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0019: Manchester encoder-decoder_timing.html: Warning-1367: Hold time violation found in a path from clock ( CyBUS_CLK ) to clock ( \Control_FREQ:Sync:ctrl_reg\/control_0 ). (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Timing report is in Manchester encoder-decoder_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.792ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.282ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 9s.349ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 9s.350ms
API generation phase: Elapsed time ==> 1s.465ms
Dependency generation phase: Elapsed time ==> 0s.008ms
Cleanup phase: Elapsed time ==> 0s.000ms
