

================================================================
== Vitis HLS Report for 'krnl_lut_tanh38'
================================================================
* Date:           Mon May 24 12:51:29 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        krnl_lstm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.085 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.210 us|  0.210 us|   21|   21|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.15>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:119->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 23 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.15ns)   --->   "%conv1_i_i = fpext i32 %p_read_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 24 'fpext' 'conv1_i_i' <Predicate = true> <Delay = 3.15> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.15>
ST_2 : Operation 25 [1/2] (3.15ns)   --->   "%conv1_i_i = fpext i32 %p_read_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 25 'fpext' 'conv1_i_i' <Predicate = true> <Delay = 3.15> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.88>
ST_3 : Operation 26 [2/2] (4.88ns)   --->   "%tmp_59 = fcmp_oge  i64 %conv1_i_i, i64 2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:217->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 26 'dcmp' 'tmp_59' <Predicate = true> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [2/2] (4.19ns)   --->   "%tmp_60 = fcmp_olt  i32 %p_read_1, i32 3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:217->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 27 'fcmp' 'tmp_60' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [2/2] (4.19ns)   --->   "%tmp_61 = fcmp_oge  i32 %p_read_1, i32 3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:220->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 28 'fcmp' 'tmp_61' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.79>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%bitcast_ln130 = bitcast i32 %p_read_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 29 'bitcast' 'bitcast_ln130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln130, i32 23, i32 30" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 30 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i32 %bitcast_ln130" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 31 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.31ns)   --->   "%icmp_ln130 = icmp_ne  i8 %tmp, i8 255" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 32 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (2.02ns)   --->   "%icmp_ln130_1 = icmp_eq  i23 %trunc_ln130, i23 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 33 'icmp' 'icmp_ln130_1' <Predicate = true> <Delay = 2.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.80ns)   --->   "%or_ln130 = or i1 %icmp_ln130_1, i1 %icmp_ln130" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 34 'or' 'or_ln130' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln130_1 = bitcast i64 %conv1_i_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 35 'bitcast' 'bitcast_ln130_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln130_1, i32 52, i32 62" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 36 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln130_1 = trunc i64 %bitcast_ln130_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 37 'trunc' 'trunc_ln130_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.88ns)   --->   "%icmp_ln130_2 = icmp_ne  i11 %tmp_2, i11 2047" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 38 'icmp' 'icmp_ln130_2' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (2.20ns)   --->   "%icmp_ln130_3 = icmp_eq  i52 %trunc_ln130_1, i52 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 39 'icmp' 'icmp_ln130_3' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.80ns)   --->   "%or_ln130_1 = or i1 %icmp_ln130_3, i1 %icmp_ln130_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 40 'or' 'or_ln130_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/2] (4.88ns)   --->   "%tmp_59 = fcmp_oge  i64 %conv1_i_i, i64 2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:217->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 41 'dcmp' 'tmp_59' <Predicate = true> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln220)   --->   "%and_ln217_1 = and i1 %or_ln130_1, i1 %tmp_59" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:217->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 42 'and' 'and_ln217_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/2] (4.19ns)   --->   "%tmp_60 = fcmp_olt  i32 %p_read_1, i32 3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:217->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 43 'fcmp' 'tmp_60' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln220)   --->   "%and_ln217_2 = and i1 %or_ln130, i1 %tmp_60" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:217->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 44 'and' 'and_ln217_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln220)   --->   "%and_ln217 = and i1 %and_ln217_1, i1 %and_ln217_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:217->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 45 'and' 'and_ln217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/2] (4.19ns)   --->   "%tmp_61 = fcmp_oge  i32 %p_read_1, i32 3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:220->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 46 'fcmp' 'tmp_61' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.80ns)   --->   "%and_ln220 = and i1 %or_ln130, i1 %tmp_61" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:220->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 47 'and' 'and_ln220' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln220 = or i1 %and_ln220, i1 %and_ln217" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:220->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 48 'or' 'or_ln220' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.88>
ST_5 : Operation 49 [2/2] (4.19ns)   --->   "%tmp_51 = fcmp_oge  i32 %p_read_1, i32 2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 49 'fcmp' 'tmp_51' <Predicate = (!or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [2/2] (4.88ns)   --->   "%tmp_52 = fcmp_olt  i64 %conv1_i_i, i64 2.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 50 'dcmp' 'tmp_52' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [2/2] (4.88ns)   --->   "%tmp_53 = fcmp_oge  i64 %conv1_i_i, i64 2.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 51 'dcmp' 'tmp_53' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [2/2] (4.88ns)   --->   "%tmp_54 = fcmp_olt  i64 %conv1_i_i, i64 2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 52 'dcmp' 'tmp_54' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.48>
ST_6 : Operation 53 [1/2] (4.19ns)   --->   "%tmp_51 = fcmp_oge  i32 %p_read_1, i32 2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 53 'fcmp' 'tmp_51' <Predicate = (!or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln208)   --->   "%and_ln205_1 = and i1 %or_ln130, i1 %tmp_51" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 54 'and' 'and_ln205_1' <Predicate = (!or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/2] (4.88ns)   --->   "%tmp_52 = fcmp_olt  i64 %conv1_i_i, i64 2.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 55 'dcmp' 'tmp_52' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln208)   --->   "%and_ln205_2 = and i1 %or_ln130_1, i1 %tmp_52" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 56 'and' 'and_ln205_2' <Predicate = (!or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln208)   --->   "%and_ln205 = and i1 %and_ln205_1, i1 %and_ln205_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 57 'and' 'and_ln205' <Predicate = (!or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/2] (4.88ns)   --->   "%tmp_53 = fcmp_oge  i64 %conv1_i_i, i64 2.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 58 'dcmp' 'tmp_53' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln208)   --->   "%and_ln208_1 = and i1 %or_ln130_1, i1 %tmp_53" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 59 'and' 'and_ln208_1' <Predicate = (!or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/2] (4.88ns)   --->   "%tmp_54 = fcmp_olt  i64 %conv1_i_i, i64 2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 60 'dcmp' 'tmp_54' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln208 = and i1 %and_ln208_1, i1 %tmp_54" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 61 'and' 'and_ln208' <Predicate = (!or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln208 = or i1 %and_ln208, i1 %and_ln205" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 62 'or' 'or_ln208' <Predicate = (!or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.88>
ST_7 : Operation 63 [2/2] (4.88ns)   --->   "%tmp_39 = fcmp_oge  i64 %conv1_i_i, i64 0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:187->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 63 'dcmp' 'tmp_39' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [2/2] (4.19ns)   --->   "%tmp_40 = fcmp_olt  i32 %p_read_1, i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:187->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 64 'fcmp' 'tmp_40' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [2/2] (4.19ns)   --->   "%tmp_41 = fcmp_oge  i32 %p_read_1, i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 65 'fcmp' 'tmp_41' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [2/2] (4.88ns)   --->   "%tmp_42 = fcmp_olt  i64 %conv1_i_i, i64 1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 66 'dcmp' 'tmp_42' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.48>
ST_8 : Operation 67 [1/2] (4.88ns)   --->   "%tmp_39 = fcmp_oge  i64 %conv1_i_i, i64 0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:187->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 67 'dcmp' 'tmp_39' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln190)   --->   "%and_ln187_1 = and i1 %or_ln130_1, i1 %tmp_39" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:187->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 68 'and' 'and_ln187_1' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/2] (4.19ns)   --->   "%tmp_40 = fcmp_olt  i32 %p_read_1, i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:187->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 69 'fcmp' 'tmp_40' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln190)   --->   "%and_ln187_2 = and i1 %or_ln130, i1 %tmp_40" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:187->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 70 'and' 'and_ln187_2' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln190)   --->   "%and_ln187 = and i1 %and_ln187_1, i1 %and_ln187_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:187->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 71 'and' 'and_ln187' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/2] (4.19ns)   --->   "%tmp_41 = fcmp_oge  i32 %p_read_1, i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 72 'fcmp' 'tmp_41' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln190)   --->   "%and_ln190_1 = and i1 %or_ln130, i1 %tmp_41" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 73 'and' 'and_ln190_1' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/2] (4.88ns)   --->   "%tmp_42 = fcmp_olt  i64 %conv1_i_i, i64 1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 74 'dcmp' 'tmp_42' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln190)   --->   "%and_ln190_2 = and i1 %or_ln130_1, i1 %tmp_42" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 75 'and' 'and_ln190_2' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln190 = and i1 %and_ln190_1, i1 %and_ln190_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 76 'and' 'and_ln190' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln190 = or i1 %and_ln190, i1 %and_ln187" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 77 'or' 'or_ln190' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.88>
ST_9 : Operation 78 [2/2] (4.19ns)   --->   "%tmp_31 = fcmp_oge  i32 %p_read_1, i32 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:175->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 78 'fcmp' 'tmp_31' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [2/2] (4.88ns)   --->   "%tmp_32 = fcmp_olt  i64 %conv1_i_i, i64 0.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:175->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 79 'dcmp' 'tmp_32' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [2/2] (4.88ns)   --->   "%tmp_33 = fcmp_oge  i64 %conv1_i_i, i64 0.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 80 'dcmp' 'tmp_33' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [2/2] (4.88ns)   --->   "%tmp_34 = fcmp_olt  i64 %conv1_i_i, i64 0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 81 'dcmp' 'tmp_34' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.48>
ST_10 : Operation 82 [1/2] (4.19ns)   --->   "%tmp_31 = fcmp_oge  i32 %p_read_1, i32 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:175->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 82 'fcmp' 'tmp_31' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln178)   --->   "%and_ln175_1 = and i1 %or_ln130, i1 %tmp_31" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:175->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 83 'and' 'and_ln175_1' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [1/2] (4.88ns)   --->   "%tmp_32 = fcmp_olt  i64 %conv1_i_i, i64 0.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:175->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 84 'dcmp' 'tmp_32' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node or_ln178)   --->   "%and_ln175_2 = and i1 %or_ln130_1, i1 %tmp_32" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:175->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 85 'and' 'and_ln175_2' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_ln178)   --->   "%and_ln175 = and i1 %and_ln175_1, i1 %and_ln175_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:175->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 86 'and' 'and_ln175' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/2] (4.88ns)   --->   "%tmp_33 = fcmp_oge  i64 %conv1_i_i, i64 0.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 87 'dcmp' 'tmp_33' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln178)   --->   "%and_ln178_1 = and i1 %or_ln130_1, i1 %tmp_33" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 88 'and' 'and_ln178_1' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/2] (4.88ns)   --->   "%tmp_34 = fcmp_olt  i64 %conv1_i_i, i64 0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 89 'dcmp' 'tmp_34' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln178 = and i1 %and_ln178_1, i1 %tmp_34" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 90 'and' 'and_ln178' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln178 = or i1 %and_ln178, i1 %and_ln175" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 91 'or' 'or_ln178' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.88>
ST_11 : Operation 92 [2/2] (4.88ns)   --->   "%tmp_19 = fcmp_oge  i64 %conv1_i_i, i64 -1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:157->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 92 'dcmp' 'tmp_19' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 93 [2/2] (4.19ns)   --->   "%tmp_20 = fcmp_olt  i32 %p_read_1, i32 -1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:157->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 93 'fcmp' 'tmp_20' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [2/2] (4.19ns)   --->   "%tmp_21 = fcmp_oge  i32 %p_read_1, i32 -1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 94 'fcmp' 'tmp_21' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [2/2] (4.88ns)   --->   "%tmp_22 = fcmp_olt  i64 %conv1_i_i, i64 -0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 95 'dcmp' 'tmp_22' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.48>
ST_12 : Operation 96 [1/2] (4.88ns)   --->   "%tmp_19 = fcmp_oge  i64 %conv1_i_i, i64 -1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:157->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 96 'dcmp' 'tmp_19' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln160)   --->   "%and_ln157_1 = and i1 %or_ln130_1, i1 %tmp_19" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:157->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 97 'and' 'and_ln157_1' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 98 [1/2] (4.19ns)   --->   "%tmp_20 = fcmp_olt  i32 %p_read_1, i32 -1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:157->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 98 'fcmp' 'tmp_20' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node or_ln160)   --->   "%and_ln157_2 = and i1 %or_ln130, i1 %tmp_20" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:157->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 99 'and' 'and_ln157_2' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_ln160)   --->   "%and_ln157 = and i1 %and_ln157_1, i1 %and_ln157_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:157->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 100 'and' 'and_ln157' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/2] (4.19ns)   --->   "%tmp_21 = fcmp_oge  i32 %p_read_1, i32 -1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 101 'fcmp' 'tmp_21' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln160)   --->   "%and_ln160_1 = and i1 %or_ln130, i1 %tmp_21" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 102 'and' 'and_ln160_1' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/2] (4.88ns)   --->   "%tmp_22 = fcmp_olt  i64 %conv1_i_i, i64 -0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 103 'dcmp' 'tmp_22' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln160)   --->   "%and_ln160_2 = and i1 %or_ln130_1, i1 %tmp_22" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 104 'and' 'and_ln160_2' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln160 = and i1 %and_ln160_1, i1 %and_ln160_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 105 'and' 'and_ln160' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln160 = or i1 %and_ln160, i1 %and_ln157" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 106 'or' 'or_ln160' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.88>
ST_13 : Operation 107 [2/2] (4.19ns)   --->   "%tmp_11 = fcmp_oge  i32 %p_read_1, i32 -2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:145->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 107 'fcmp' 'tmp_11' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [2/2] (4.88ns)   --->   "%tmp_12 = fcmp_olt  i64 %conv1_i_i, i64 -1.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:145->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 108 'dcmp' 'tmp_12' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 109 [2/2] (4.88ns)   --->   "%tmp_13 = fcmp_oge  i64 %conv1_i_i, i64 -1.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 109 'dcmp' 'tmp_13' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [2/2] (4.88ns)   --->   "%tmp_14 = fcmp_olt  i64 %conv1_i_i, i64 -1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 110 'dcmp' 'tmp_14' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.48>
ST_14 : Operation 111 [1/2] (4.19ns)   --->   "%tmp_11 = fcmp_oge  i32 %p_read_1, i32 -2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:145->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 111 'fcmp' 'tmp_11' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln148)   --->   "%and_ln145_1 = and i1 %or_ln130, i1 %tmp_11" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:145->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 112 'and' 'and_ln145_1' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 113 [1/2] (4.88ns)   --->   "%tmp_12 = fcmp_olt  i64 %conv1_i_i, i64 -1.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:145->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 113 'dcmp' 'tmp_12' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node or_ln148)   --->   "%and_ln145_2 = and i1 %or_ln130_1, i1 %tmp_12" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:145->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 114 'and' 'and_ln145_2' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node or_ln148)   --->   "%and_ln145 = and i1 %and_ln145_1, i1 %and_ln145_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:145->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 115 'and' 'and_ln145' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 116 [1/2] (4.88ns)   --->   "%tmp_13 = fcmp_oge  i64 %conv1_i_i, i64 -1.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 116 'dcmp' 'tmp_13' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln148)   --->   "%and_ln148_1 = and i1 %or_ln130_1, i1 %tmp_13" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 117 'and' 'and_ln148_1' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 118 [1/2] (4.88ns)   --->   "%tmp_14 = fcmp_olt  i64 %conv1_i_i, i64 -1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 118 'dcmp' 'tmp_14' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 119 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln148 = and i1 %and_ln148_1, i1 %tmp_14" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 119 'and' 'and_ln148' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln148 = or i1 %and_ln148, i1 %and_ln145" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 120 'or' 'or_ln148' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.88>
ST_15 : Operation 121 [2/2] (4.88ns)   --->   "%tmp_5 = fcmp_oge  i64 %conv1_i_i, i64 -2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:133->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 121 'dcmp' 'tmp_5' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 122 [2/2] (4.88ns)   --->   "%tmp_7 = fcmp_olt  i64 %conv1_i_i, i64 -2.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:133->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 122 'dcmp' 'tmp_7' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 123 [2/2] (4.88ns)   --->   "%tmp_9 = fcmp_oge  i64 %conv1_i_i, i64 -2.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 123 'dcmp' 'tmp_9' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 124 [2/2] (4.88ns)   --->   "%tmp_s = fcmp_olt  i64 %conv1_i_i, i64 -2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 124 'dcmp' 'tmp_s' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.48>
ST_16 : Operation 125 [1/2] (4.88ns)   --->   "%tmp_5 = fcmp_oge  i64 %conv1_i_i, i64 -2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:133->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 125 'dcmp' 'tmp_5' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln136)   --->   "%and_ln133_1 = and i1 %or_ln130_1, i1 %tmp_5" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:133->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 126 'and' 'and_ln133_1' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [1/2] (4.88ns)   --->   "%tmp_7 = fcmp_olt  i64 %conv1_i_i, i64 -2.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:133->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 127 'dcmp' 'tmp_7' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln136)   --->   "%and_ln133 = and i1 %and_ln133_1, i1 %tmp_7" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:133->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 128 'and' 'and_ln133' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 129 [1/2] (4.88ns)   --->   "%tmp_9 = fcmp_oge  i64 %conv1_i_i, i64 -2.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 129 'dcmp' 'tmp_9' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln136)   --->   "%and_ln136_1 = and i1 %or_ln130_1, i1 %tmp_9" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 130 'and' 'and_ln136_1' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 131 [1/2] (4.88ns)   --->   "%tmp_s = fcmp_olt  i64 %conv1_i_i, i64 -2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 131 'dcmp' 'tmp_s' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 132 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln136 = and i1 %and_ln136_1, i1 %tmp_s" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 132 'and' 'and_ln136' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 133 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln136 = or i1 %and_ln136, i1 %and_ln133" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 133 'or' 'or_ln136' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.88>
ST_17 : Operation 134 [2/2] (4.19ns)   --->   "%tmp_1 = fcmp_oge  i32 %p_read_1, i32 -3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 134 'fcmp' 'tmp_1' <Predicate = (!or_ln136 & !or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 135 [2/2] (4.88ns)   --->   "%tmp_3 = fcmp_olt  i64 %conv1_i_i, i64 -2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 135 'dcmp' 'tmp_3' <Predicate = (!or_ln136 & !or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 136 [2/2] (4.88ns)   --->   "%tmp_4 = fcmp_oge  i64 %conv1_i_i, i64 -2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:139->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 136 'dcmp' 'tmp_4' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 137 [2/2] (4.88ns)   --->   "%tmp_6 = fcmp_olt  i64 %conv1_i_i, i64 -2.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:139->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 137 'dcmp' 'tmp_6' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 138 [2/2] (4.88ns)   --->   "%tmp_8 = fcmp_oge  i64 %conv1_i_i, i64 -2.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:142->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 138 'dcmp' 'tmp_8' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 139 [2/2] (4.19ns)   --->   "%tmp_10 = fcmp_olt  i32 %p_read_1, i32 -2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:142->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 139 'fcmp' 'tmp_10' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 140 [2/2] (4.88ns)   --->   "%tmp_15 = fcmp_oge  i64 %conv1_i_i, i64 -1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:151->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 140 'dcmp' 'tmp_15' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 141 [2/2] (4.88ns)   --->   "%tmp_16 = fcmp_olt  i64 %conv1_i_i, i64 -1.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:151->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 141 'dcmp' 'tmp_16' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 142 [2/2] (4.88ns)   --->   "%tmp_17 = fcmp_oge  i64 %conv1_i_i, i64 -1.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:154->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 142 'dcmp' 'tmp_17' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 143 [2/2] (4.88ns)   --->   "%tmp_18 = fcmp_olt  i64 %conv1_i_i, i64 -1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:154->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 143 'dcmp' 'tmp_18' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 144 [2/2] (4.88ns)   --->   "%tmp_23 = fcmp_oge  i64 %conv1_i_i, i64 -0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:163->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 144 'dcmp' 'tmp_23' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 145 [2/2] (4.88ns)   --->   "%tmp_24 = fcmp_olt  i64 %conv1_i_i, i64 -0.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:163->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 145 'dcmp' 'tmp_24' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 146 [2/2] (4.88ns)   --->   "%tmp_25 = fcmp_oge  i64 %conv1_i_i, i64 -0.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:166->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 146 'dcmp' 'tmp_25' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 147 [2/2] (4.88ns)   --->   "%tmp_26 = fcmp_olt  i64 %conv1_i_i, i64 -0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:166->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 147 'dcmp' 'tmp_26' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 148 [2/2] (4.88ns)   --->   "%tmp_27 = fcmp_oge  i64 %conv1_i_i, i64 -0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:169->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 148 'dcmp' 'tmp_27' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 149 [2/2] (4.88ns)   --->   "%tmp_28 = fcmp_olt  i64 %conv1_i_i, i64 -0.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:169->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 149 'dcmp' 'tmp_28' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 150 [2/2] (4.88ns)   --->   "%tmp_29 = fcmp_oge  i64 %conv1_i_i, i64 -0.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:172->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 150 'dcmp' 'tmp_29' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 151 [2/2] (4.19ns)   --->   "%tmp_30 = fcmp_olt  i32 %p_read_1, i32 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:172->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 151 'fcmp' 'tmp_30' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 152 [2/2] (4.88ns)   --->   "%tmp_35 = fcmp_oge  i64 %conv1_i_i, i64 0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:181->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 152 'dcmp' 'tmp_35' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 153 [2/2] (4.88ns)   --->   "%tmp_36 = fcmp_olt  i64 %conv1_i_i, i64 0.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:181->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 153 'dcmp' 'tmp_36' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 154 [2/2] (4.88ns)   --->   "%tmp_37 = fcmp_oge  i64 %conv1_i_i, i64 0.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:184->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 154 'dcmp' 'tmp_37' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 155 [2/2] (4.88ns)   --->   "%tmp_38 = fcmp_olt  i64 %conv1_i_i, i64 0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:184->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 155 'dcmp' 'tmp_38' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 156 [2/2] (4.88ns)   --->   "%tmp_43 = fcmp_oge  i64 %conv1_i_i, i64 1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:193->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 156 'dcmp' 'tmp_43' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 157 [2/2] (4.88ns)   --->   "%tmp_44 = fcmp_olt  i64 %conv1_i_i, i64 1.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:193->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 157 'dcmp' 'tmp_44' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 158 [2/2] (4.88ns)   --->   "%tmp_45 = fcmp_oge  i64 %conv1_i_i, i64 1.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:196->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 158 'dcmp' 'tmp_45' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 159 [2/2] (4.88ns)   --->   "%tmp_46 = fcmp_olt  i64 %conv1_i_i, i64 1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:196->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 159 'dcmp' 'tmp_46' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 160 [2/2] (4.88ns)   --->   "%tmp_47 = fcmp_oge  i64 %conv1_i_i, i64 1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:199->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 160 'dcmp' 'tmp_47' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 161 [2/2] (4.88ns)   --->   "%tmp_48 = fcmp_olt  i64 %conv1_i_i, i64 1.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:199->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 161 'dcmp' 'tmp_48' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 162 [2/2] (4.88ns)   --->   "%tmp_49 = fcmp_oge  i64 %conv1_i_i, i64 1.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:202->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 162 'dcmp' 'tmp_49' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 163 [2/2] (4.19ns)   --->   "%tmp_50 = fcmp_olt  i32 %p_read_1, i32 2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:202->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 163 'fcmp' 'tmp_50' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 164 [2/2] (4.88ns)   --->   "%tmp_55 = fcmp_oge  i64 %conv1_i_i, i64 2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:211->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 164 'dcmp' 'tmp_55' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 165 [2/2] (4.88ns)   --->   "%tmp_56 = fcmp_olt  i64 %conv1_i_i, i64 2.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:211->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 165 'dcmp' 'tmp_56' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 166 [2/2] (4.88ns)   --->   "%tmp_57 = fcmp_oge  i64 %conv1_i_i, i64 2.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:214->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 166 'dcmp' 'tmp_57' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 167 [2/2] (4.88ns)   --->   "%tmp_58 = fcmp_olt  i64 %conv1_i_i, i64 2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:214->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 167 'dcmp' 'tmp_58' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.49>
ST_18 : Operation 168 [1/2] (4.19ns)   --->   "%tmp_1 = fcmp_oge  i32 %p_read_1, i32 -3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 168 'fcmp' 'tmp_1' <Predicate = (!or_ln136 & !or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node lut_i_1)   --->   "%and_ln130 = and i1 %or_ln130, i1 %tmp_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 169 'and' 'and_ln130' <Predicate = (!or_ln136 & !or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 170 [1/2] (4.88ns)   --->   "%tmp_3 = fcmp_olt  i64 %conv1_i_i, i64 -2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 170 'dcmp' 'tmp_3' <Predicate = (!or_ln136 & !or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node lut_i_1)   --->   "%and_ln130_1 = and i1 %or_ln130_1, i1 %tmp_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 171 'and' 'and_ln130_1' <Predicate = (!or_ln136 & !or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node lut_i_1)   --->   "%lut_i = and i1 %and_ln130, i1 %and_ln130_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 172 'and' 'lut_i' <Predicate = (!or_ln136 & !or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node lut_i_1)   --->   "%zext_ln120 = zext i1 %lut_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:120->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 173 'zext' 'zext_ln120' <Predicate = (!or_ln136 & !or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node lut_i_1)   --->   "%select_ln136 = select i1 %and_ln136, i2 3, i2 2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 174 'select' 'select_ln136' <Predicate = (or_ln136 & !or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 175 [1/1] (0.81ns) (out node of the LUT)   --->   "%lut_i_1 = select i1 %or_ln136, i2 %select_ln136, i2 %zext_ln120" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 175 'select' 'lut_i_1' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node lut_i_2)   --->   "%zext_ln120_1 = zext i2 %lut_i_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:120->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 176 'zext' 'zext_ln120_1' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00>
ST_18 : Operation 177 [1/2] (4.88ns)   --->   "%tmp_4 = fcmp_oge  i64 %conv1_i_i, i64 -2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:139->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 177 'dcmp' 'tmp_4' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node lut_i_2)   --->   "%and_ln139_1 = and i1 %or_ln130_1, i1 %tmp_4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:139->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 178 'and' 'and_ln139_1' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 179 [1/2] (4.88ns)   --->   "%tmp_6 = fcmp_olt  i64 %conv1_i_i, i64 -2.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:139->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 179 'dcmp' 'tmp_6' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node lut_i_2)   --->   "%and_ln139 = and i1 %and_ln139_1, i1 %tmp_6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:139->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 180 'and' 'and_ln139' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 181 [1/2] (4.88ns)   --->   "%tmp_8 = fcmp_oge  i64 %conv1_i_i, i64 -2.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:142->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 181 'dcmp' 'tmp_8' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node and_ln142)   --->   "%and_ln142_1 = and i1 %or_ln130_1, i1 %tmp_8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:142->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 182 'and' 'and_ln142_1' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 183 [1/2] (4.19ns)   --->   "%tmp_10 = fcmp_olt  i32 %p_read_1, i32 -2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:142->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 183 'fcmp' 'tmp_10' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln142)   --->   "%and_ln142_2 = and i1 %or_ln130, i1 %tmp_10" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:142->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 184 'and' 'and_ln142_2' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 185 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln142 = and i1 %and_ln142_1, i1 %and_ln142_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:142->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 185 'and' 'and_ln142' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node lut_i_2)   --->   "%select_ln142 = select i1 %and_ln142, i3 5, i3 4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:142->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 186 'select' 'select_ln142' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node lut_i_2)   --->   "%or_ln142 = or i1 %and_ln142, i1 %and_ln139" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:142->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 187 'or' 'or_ln142' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [1/1] (0.80ns) (out node of the LUT)   --->   "%lut_i_2 = select i1 %or_ln142, i3 %select_ln142, i3 %zext_ln120_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:142->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 188 'select' 'lut_i_2' <Predicate = (!or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 189 [1/2] (4.88ns)   --->   "%tmp_15 = fcmp_oge  i64 %conv1_i_i, i64 -1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:151->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 189 'dcmp' 'tmp_15' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 190 [1/2] (4.88ns)   --->   "%tmp_16 = fcmp_olt  i64 %conv1_i_i, i64 -1.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:151->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 190 'dcmp' 'tmp_16' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 191 [1/2] (4.88ns)   --->   "%tmp_17 = fcmp_oge  i64 %conv1_i_i, i64 -1.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:154->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 191 'dcmp' 'tmp_17' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln154)   --->   "%and_ln154_1 = and i1 %or_ln130_1, i1 %tmp_17" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:154->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 192 'and' 'and_ln154_1' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 193 [1/2] (4.88ns)   --->   "%tmp_18 = fcmp_olt  i64 %conv1_i_i, i64 -1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:154->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 193 'dcmp' 'tmp_18' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln154 = and i1 %and_ln154_1, i1 %tmp_18" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:154->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 194 'and' 'and_ln154' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 195 [1/2] (4.88ns)   --->   "%tmp_23 = fcmp_oge  i64 %conv1_i_i, i64 -0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:163->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 195 'dcmp' 'tmp_23' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 196 [1/2] (4.88ns)   --->   "%tmp_24 = fcmp_olt  i64 %conv1_i_i, i64 -0.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:163->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 196 'dcmp' 'tmp_24' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 197 [1/2] (4.88ns)   --->   "%tmp_25 = fcmp_oge  i64 %conv1_i_i, i64 -0.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:166->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 197 'dcmp' 'tmp_25' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln166)   --->   "%and_ln166_1 = and i1 %or_ln130_1, i1 %tmp_25" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:166->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 198 'and' 'and_ln166_1' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 199 [1/2] (4.88ns)   --->   "%tmp_26 = fcmp_olt  i64 %conv1_i_i, i64 -0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:166->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 199 'dcmp' 'tmp_26' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 200 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln166 = and i1 %and_ln166_1, i1 %tmp_26" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:166->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 200 'and' 'and_ln166' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 201 [1/2] (4.88ns)   --->   "%tmp_27 = fcmp_oge  i64 %conv1_i_i, i64 -0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:169->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 201 'dcmp' 'tmp_27' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 202 [1/2] (4.88ns)   --->   "%tmp_28 = fcmp_olt  i64 %conv1_i_i, i64 -0.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:169->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 202 'dcmp' 'tmp_28' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 203 [1/2] (4.88ns)   --->   "%tmp_29 = fcmp_oge  i64 %conv1_i_i, i64 -0.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:172->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 203 'dcmp' 'tmp_29' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node and_ln172)   --->   "%and_ln172_1 = and i1 %or_ln130_1, i1 %tmp_29" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:172->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 204 'and' 'and_ln172_1' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 205 [1/2] (4.19ns)   --->   "%tmp_30 = fcmp_olt  i32 %p_read_1, i32 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:172->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 205 'fcmp' 'tmp_30' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node and_ln172)   --->   "%and_ln172_2 = and i1 %or_ln130, i1 %tmp_30" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:172->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 206 'and' 'and_ln172_2' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 207 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln172 = and i1 %and_ln172_1, i1 %and_ln172_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:172->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 207 'and' 'and_ln172' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 208 [1/2] (4.88ns)   --->   "%tmp_35 = fcmp_oge  i64 %conv1_i_i, i64 0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:181->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 208 'dcmp' 'tmp_35' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 209 [1/2] (4.88ns)   --->   "%tmp_36 = fcmp_olt  i64 %conv1_i_i, i64 0.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:181->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 209 'dcmp' 'tmp_36' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 210 [1/2] (4.88ns)   --->   "%tmp_37 = fcmp_oge  i64 %conv1_i_i, i64 0.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:184->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 210 'dcmp' 'tmp_37' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node and_ln184)   --->   "%and_ln184_1 = and i1 %or_ln130_1, i1 %tmp_37" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:184->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 211 'and' 'and_ln184_1' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 212 [1/2] (4.88ns)   --->   "%tmp_38 = fcmp_olt  i64 %conv1_i_i, i64 0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:184->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 212 'dcmp' 'tmp_38' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 213 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln184 = and i1 %and_ln184_1, i1 %tmp_38" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:184->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 213 'and' 'and_ln184' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 214 [1/2] (4.88ns)   --->   "%tmp_43 = fcmp_oge  i64 %conv1_i_i, i64 1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:193->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 214 'dcmp' 'tmp_43' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 215 [1/2] (4.88ns)   --->   "%tmp_44 = fcmp_olt  i64 %conv1_i_i, i64 1.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:193->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 215 'dcmp' 'tmp_44' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 216 [1/2] (4.88ns)   --->   "%tmp_45 = fcmp_oge  i64 %conv1_i_i, i64 1.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:196->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 216 'dcmp' 'tmp_45' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln196)   --->   "%and_ln196_1 = and i1 %or_ln130_1, i1 %tmp_45" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:196->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 217 'and' 'and_ln196_1' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 218 [1/2] (4.88ns)   --->   "%tmp_46 = fcmp_olt  i64 %conv1_i_i, i64 1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:196->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 218 'dcmp' 'tmp_46' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 219 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln196 = and i1 %and_ln196_1, i1 %tmp_46" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:196->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 219 'and' 'and_ln196' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 220 [1/2] (4.88ns)   --->   "%tmp_47 = fcmp_oge  i64 %conv1_i_i, i64 1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:199->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 220 'dcmp' 'tmp_47' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 221 [1/2] (4.88ns)   --->   "%tmp_48 = fcmp_olt  i64 %conv1_i_i, i64 1.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:199->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 221 'dcmp' 'tmp_48' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 222 [1/2] (4.88ns)   --->   "%tmp_49 = fcmp_oge  i64 %conv1_i_i, i64 1.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:202->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 222 'dcmp' 'tmp_49' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln202)   --->   "%and_ln202_1 = and i1 %or_ln130_1, i1 %tmp_49" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:202->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 223 'and' 'and_ln202_1' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 224 [1/2] (4.19ns)   --->   "%tmp_50 = fcmp_olt  i32 %p_read_1, i32 2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:202->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 224 'fcmp' 'tmp_50' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node and_ln202)   --->   "%and_ln202_2 = and i1 %or_ln130, i1 %tmp_50" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:202->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 225 'and' 'and_ln202_2' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 226 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln202 = and i1 %and_ln202_1, i1 %and_ln202_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:202->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 226 'and' 'and_ln202' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 227 [1/2] (4.88ns)   --->   "%tmp_55 = fcmp_oge  i64 %conv1_i_i, i64 2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:211->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 227 'dcmp' 'tmp_55' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 228 [1/2] (4.88ns)   --->   "%tmp_56 = fcmp_olt  i64 %conv1_i_i, i64 2.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:211->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 228 'dcmp' 'tmp_56' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 229 [1/2] (4.88ns)   --->   "%tmp_57 = fcmp_oge  i64 %conv1_i_i, i64 2.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:214->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 229 'dcmp' 'tmp_57' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln214)   --->   "%and_ln214_1 = and i1 %or_ln130_1, i1 %tmp_57" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:214->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 230 'and' 'and_ln214_1' <Predicate = (!or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 231 [1/2] (4.88ns)   --->   "%tmp_58 = fcmp_olt  i64 %conv1_i_i, i64 2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:214->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 231 'dcmp' 'tmp_58' <Predicate = (!or_ln220)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 232 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln214 = and i1 %and_ln214_1, i1 %tmp_58" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:214->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 232 'and' 'and_ln214' <Predicate = (!or_ln220)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.08>
ST_19 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node lut_i_3)   --->   "%select_ln148 = select i1 %and_ln148, i3 7, i3 6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 233 'select' 'select_ln148' <Predicate = (or_ln148 & !or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 234 [1/1] (0.81ns) (out node of the LUT)   --->   "%lut_i_3 = select i1 %or_ln148, i3 %select_ln148, i3 %lut_i_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 234 'select' 'lut_i_3' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node lut_i_4)   --->   "%zext_ln120_2 = zext i3 %lut_i_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:120->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 235 'zext' 'zext_ln120_2' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00>
ST_19 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node lut_i_4)   --->   "%and_ln151_1 = and i1 %or_ln130_1, i1 %tmp_15" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:151->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 236 'and' 'and_ln151_1' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node lut_i_4)   --->   "%and_ln151 = and i1 %and_ln151_1, i1 %tmp_16" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:151->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 237 'and' 'and_ln151' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node lut_i_4)   --->   "%select_ln154 = select i1 %and_ln154, i4 9, i4 8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:154->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 238 'select' 'select_ln154' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node lut_i_4)   --->   "%or_ln154 = or i1 %and_ln154, i1 %and_ln151" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:154->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 239 'or' 'or_ln154' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 240 [1/1] (0.83ns) (out node of the LUT)   --->   "%lut_i_4 = select i1 %or_ln154, i4 %select_ln154, i4 %zext_ln120_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:154->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 240 'select' 'lut_i_4' <Predicate = (!or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node lut_i_5)   --->   "%select_ln160 = select i1 %and_ln160, i4 11, i4 10" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 241 'select' 'select_ln160' <Predicate = (or_ln160 & !or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 242 [1/1] (0.83ns) (out node of the LUT)   --->   "%lut_i_5 = select i1 %or_ln160, i4 %select_ln160, i4 %lut_i_4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 242 'select' 'lut_i_5' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node lut_i_6)   --->   "%and_ln163_1 = and i1 %or_ln130_1, i1 %tmp_23" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:163->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 243 'and' 'and_ln163_1' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node lut_i_6)   --->   "%and_ln163 = and i1 %and_ln163_1, i1 %tmp_24" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:163->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 244 'and' 'and_ln163' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node lut_i_6)   --->   "%select_ln166 = select i1 %and_ln166, i4 13, i4 12" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:166->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 245 'select' 'select_ln166' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node lut_i_6)   --->   "%or_ln166 = or i1 %and_ln166, i1 %and_ln163" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:166->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 246 'or' 'or_ln166' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 247 [1/1] (0.83ns) (out node of the LUT)   --->   "%lut_i_6 = select i1 %or_ln166, i4 %select_ln166, i4 %lut_i_5" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:166->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 247 'select' 'lut_i_6' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node lut_i_7)   --->   "%and_ln169_1 = and i1 %or_ln130_1, i1 %tmp_27" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:169->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 248 'and' 'and_ln169_1' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node lut_i_7)   --->   "%and_ln169 = and i1 %and_ln169_1, i1 %tmp_28" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:169->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 249 'and' 'and_ln169' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node lut_i_7)   --->   "%select_ln172 = select i1 %and_ln172, i4 15, i4 14" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:172->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 250 'select' 'select_ln172' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node lut_i_7)   --->   "%or_ln172 = or i1 %and_ln172, i1 %and_ln169" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:172->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 251 'or' 'or_ln172' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 252 [1/1] (0.83ns) (out node of the LUT)   --->   "%lut_i_7 = select i1 %or_ln172, i4 %select_ln172, i4 %lut_i_6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:172->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 252 'select' 'lut_i_7' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node lut_i_8)   --->   "%zext_ln120_3 = zext i4 %lut_i_7" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:120->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 253 'zext' 'zext_ln120_3' <Predicate = (!or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00>
ST_19 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node lut_i_8)   --->   "%select_ln178 = select i1 %and_ln178, i5 17, i5 16" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 254 'select' 'select_ln178' <Predicate = (or_ln178 & !or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 255 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_8 = select i1 %or_ln178, i5 %select_ln178, i5 %zext_ln120_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 255 'select' 'lut_i_8' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node lut_i_9)   --->   "%and_ln181_1 = and i1 %or_ln130_1, i1 %tmp_35" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:181->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 256 'and' 'and_ln181_1' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node lut_i_9)   --->   "%and_ln181 = and i1 %and_ln181_1, i1 %tmp_36" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:181->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 257 'and' 'and_ln181' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node lut_i_9)   --->   "%select_ln184 = select i1 %and_ln184, i5 19, i5 18" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:184->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 258 'select' 'select_ln184' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node lut_i_9)   --->   "%or_ln184 = or i1 %and_ln184, i1 %and_ln181" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:184->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 259 'or' 'or_ln184' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 260 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_9 = select i1 %or_ln184, i5 %select_ln184, i5 %lut_i_8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:184->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 260 'select' 'lut_i_9' <Predicate = (!or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node lut_i_10)   --->   "%select_ln190 = select i1 %and_ln190, i5 21, i5 20" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 261 'select' 'select_ln190' <Predicate = (or_ln190 & !or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 262 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_10 = select i1 %or_ln190, i5 %select_ln190, i5 %lut_i_9" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 262 'select' 'lut_i_10' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.88>
ST_20 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node lut_i_11)   --->   "%and_ln193_1 = and i1 %or_ln130_1, i1 %tmp_43" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:193->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 263 'and' 'and_ln193_1' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node lut_i_11)   --->   "%and_ln193 = and i1 %and_ln193_1, i1 %tmp_44" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:193->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 264 'and' 'and_ln193' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node lut_i_11)   --->   "%select_ln196 = select i1 %and_ln196, i5 23, i5 22" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:196->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 265 'select' 'select_ln196' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node lut_i_11)   --->   "%or_ln196 = or i1 %and_ln196, i1 %and_ln193" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:196->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 266 'or' 'or_ln196' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 267 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_11 = select i1 %or_ln196, i5 %select_ln196, i5 %lut_i_10" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:196->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 267 'select' 'lut_i_11' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node lut_i_12)   --->   "%and_ln199_1 = and i1 %or_ln130_1, i1 %tmp_47" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:199->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 268 'and' 'and_ln199_1' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node lut_i_12)   --->   "%and_ln199 = and i1 %and_ln199_1, i1 %tmp_48" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:199->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 269 'and' 'and_ln199' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node lut_i_12)   --->   "%select_ln202 = select i1 %and_ln202, i5 25, i5 24" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:202->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 270 'select' 'select_ln202' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node lut_i_12)   --->   "%or_ln202 = or i1 %and_ln202, i1 %and_ln199" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:202->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 271 'or' 'or_ln202' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 272 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_12 = select i1 %or_ln202, i5 %select_ln202, i5 %lut_i_11" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:202->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 272 'select' 'lut_i_12' <Predicate = (!or_ln208 & !or_ln220)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node lut_i_13)   --->   "%select_ln208 = select i1 %and_ln208, i5 27, i5 26" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 273 'select' 'select_ln208' <Predicate = (or_ln208 & !or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 274 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_13 = select i1 %or_ln208, i5 %select_ln208, i5 %lut_i_12" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 274 'select' 'lut_i_13' <Predicate = (!or_ln220)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node lut_i_14)   --->   "%and_ln211_1 = and i1 %or_ln130_1, i1 %tmp_55" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:211->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 275 'and' 'and_ln211_1' <Predicate = (!or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node lut_i_14)   --->   "%and_ln211 = and i1 %and_ln211_1, i1 %tmp_56" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:211->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 276 'and' 'and_ln211' <Predicate = (!or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node lut_i_14)   --->   "%select_ln214 = select i1 %and_ln214, i5 29, i5 28" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:214->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 277 'select' 'select_ln214' <Predicate = (!or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node lut_i_14)   --->   "%or_ln214 = or i1 %and_ln214, i1 %and_ln211" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:214->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 278 'or' 'or_ln214' <Predicate = (!or_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 279 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_14 = select i1 %or_ln214, i5 %select_ln214, i5 %lut_i_13" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:214->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 279 'select' 'lut_i_14' <Predicate = (!or_ln220)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node lut_i_15)   --->   "%select_ln220 = select i1 %and_ln220, i5 31, i5 30" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:220->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 280 'select' 'select_ln220' <Predicate = (or_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 281 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_15 = select i1 %or_ln220, i5 %select_ln220, i5 %lut_i_14" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:220->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 281 'select' 'lut_i_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.77>
ST_21 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln120_4 = zext i5 %lut_i_15" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:120->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 282 'zext' 'zext_ln120_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 283 [1/1] (0.00ns)   --->   "%tanh_lut_addr = getelementptr i32 %tanh_lut, i32 0, i32 %zext_ln120_4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:223->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 283 'getelementptr' 'tanh_lut_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 284 [2/2] (2.77ns)   --->   "%tanh_lut_load = load i5 %tanh_lut_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:223->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 284 'load' 'tanh_lut_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 22 <SV = 21> <Delay = 6.17>
ST_22 : Operation 285 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_ti_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 285 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 286 [1/2] (2.77ns)   --->   "%tanh_lut_load = load i5 %tanh_lut_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:223->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 286 'load' 'tanh_lut_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_22 : Operation 287 [1/1] (3.40ns)   --->   "%write_ln223 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %c_ti_out, i32 %tanh_lut_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:223->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 287 'write' 'write_ln223' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_22 : Operation 288 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 288 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.16ns
The critical path consists of the following:
	wire read on port 'p_read' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:119->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [6]  (0 ns)
	'fpext' operation ('conv1_i_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [7]  (3.16 ns)

 <State 2>: 3.16ns
The critical path consists of the following:
	'fpext' operation ('conv1_i_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [7]  (3.16 ns)

 <State 3>: 4.88ns
The critical path consists of the following:
	'dcmp' operation ('tmp_59', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:217->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [193]  (4.88 ns)

 <State 4>: 5.8ns
The critical path consists of the following:
	'fcmp' operation ('tmp_61', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:220->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [198]  (4.2 ns)
	'and' operation ('and_ln220', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:220->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [199]  (0.8 ns)
	'or' operation ('or_ln220', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:220->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [201]  (0.8 ns)

 <State 5>: 4.88ns
The critical path consists of the following:
	'dcmp' operation ('tmp_52', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:205->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [172]  (4.88 ns)

 <State 6>: 6.48ns
The critical path consists of the following:
	'dcmp' operation ('tmp_53', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [175]  (4.88 ns)
	'and' operation ('and_ln208_1', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [176]  (0 ns)
	'and' operation ('and_ln208', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [178]  (0.8 ns)
	'or' operation ('or_ln208', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [180]  (0.8 ns)

 <State 7>: 4.88ns
The critical path consists of the following:
	'dcmp' operation ('tmp_39', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:187->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [134]  (4.88 ns)

 <State 8>: 6.48ns
The critical path consists of the following:
	'dcmp' operation ('tmp_42', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [141]  (4.88 ns)
	'and' operation ('and_ln190_2', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [142]  (0 ns)
	'and' operation ('and_ln190', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [143]  (0.8 ns)
	'or' operation ('or_ln190', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [145]  (0.8 ns)

 <State 9>: 4.88ns
The critical path consists of the following:
	'dcmp' operation ('tmp_32', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:175->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [113]  (4.88 ns)

 <State 10>: 6.48ns
The critical path consists of the following:
	'dcmp' operation ('tmp_33', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [116]  (4.88 ns)
	'and' operation ('and_ln178_1', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [117]  (0 ns)
	'and' operation ('and_ln178', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [119]  (0.8 ns)
	'or' operation ('or_ln178', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [121]  (0.8 ns)

 <State 11>: 4.88ns
The critical path consists of the following:
	'dcmp' operation ('tmp_19', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:157->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [74]  (4.88 ns)

 <State 12>: 6.48ns
The critical path consists of the following:
	'dcmp' operation ('tmp_22', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [81]  (4.88 ns)
	'and' operation ('and_ln160_2', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [82]  (0 ns)
	'and' operation ('and_ln160', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [83]  (0.8 ns)
	'or' operation ('or_ln160', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [85]  (0.8 ns)

 <State 13>: 4.88ns
The critical path consists of the following:
	'dcmp' operation ('tmp_12', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:145->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [52]  (4.88 ns)

 <State 14>: 6.48ns
The critical path consists of the following:
	'dcmp' operation ('tmp_13', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [55]  (4.88 ns)
	'and' operation ('and_ln148_1', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [56]  (0 ns)
	'and' operation ('and_ln148', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [58]  (0.8 ns)
	'or' operation ('or_ln148', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [60]  (0.8 ns)

 <State 15>: 4.88ns
The critical path consists of the following:
	'dcmp' operation ('tmp_5', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:133->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [26]  (4.88 ns)

 <State 16>: 6.48ns
The critical path consists of the following:
	'dcmp' operation ('tmp_9', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [30]  (4.88 ns)
	'and' operation ('and_ln136_1', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [31]  (0 ns)
	'and' operation ('and_ln136', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [33]  (0.8 ns)
	'or' operation ('or_ln136', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [35]  (0.8 ns)

 <State 17>: 4.88ns
The critical path consists of the following:
	'dcmp' operation ('tmp_3', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [22]  (4.88 ns)

 <State 18>: 6.5ns
The critical path consists of the following:
	'dcmp' operation ('tmp_3', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [22]  (4.88 ns)
	'and' operation ('and_ln130_1', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [23]  (0 ns)
	'and' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:130->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [24]  (0 ns)
	'select' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:136->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [36]  (0.813 ns)
	'select' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:142->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [49]  (0.8 ns)

 <State 19>: 7.08ns
The critical path consists of the following:
	'select' operation ('select_ln148', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [59]  (0 ns)
	'select' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:148->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [61]  (0.813 ns)
	'select' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:154->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [73]  (0.836 ns)
	'select' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:160->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [86]  (0.836 ns)
	'select' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:166->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [97]  (0.836 ns)
	'select' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:172->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [109]  (0.836 ns)
	'select' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:178->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [122]  (0.976 ns)
	'select' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:184->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [133]  (0.976 ns)
	'select' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:190->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [146]  (0.976 ns)

 <State 20>: 4.88ns
The critical path consists of the following:
	'and' operation ('and_ln193_1', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:193->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [148]  (0 ns)
	'and' operation ('and_ln193', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:193->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [150]  (0 ns)
	'or' operation ('or_ln196', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:196->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [156]  (0 ns)
	'select' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:196->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [157]  (0.976 ns)
	'select' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:202->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [169]  (0.976 ns)
	'select' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:208->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [181]  (0.976 ns)
	'select' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:214->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [192]  (0.976 ns)
	'select' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:220->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [202]  (0.976 ns)

 <State 21>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('tanh_lut_addr', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:223->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [204]  (0 ns)
	'load' operation ('tanh_lut_load', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:223->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) on array 'tanh_lut' [205]  (2.77 ns)

 <State 22>: 6.17ns
The critical path consists of the following:
	'load' operation ('tanh_lut_load', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:223->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) on array 'tanh_lut' [205]  (2.77 ns)
	fifo write on port 'c_ti_out' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:223->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368) [206]  (3.4 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
