Welcome to Xilinx CORE Generator.
Help system initialized.
Opening project file
/home/mcattin/projects/GN4124_core/hdl/pfc/ip_cores/coregen.cgp.
Project, 'coregen', initialised from file
'/home/mcattin/projects/GN4124_core/hdl/pfc/ip_cores/coregen.cgp'.
Regenerate (Under Current Project Settings)Applying current project options...
Finished applying current project options.
Initializing IP model...
Finished initialising IP model.
Generating IP...
WARNING:sim:89 - A core named <fifo_32x512> already exists in the output
   directory. Output products for this core may be overwritten.
Initializing IP model...
Finished initialising IP model.
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating Implementation files.
Generating ISE symbol file...
Generating NGC file.
Finished Generation Stage.
Generating IP instantiation template...
Generating the VHDL instantiation template.
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
Regenerate (Under Current Project Settings)Applying current project options...
Finished applying current project options.
Initializing IP model...
Finished initialising IP model.
Generating IP...
WARNING:sim:89 - A core named <fifo_64x512> already exists in the output
   directory. Output products for this core may be overwritten.
Initializing IP model...
Finished initialising IP model.
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating Implementation files.
Generating ISE symbol file...
Generating NGC file.
Finished Generation Stage.
Generating IP instantiation template...
Generating the VHDL instantiation template.
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
Regenerate (Under Current Project Settings)Applying current project options...
Finished applying current project options.
Initializing IP model...
Finished initialising IP model.
Generating IP...
WARNING:sim:89 - A core named <ram_2048x32> already exists in the output
   directory. Output products for this core may be overwritten.
Initializing IP model...
Finished initialising IP model.
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating Implementation files.
Generating ISE symbol file...
Generating NGC file.
Finished Generation Stage.
Generating IP instantiation template...
Generating the VHDL instantiation template.
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
Saved options for project 'coregen'.
Closed project file.
