#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Nov  6 12:00:31 2023
# Process ID: 1174551
# Current directory: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu
# Command line: vivado
# Log file: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/vivado.log
# Journal file: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/vivado.jou
# Running On: binhkieudo, OS: Linux, CPU Frequency: 3300.000 MHz, CPU Physical cores: 10, Host memory: 134739 MB
#-----------------------------------------------------------
start_gui
create_project lsu /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu -part xc7vx485tffg1761-2
set_property board_part xilinx.com:vc707:part0:1.4 [current_project]
file mkdir /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sources_1/new
close [ open /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sources_1/new/rv32_lsu.v w ]
add_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sources_1/new/rv32_lsu.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
close [ open /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sources_1/new/tb.v w ]
add_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sources_1/new/tb.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sources_1/new/tb.v] -no_script -reset -force -quiet
remove_files  /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sources_1/new/tb.v
file delete -force /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sources_1/new/tb.v
file mkdir /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sim_1/new/tb.v w ]
add_files -fileset sim_1 /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sim_1/new/tb.v
update_compile_order -fileset sim_1
close [ open /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sources_1/new/top.v w ]
add_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sim_1/new/tb.sv w ]
add_files -fileset sim_1 /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sim_1/new/tb.sv
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sim_1/new/tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sim_1/new/tb.v
file delete -force /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sim_1/new/tb.v
set_property -name {xsim.simulate.runtime} -value {-all} -objects [get_filesets sim_1]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
launch_simulation
source tb.tcl
close_sim
launch_simulation
source tb.tcl
relaunch_sim
close_sim
launch_simulation
source tb.tcl
close_sim
launch_simulation
source tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 4}
add_wave {{/tb/udt/\thread[0].r_resp_ack }} {{/tb/udt/\thread[1].r_resp_ack }} {{/tb/udt/\thread[2].r_resp_ack }} {{/tb/udt/\thread[3].r_resp_ack }} {{/tb/udt/\thread[4].r_resp_ack }} {{/tb/udt/\thread[5].r_resp_ack }} {{/tb/udt/\thread[6].r_resp_ack }} {{/tb/udt/\thread[7].r_resp_ack }} 
relaunch_sim
current_wave_config {Untitled 4}
add_wave {{/tb/udt/\thread[0].req_channel }} {{/tb/udt/\thread[1].req_channel }} {{/tb/udt/\thread[2].req_channel }} {{/tb/udt/\thread[3].req_channel }} {{/tb/udt/\thread[4].req_channel }} {{/tb/udt/\thread[5].req_channel }} {{/tb/udt/\thread[6].req_channel }} {{/tb/udt/\thread[7].req_channel }} 
current_wave_config {Untitled 4}
add_wave {{/tb/udt/\thread[0].r_req_pend }} {{/tb/udt/\thread[1].r_req_pend }} {{/tb/udt/\thread[2].r_req_pend }} {{/tb/udt/\thread[3].r_req_pend }} {{/tb/udt/\thread[4].r_req_pend }} {{/tb/udt/\thread[5].r_req_pend }} {{/tb/udt/\thread[6].r_req_pend }} {{/tb/udt/\thread[7].r_req_pend }} 
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 4}
add_wave {{/tb/udt/\thread[0].req_adr }} {{/tb/udt/\thread[1].req_adr }} {{/tb/udt/\thread[2].req_adr }} {{/tb/udt/\thread[3].req_adr }} {{/tb/udt/\thread[4].req_adr }} {{/tb/udt/\thread[5].req_adr }} {{/tb/udt/\thread[6].req_adr }} {{/tb/udt/\thread[7].req_adr }} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/tb_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/tb_behav.wcfg
set_property xsim.view /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/tb_behav.wcfg [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/tb_behav.wcfg
source tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
