$date
	Sun Sep 26 22:47:15 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module cla_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # Cin $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module uut $end
$var wire 1 # Cin $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & c0 $end
$var wire 1 " carry $end
$var wire 1 ' d $end
$var wire 1 ( g $end
$var wire 1 ) p $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
0(
1'
1&
0%
1$
1#
1"
0!
$end
#20
0'
1!
0)
1(
1%
#60
0"
0&
1)
0(
0#
0$
#80
1"
1&
0)
1(
1#
1$
#100
1'
0!
1"
1)
0(
0$
#120
