// Seed: 1555151937
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  id_3(
      .id_0(1'b0), .id_1(id_2++), .id_2(1), .id_3(1), .id_4(1), .id_5(1), .id_6(1'b0), .id_7(1)
  );
  assign id_2 = 1'b0;
endmodule
module module_1 (
    output tri1  id_0,
    input  tri1  id_1,
    input  tri   id_2,
    input  logic id_3,
    output tri   id_4,
    output logic id_5,
    output logic id_6
);
  assign id_0 = id_3 == id_3;
  always @(posedge 1'd0) begin : LABEL_0
    id_6 <= id_3;
  end
  assign id_5 = id_3;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8
  );
endmodule
