{"vcs1":{"timestamp_begin":1681740281.565683062, "rt":0.73, "ut":0.22, "st":0.13}}
{"vcselab":{"timestamp_begin":1681740282.330910361, "rt":1.13, "ut":0.20, "st":0.14}}
{"link":{"timestamp_begin":1681740283.479450745, "rt":0.84, "ut":0.07, "st":0.42}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681740281.275354121}
{"VCS_COMP_START_TIME": 1681740281.275354121}
{"VCS_COMP_END_TIME": 1681740284.911314131}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340892}}
{"stitch_vcselab": {"peak_mem": 238988}}
