# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.06
# platform  : Linux 3.10.0-1160.62.1.el7.x86_64
# version   : 2024.06p002 64 bits
# build date: 2024.09.02 16:28:38 UTC
# ----------------------------------------
# started   : 2025-11-18 09:27:19 IST
# hostname  : vlsi-ria84.vlsidomain
# pid       : 11432
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:45313' '-nowindow' '-style' 'windows' '-exitonerror' '-data' 'AAAAwnicY2RgYLCp////PwMYMD6A0Aw2jAyoAMRnQhUJbEChGRhYYZphSliAmItBl6GAoYghnyELyFNj0ANCfSA7HS6aypDMUMJQDBQtA4omMsQzGAJV8gD1JQF5JUDZDCBfCElWDyyaA7YDAEULFSs=' '-proj' '/users/rompel/jasper_executions/safety_liveness/jgprojects/vga_1/sessionLogs/session_0' '-init' '-hidden' '/users/rompel/jasper_executions/safety_liveness/jgprojects/vga_1/.tmp/.initCmds.tcl' 'vga_1.tcl' '-hidden' '/users/rompel/jasper_executions/safety_liveness/jgprojects/vga_1/.tmp/.postCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /users/rompel/jasper_executions/safety_liveness/jgprojects/vga_1/sessionLogs/session_0

WARNING (WG017): [session]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
WARNING (WG017): [jg_console]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
INFO: successfully checked out license "jasper_fao".
INFO: reading configuration file "/users/rompel/.config/cadence/jasper.conf".
% analyze -sv09 ../vga_1.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence2425/JASPER/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../vga_1.sv'
% elaborate -bbox_mul 1000000 -bbox_div 1000000 -bbox_mod 1000000 -bbox_a 1000000
[INFO (HIER-8002)] ../vga_1.sv(64): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../vga_1.sv(1): compiling module 'VGA'
[WARN (VERI-1209)] ../vga_1.sv(33): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] ../vga_1.sv(37): expression size 32 truncated to fit in target size 5
[INFO (VERI-8005)] ../vga_1.sv(17): Unintentional sequential element inferred for h_cnt read before write using blocking assignment
[INFO (VERI-8005)] ../vga_1.sv(18): Unintentional sequential element inferred for v_cnt read before write using blocking assignment
[INFO (VERI-8005)] ../vga_1.sv(19): Unintentional sequential element inferred for h_sync read before write using blocking assignment
[INFO (VERI-8005)] ../vga_1.sv(20): Unintentional sequential element inferred for v_sync read before write using blocking assignment
[INFO (VERI-8005)] ../vga_1.sv(1): Unintentional sequential element inferred for disp_ena read before write using blocking assignment
[INFO (VERI-8005)] ../vga_1.sv(1): Unintentional sequential element inferred for col read before write using blocking assignment
[INFO (VERI-8005)] ../vga_1.sv(1): Unintentional sequential element inferred for row read before write using blocking assignment
INFO (ISW003): Top module name is "VGA".
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
VGA
[<embedded>] % reset rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
[<embedded>] % clock clk
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 25 of 27 design flops, 0 of 0 design latches, 3 of 3 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
0: Using multistage preprocessing
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
0: Starting reduce
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
0: Finished reduce in 0s
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.00 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 11498@vlsi-ria84(local) jg_11432_vlsi-ria84_1
0.0.N: Proofgrid shell started at 11497@vlsi-ria84(local) jg_11432_vlsi-ria84_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Last scan. Per property time limit: 0s
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  5	[0.00 s]
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "VGA.p1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Ht: Proofgrid shell started at 11529@vlsi-ria84(local) jg_11432_vlsi-ria84_1
0.0.B: Proofgrid shell started at 11531@vlsi-ria84(local) jg_11432_vlsi-ria84_1
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "VGA.p1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Last scan. Per property time limit: 0s
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.Oh: Proofgrid shell started at 11530@vlsi-ria84(local) jg_11432_vlsi-ria84_1
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: Reached length limit (2147483647) [0.00 s]
0.0.Oh: Exited with Success (@ 0.04 s)
0.0.Oh: Completed, Restart ignored.
0.0.AM: Proofgrid shell started at 11532@vlsi-ria84(local) jg_11432_vlsi-ria84_1
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "VGA.p1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.07 s]
0.0.N: Trace Attempt  2	[0.07 s]
0.0.N: Trace Attempt  3	[0.07 s]
0.0.N: Trace Attempt  4	[0.07 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  3	[0.03 s]
0.0.AM: Trace Attempt  4	[0.03 s]
0.0.AM: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  1	[0.06 s]
0.0.AM: Trace Attempt  2	[0.06 s]
0.0.AM: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  5	[0.07 s]
0.0.N: Trace Attempt  1	[0.27 s]
0.0.N: Trace Attempt  2	[0.27 s]
0.0.N: Trace Attempt  3	[0.27 s]
0.0.N: Trace Attempt  4	[0.27 s]
0.0.N: Trace Attempt  5	[0.27 s]
0.0.AM: Trace Attempt  1	[0.26 s]
0.0.AM: Trace Attempt  2	[0.26 s]
0.0.AM: Trace Attempt  3	[0.26 s]
0.0.AM: Trace Attempt  4	[0.26 s]
0.0.AM: Trace Attempt  5	[0.27 s]
0.0.N: Trace Attempt  1	[1.41 s]
0.0.N: Trace Attempt  2	[1.41 s]
0.0.N: Trace Attempt  3	[1.41 s]
0.0.N: Trace Attempt  4	[1.41 s]
0.0.N: Trace Attempt  5	[1.41 s]
0.0.AM: Trace Attempt  1	[2.14 s]
0.0.AM: Trace Attempt  2	[2.14 s]
0.0.AM: Trace Attempt  3	[2.14 s]
0.0.AM: Trace Attempt  4	[2.14 s]
0.0.AM: Trace Attempt  5	[2.15 s]
0.0.N: Trace Attempt  1	[2.93 s]
0.0.N: Trace Attempt  2	[2.93 s]
0.0.N: Trace Attempt  3	[2.93 s]
0.0.N: Trace Attempt  4	[2.93 s]
0.0.N: Trace Attempt  5	[2.93 s]
0.0.Hp: Trace Attempt 610	[4.00 s]
0.0.B: Trace Attempt 1952	[4.00 s]
0.0.Ht: Trace Attempt 1898	[4.09 s]
0.0.AM: Trace Attempt 235	[6.19 s]
0.0.N: Trace Attempt 242	[7.08 s]
0.0.Hp: Trace Attempt 868	[8.01 s]
0.0.B: Trace Attempt 2342	[8.01 s]
0.0.Ht: Trace Attempt 2771	[8.09 s]
0.0.AM: Trace Attempt  1	[8.08 s]
0.0.AM: Trace Attempt  2	[8.08 s]
0.0.AM: Trace Attempt  3	[8.08 s]
0.0.AM: Trace Attempt  4	[8.08 s]
0.0.AM: Trace Attempt  5	[8.08 s]
0.0.N: Trace Attempt  1	[10.81 s]
0.0.N: Trace Attempt  2	[10.81 s]
0.0.N: Trace Attempt  3	[10.81 s]
0.0.N: Trace Attempt  4	[10.81 s]
0.0.N: Trace Attempt  5	[10.81 s]
0.0.Hp: Trace Attempt 1063	[12.03 s]
0.0.B: Trace Attempt 2666	[12.01 s]
0.0.AM: Trace Attempt 234	[12.08 s]
0.0.Ht: Trace Attempt 3303	[12.15 s]
0.0.N: Trace Attempt 209	[14.82 s]
0.0.B: Trace Attempt 2951	[16.01 s]
0.0.Hp: Trace Attempt 1226	[16.04 s]
0.0.AM: Trace Attempt 300	[16.11 s]
0.0.Ht: Trace Attempt 3651	[16.16 s]
0.0.N: Trace Attempt 282	[18.85 s]
0.0.B: Trace Attempt 3207	[20.02 s]
0.0.Hp: Trace Attempt 1371	[20.04 s]
0.0.AM: Trace Attempt 378	[20.15 s]
0.0.Ht: Trace Attempt 3894	[20.18 s]
0.0.N: Trace Attempt 345	[22.94 s]
0.0.B: Trace Attempt 3451	[24.02 s]
0.0.Hp: Trace Attempt 1503	[24.06 s]
0.0.Ht: Trace Attempt 4212	[24.18 s]
0.0.AM: Trace Attempt 427	[24.20 s]
0.0.N: Trace Attempt 427	[26.96 s]
0.0.B: Trace Attempt 3667	[28.02 s]
0.0.Hp: Trace Attempt 1624	[28.09 s]
0.0.Ht: Trace Attempt 4613	[28.18 s]
0.0.AM: Trace Attempt 509	[28.22 s]
0.0.N: Trace Attempt 489	[31.66 s]
0.0.B: Trace Attempt 3784	[32.04 s]
0.0.Hp: Trace Attempt 1729	[32.12 s]
0.0.Ht: Trace Attempt 4925	[32.19 s]
0.0.AM: Trace Attempt 486	[32.22 s]
0.0.AM: Trace Attempt  1	[34.39 s]
0.0.AM: Trace Attempt  2	[34.39 s]
0.0.AM: Trace Attempt  3	[34.39 s]
0.0.AM: Trace Attempt  4	[34.39 s]
0.0.AM: Trace Attempt  5	[34.40 s]
0.0.N: Trace Attempt 490	[35.68 s]
0.0.N: Trace Attempt  1	[35.69 s]
0.0.N: Trace Attempt  2	[35.69 s]
0.0.N: Trace Attempt  3	[35.69 s]
0.0.N: Trace Attempt  4	[35.69 s]
0.0.N: Trace Attempt  5	[35.69 s]
0.0.B: Trace Attempt 3907	[36.06 s]
0.0.Hp: Trace Attempt 1826	[36.16 s]
0.0.Ht: Trace Attempt 5192	[36.20 s]
0.0.AM: Trace Attempt 252	[38.45 s]
0.0.N: Trace Attempt 209	[39.71 s]
0.0.B: Trace Attempt 4024	[40.07 s]
0.0.Hp: Trace Attempt 1882	[40.21 s]
0.0.Ht: Trace Attempt 5408	[40.20 s]
0.0.AM: Trace Attempt 339	[42.59 s]
0.0.N: Trace Attempt 281	[43.73 s]
0.0.B: Trace Attempt 4140	[44.07 s]
0.0.Ht: Trace Attempt 5567	[44.20 s]
0.0.Hp: Trace Attempt 1912	[44.24 s]
0.0.AM: Trace Attempt 423	[46.59 s]
0.0.N: Trace Attempt 343	[47.74 s]
0.0.B: Trace Attempt 4254	[48.08 s]
0.0.Ht: Trace Attempt 5818	[48.20 s]
0.0.Hp: Trace Attempt 1957	[48.25 s]
0.0.AM: Trace Attempt 472	[50.65 s]
0.0.N: Trace Attempt 423	[51.77 s]
0.0.B: Trace Attempt 4356	[52.11 s]
0.0.Hp: Trace Attempt 1999	[52.32 s]
0.0.Ht: Trace Attempt 6009	[52.33 s]
0.0.AM: Trace Attempt 493	[54.75 s]
0.0.B: Trace Attempt 4468	[56.11 s]
0.0.Hp: Trace Attempt 2041	[56.34 s]
0.0.Ht: Trace Attempt 6151	[56.34 s]
0.0.N: Trace Attempt 489	[56.49 s]
0.0.AM: Trace Attempt 525	[58.83 s]
0.0.N: Trace Attempt  1	[59.68 s]
0.0.N: Trace Attempt  2	[59.68 s]
0.0.N: Trace Attempt  3	[59.68 s]
0.0.N: Trace Attempt  4	[59.68 s]
0.0.N: Trace Attempt  5	[59.68 s]
0.0.B: Trace Attempt 4561	[60.14 s]
0.0.Ht: Trace Attempt 6326	[60.34 s]
0.0.Hp: Trace Attempt 2081	[60.38 s]
0.0.AM: Trace Attempt 566	[62.85 s]
0.0.N: Trace Attempt 214	[63.69 s]
0.0.B: Trace Attempt 4666	[64.17 s]
0.0.Ht: Trace Attempt 6462	[64.34 s]
0.0.Hp: Trace Attempt 2119	[64.38 s]
0.0.AM: Trace Attempt 607	[66.91 s]
0.0.N: Trace Attempt 293	[67.72 s]
0.0.B: Trace Attempt 4746	[68.17 s]
0.0.Hp: Trace Attempt 2165	[68.45 s]
0.0.Ht: Trace Attempt 6617	[68.52 s]
0.0.AM: Trace Attempt 639	[70.93 s]
0.0.N: Trace Attempt 358	[71.78 s]
0.0.B: Trace Attempt 4839	[72.19 s]
0.0.Hp: Trace Attempt 2208	[72.50 s]
0.0.Ht: Trace Attempt 6831	[72.53 s]
0.0.AM: Trace Attempt 672	[75.01 s]
0.0.N: Trace Attempt 440	[75.78 s]
0.0.B: Trace Attempt 4924	[76.21 s]
0.0.Ht: Trace Attempt 6971	[76.55 s]
0.0.Hp: Trace Attempt 2248	[76.58 s]
0.0.AM: Trace Attempt 707	[79.06 s]
0.0.N: Trace Attempt 470	[80.01 s]
0.0.B: Trace Attempt 5008	[80.24 s]
0.0.Ht: Trace Attempt 7152	[80.55 s]
0.0.Hp: Trace Attempt 2288	[80.66 s]
0.0.N: Trace Attempt  1	[82.42 s]
0.0.N: Trace Attempt  2	[82.42 s]
0.0.N: Trace Attempt  3	[82.42 s]
0.0.N: Trace Attempt  4	[82.42 s]
0.0.N: Trace Attempt  5	[82.43 s]
0.0.AM: Trace Attempt 737	[83.19 s]
0.0.B: Trace Attempt 5085	[84.26 s]
0.0.Ht: Trace Attempt 7259	[84.56 s]
0.0.Hp: Trace Attempt 2327	[84.66 s]
0.0.N: Trace Attempt 207	[86.47 s]
0.0.AM: Trace Attempt 758	[87.38 s]
0.0.B: Trace Attempt 5166	[88.28 s]
0.0.Ht: Trace Attempt 7417	[88.57 s]
0.0.Hp: Trace Attempt 2367	[88.74 s]
0.0.N: Trace Attempt 281	[90.58 s]
0.0.AM: Trace Attempt 779	[91.43 s]
0.0.B: Trace Attempt 5273	[92.30 s]
0.0.Hp: Trace Attempt 2406	[92.81 s]
0.0.Ht: Trace Attempt 7547	[93.29 s]
0.0.N: Trace Attempt 341	[94.61 s]
0.0.AM: Trace Attempt 802	[95.67 s]
0.0.B: Trace Attempt 5345	[96.33 s]
0.0.Ht: Trace Attempt 7649	[97.33 s]
0.0.N: Trace Attempt 419	[98.64 s]
0.0.AM: Trace Attempt 830	[99.74 s]
0.0.B: Trace Attempt 5409	[100.36 s]
0.0.Hp: Trace Attempt 2424	[100.53 s]
0.0.Ht: Trace Attempt 7762	[101.34 s]
0.0.N: Trace Attempt 489	[103.58 s]
0.0.AM: Trace Attempt 856	[103.81 s]
0.0.B: Trace Attempt 5470	[104.41 s]
0.0.Hp: Trace Attempt 2468	[104.60 s]
0.0.Ht: Trace Attempt 7911	[105.37 s]
0.0.N: Trace Attempt  1	[105.91 s]
0.0.N: Trace Attempt  2	[105.91 s]
0.0.N: Trace Attempt  3	[105.91 s]
0.0.N: Trace Attempt  4	[105.91 s]
0.0.N: Trace Attempt  5	[105.91 s]
0.0.AM: Trace Attempt 878	[107.83 s]
0.0.B: Trace Attempt 5528	[108.44 s]
0.0.Hp: Trace Attempt 2510	[108.66 s]
0.0.Ht: Trace Attempt 8015	[109.38 s]
0.0.N: Trace Attempt 207	[109.97 s]
0.0.AM: Trace Attempt 901	[111.89 s]
0.0.B: Trace Attempt 5589	[112.50 s]
0.0.Hp: Trace Attempt 2554	[112.67 s]
0.0.Ht: Trace Attempt 8128	[113.43 s]
0.0.N: Trace Attempt 281	[114.08 s]
0.0.AM: Trace Attempt 926	[115.95 s]
0.0.B: Trace Attempt 5645	[116.57 s]
0.0.Hp: Trace Attempt 2597	[116.75 s]
0.0.Ht: Trace Attempt 8241	[117.44 s]
0.0.N: Trace Attempt 341	[118.11 s]
0.0.AM: Trace Attempt 954	[119.98 s]
0.0.B: Trace Attempt 5698	[120.58 s]
0.0.Hp: Trace Attempt 2639	[120.81 s]
0.0.Ht: Trace Attempt 8319	[121.48 s]
0.0.N: Trace Attempt 419	[122.16 s]
0.0.AM: Trace Attempt 975	[124.05 s]
0.0.B: Trace Attempt 5752	[124.63 s]
0.0.Hp: Trace Attempt 2681	[124.83 s]
0.0.Ht: Trace Attempt 8462	[125.49 s]
0.0.N: Trace Attempt 489	[127.14 s]
0.0.B: Trace Attempt 5799	[128.63 s]
0.0.AM: Trace Attempt 533	[128.62 s]
0.0.Hp: Trace Attempt 2718	[128.86 s]
0.0.Ht: Trace Attempt 8586	[129.50 s]
0.0.N: Trace Attempt  1	[129.80 s]
0.0.N: Trace Attempt  2	[129.80 s]
0.0.N: Trace Attempt  3	[129.80 s]
0.0.N: Trace Attempt  4	[129.80 s]
0.0.N: Trace Attempt  5	[129.80 s]
0.0.AM: Trace Attempt 695	[132.63 s]
0.0.B: Trace Attempt 5849	[132.69 s]
0.0.Hp: Trace Attempt 2756	[132.93 s]
0.0.Ht: Trace Attempt 8702	[133.51 s]
0.0.N: Trace Attempt 207	[133.86 s]
0.0.B: Trace Attempt 5896	[136.74 s]
0.0.Hp: Trace Attempt 2766	[137.05 s]
0.0.Ht: Trace Attempt 8825	[137.52 s]
0.0.N: Trace Attempt 280	[137.87 s]
0.0.B: Trace Attempt 5946	[140.80 s]
0.0.Hp: Trace Attempt 2794	[141.18 s]
0.0.Ht: Trace Attempt 8956	[141.52 s]
0.0.N: Trace Attempt 338	[141.91 s]
0.0.B: Trace Attempt 5998	[144.85 s]
0.0.Hp: Trace Attempt 2822	[145.29 s]
0.0.Ht: Trace Attempt 9077	[145.53 s]
0.0.N: Trace Attempt 416	[145.92 s]
0.0.B: Trace Attempt 6058	[148.87 s]
0.0.Hp: Trace Attempt 2847	[149.29 s]
0.0.Ht: Trace Attempt 9176	[149.83 s]
0.0.N: Trace Attempt 489	[151.02 s]
0.0.B: Trace Attempt 6107	[152.90 s]
0.0.N: Trace Attempt  1	[152.99 s]
0.0.N: Trace Attempt  2	[153.00 s]
0.0.N: Trace Attempt  3	[153.00 s]
0.0.N: Trace Attempt  4	[153.00 s]
0.0.N: Trace Attempt  5	[153.00 s]
0.0.Hp: Trace Attempt 2884	[153.31 s]
0.0.AM: Trace Attempt 803	[153.78 s]
0.0.Ht: Trace Attempt 9219	[154.80 s]
0.0.B: Trace Attempt 6154	[156.93 s]
0.0.N: Trace Attempt 205	[157.00 s]
0.0.Hp: Trace Attempt 2919	[157.36 s]
0.0.Ht: Trace Attempt 9383	[158.82 s]
0.0.AM: Trace Attempt 804	[160.15 s]
0.0.B: Trace Attempt 6210	[160.94 s]
0.0.N: Trace Attempt 278	[161.04 s]
0.0.Hp: Trace Attempt 2954	[161.40 s]
0.0.Ht: Trace Attempt 9499	[162.83 s]
0.0.AM: Trace Attempt 891	[164.16 s]
0.0.B: Trace Attempt 6266	[165.01 s]
0.0.N: Trace Attempt 336	[165.06 s]
0.0.Hp: Trace Attempt 2987	[165.43 s]
0.0.Ht: Trace Attempt 9600	[166.85 s]
0.0.AM: Trace Attempt 997	[168.18 s]
0.0.B: Trace Attempt 6321	[169.03 s]
0.0.N: Trace Attempt 413	[169.10 s]
0.0.Hp: Trace Attempt 3021	[169.51 s]
0.0.Ht: Trace Attempt 9686	[170.99 s]
0.0.B: Trace Attempt 6378	[173.08 s]
0.0.N: Trace Attempt 488	[173.16 s]
0.0.AM: Trace Attempt 1057	[173.47 s]
0.0.Hp: Trace Attempt 3051	[173.51 s]
0.0.Ht: Trace Attempt 9812	[174.99 s]
0.0.AM: Trace Attempt  1	[175.69 s]
0.0.AM: Trace Attempt  2	[175.69 s]
0.0.AM: Trace Attempt  3	[175.69 s]
0.0.AM: Trace Attempt  4	[175.69 s]
0.0.AM: Trace Attempt  5	[175.69 s]
0.0.B: Trace Attempt 6426	[177.08 s]
0.0.Hp: Trace Attempt 3084	[177.63 s]
0.0.N: Trace Attempt 496	[178.64 s]
0.0.N: Trace Attempt  1	[178.65 s]
0.0.N: Trace Attempt  2	[178.65 s]
0.0.N: Trace Attempt  3	[178.65 s]
0.0.N: Trace Attempt  4	[178.66 s]
0.0.N: Trace Attempt  5	[178.66 s]
0.0.Ht: Trace Attempt 9863	[179.00 s]
0.0.AM: Trace Attempt 231	[179.72 s]
0.0.N: Trace Attempt 154	[180.94 s]
0.0.N: Stopped processing property "VGA.p1"	[180.98 s].
0.0.N: Morphing to Ncustom1
0.0.N: All properties determined. [0.00 s]
0.0.N: Exited with Success (@ 0.00 s)
0.0.Ncustom1: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ncustom1: Starting proof for property "VGA.p1"	[0.00 s].
0.0.AM: Trace Attempt 249	[180.90 s]
0.0.AM: Stopped processing property "VGA.p1"	[180.97 s].
0.0.Ncustom1: Trace Attempt 495	[0.03 s]
0.0.AM: Morphing to AMcustom3
0.0.AM: All properties determined. [0.00 s]
0.0.AM: Exited with Success (@ 0.00 s)
0.0.AMcustom3: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AMcustom3: Starting proof for property "VGA.p1"	[0.00 s].
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.AMcustom3: Trace Attempt  3	[0.00 s]
0.0.AMcustom3: Trace Attempt  4	[0.00 s]
0.0.AMcustom3: Trace Attempt  5	[0.00 s]
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.AMcustom3: Trace Attempt  3	[0.00 s]
0.0.AMcustom3: Trace Attempt  4	[0.01 s]
0.0.AMcustom3: Trace Attempt  5	[0.01 s]
0.0.AMcustom3: Trace Attempt  1	[0.01 s]
0.0.AMcustom3: Trace Attempt  2	[0.01 s]
0.0.AMcustom3: Trace Attempt  3	[0.01 s]
0.0.AMcustom3: Trace Attempt  4	[0.01 s]
0.0.AMcustom3: Trace Attempt  5	[0.01 s]
0.0.Tri: Proofgrid shell started at 12086@vlsi-ria84(local) jg_11432_vlsi-ria84_1
0.0.Tri: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Trace Attempt 6481	[180.95 s]
0.0.B: Stopped processing property "VGA.p1"	[181.03 s].
0.0.B: Morphing to Bcustom2
0.0.AMcustom3: Trace Attempt  1	[0.03 s]
0.0.AMcustom3: Trace Attempt  2	[0.03 s]
0.0.AMcustom3: Trace Attempt  3	[0.03 s]
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Tri: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  4	[0.03 s]
0.0.B: All properties determined. [0.00 s]
0.0.B: Exited with Success (@ 0.00 s)
0.0.AMcustom3: Trace Attempt  5	[0.04 s]
0.0.Bcustom2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bcustom2: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  3	[0.00 s]
0.0.Bcustom2: Trace Attempt  4	[0.00 s]
0.0.Bcustom2: Trace Attempt  5	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  3	[0.00 s]
0.0.Bcustom2: Trace Attempt  4	[0.00 s]
0.0.Bcustom2: Trace Attempt  5	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.01 s]
0.0.Bcustom2: Trace Attempt  2	[0.01 s]
0.0.Bcustom2: Trace Attempt  3	[0.01 s]
0.0.Bcustom2: Trace Attempt  4	[0.01 s]
0.0.Bcustom2: Trace Attempt  5	[0.01 s]
0.0.AMcustom3: Trace Attempt  1	[0.07 s]
0.0.AMcustom3: Trace Attempt  2	[0.07 s]
0.0.AMcustom3: Trace Attempt  3	[0.07 s]
0.0.AMcustom3: Trace Attempt  4	[0.07 s]
0.0.AMcustom3: Trace Attempt  5	[0.07 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Tri:    0.05" ---- Launching abstraction thread ----
0.0.Tri:    0.06" ---- Launching multi-phase simplification thread ----
0.0.Tri:    0.07" ---- Launching liveness simplification thread ----
0.0.AMcustom3: Trace Attempt  1	[0.29 s]
0.0.AMcustom3: Trace Attempt  2	[0.29 s]
0.0.AMcustom3: Trace Attempt  3	[0.29 s]
0.0.AMcustom3: Trace Attempt  4	[0.29 s]
0.0.AMcustom3: Trace Attempt  5	[0.29 s]
0.0.Hp: Trace Attempt 3118	[181.76 s]
0.0.Tri:    0.87" Simplification phase 1 complete
0.0.Ncustom1: Requesting engine job to terminate
0.0.Bcustom2: Requesting engine job to terminate
0.0.AMcustom3: Requesting engine job to terminate
0.0.Tri: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [182.02 s]
0.0.Tri: A proof was found: No trace exists. [0.95 s]
INFO (IPF057): 0.0.Tri: The property "VGA.p1" was proven in 0.95 s.
0.0.Bcustom2: Trace Attempt 645	[0.95 s]
0.0.Bcustom2: Stopped processing property "VGA.p1"	[0.95 s].
0.0.Bcustom2: All properties determined. [0.95 s]
0.0.AMcustom3: Trace Attempt 100	[0.98 s]
0.0.AMcustom3: Stopped processing property "VGA.p1"	[0.98 s].
0.0.AMcustom3: All properties determined. [0.99 s]
0.0.AMcustom3: Exited with Success (@ 182.02 s)
0: ProofGrid usable level: 0
0.0.Bcustom2: Exited with Success (@ 182.02 s)
0.0.Ncustom1: Stopped processing property "VGA.p1"	[1.02 s].
0.0.Ncustom1: All properties determined. [1.03 s]
0.0.Ncustom1: Exited with Success (@ 182.03 s)
0.0.Ht: Trace Attempt 9890	[181.95 s]
0.0.Ht: All properties determined. [182.01 s]
0.0.Ht: Exited with Success (@ 182.06 s)
0.0.Tri: Stopped processing property "VGA.p1"	[1.02 s].
0.0.Tri: All properties determined. [1.02 s]
0.0.Tri: Exited with Success (@ 182.08 s)
0.0.Hp: Trace Attempt 3120	[182.01 s]
0.0.Hp: All properties determined. [182.10 s]
0.0.Hp: Exited with Success (@ 182.21 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.97 %)
--------------------------------------------------------------
     engines started                               :    10
     engine jobs started                           :     7

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.03      182.02        0.00       99.98 %
     Ht        0.03      181.99        0.00       99.98 %
     Oh        0.04        0.00        0.00        4.03 %
    Ncustom1        0.03      182.00        0.00       99.98 %
    Bcustom2        0.03      181.91        0.00       99.98 %
    AMcustom3        0.05      181.94        0.00       99.97 %
    Tri        0.06        0.96        0.00       94.20 %
    all        0.04      130.12        0.00       99.97 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.26      910.82        0.00

    Data read    : 11.15 MiB
    Data written : 3.54 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
proven
[<embedded>] % exit -force
INFO (IPL005): Received request to exit from the console.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 1.705 GB.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
