<module name="ISS_TOP" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="ISS_HL_REVISION" acronym="ISS_HL_REVISION" offset="0x0" width="32" description="IP Revision Identifier (X.Y.R) Used by software to track features, bugs, and compatibility">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="See" description="IP Revision" range="" rwaccess="R"/>
  </register>
  <register id="ISS_HL_SYSCONFIG" acronym="ISS_HL_SYSCONFIG" offset="0x10" width="32" description="Clock management configuration">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="STANDBYMODE" width="2" begin="5" end="4" resetval="0x2" description="Master interface power management, standby/Wait control" range="" rwaccess="RW">
      <bitenum value="0" id="FORCE" token="STANDBYMODE_0" description="Force-standby. MStandby is asserted unconditionally."/>
      <bitenum value="1" id="NO" token="STANDBYMODE_1" description="No-standby. MStandby is never asserted."/>
      <bitenum value="3" id="SMART2" token="STANDBYMODE_3" description="Smart-standby Wake up"/>
      <bitenum value="2" id="SMART1" token="STANDBYMODE_2" description="Smart-standby"/>
    </bitfield>
    <bitfield id="IDLEMODE" width="2" begin="3" end="2" resetval="0x2" description="IDLE protocol configuration" range="" rwaccess="RW">
      <bitenum value="0" id="FORCE" token="IDLEMODE_0" description="Force-idle"/>
      <bitenum value="1" id="NO" token="IDLEMODE_1" description="No-idle"/>
      <bitenum value="3" id="SMART2" token="IDLEMODE_3" description="Smart-idle Wake up"/>
      <bitenum value="2" id="SMART1" token="IDLEMODE_2" description="Smart-idle"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="SOFTRESET" width="1" begin="0" end="0" resetval="0" description="Software reset." range="" rwaccess="RW">
      <bitenum value="0" id="done" token="SOFTRESET_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="SOFTRESET_1_w" description="Initiate software reset"/>
      <bitenum value="1" id="pending" token="SOFTRESET_1_r" description="Reset (software or other) ongoing"/>
      <bitenum value="0" id="Reset_done,_no_pending_action" token="SOFTRESET_0_r" description="Reset done, no pending action"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQSTATUS_RAW_i_0" acronym="ISS_HL_IRQSTATUS_RAW_i_0" offset="0x20" width="32" description="Per-event raw interrupt status vector, line 0. Raw status is set even if event is not enabled by setting the register.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0" description="Event generated by BYS_B" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BYS_B_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BYS_B_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CSIC_IRQ" width="1" begin="19" end="19" resetval="0" description="Event generated by the CSI2_C receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIC_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIC_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0" description="Event generated by BYS_A" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BYS_A_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BYS_A_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with the ISS_CTRL[1:0] SYNC_DETECT bit field." range="" rwaccess="RW">
      <bitenum value="0" id="noevent" token="HS_VS_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="HS_VS_IRQ_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="HS_VS_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="HS_VS_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ8_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ0_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0" description="Event generated by the burst translation engine" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BTE_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BTE_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0" description="Event generated by the circular buffer" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CBUFF_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CBUFF_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ0_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CSIB_IRQ" width="1" begin="5" end="5" resetval="0" description="Event generated by the CSI2_B receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIB_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIB_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CSIA_IRQ" width="1" begin="4" end="4" resetval="0" description="Event generated by the CSI2_A receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIA_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIA_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ0_0_r" description="No event pending"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQSTATUS_RAW_i_1" acronym="ISS_HL_IRQSTATUS_RAW_i_1" offset="0x30" width="32" description="Per-event raw interrupt status vector, line 0. Raw status is set even if event is not enabled by setting the register.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0" description="Event generated by BYS_B" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BYS_B_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BYS_B_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CSIC_IRQ" width="1" begin="19" end="19" resetval="0" description="Event generated by the CSI2_C receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIC_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIC_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0" description="Event generated by BYS_A" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BYS_A_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BYS_A_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with the ISS_CTRL[1:0] SYNC_DETECT bit field." range="" rwaccess="RW">
      <bitenum value="0" id="noevent" token="HS_VS_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="HS_VS_IRQ_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="HS_VS_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="HS_VS_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ8_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ0_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0" description="Event generated by the burst translation engine" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BTE_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BTE_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0" description="Event generated by the circular buffer" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CBUFF_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CBUFF_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ0_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CSIB_IRQ" width="1" begin="5" end="5" resetval="0" description="Event generated by the CSI2_B receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIB_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIB_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CSIA_IRQ" width="1" begin="4" end="4" resetval="0" description="Event generated by the CSI2_A receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIA_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIA_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ0_0_r" description="No event pending"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQSTATUS_RAW_i_2" acronym="ISS_HL_IRQSTATUS_RAW_i_2" offset="0x40" width="32" description="Per-event raw interrupt status vector, line 0. Raw status is set even if event is not enabled by setting the register.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0" description="Event generated by BYS_B" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BYS_B_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BYS_B_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CSIC_IRQ" width="1" begin="19" end="19" resetval="0" description="Event generated by the CSI2_C receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIC_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIC_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0" description="Event generated by BYS_A" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BYS_A_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BYS_A_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with the ISS_CTRL[1:0] SYNC_DETECT bit field." range="" rwaccess="RW">
      <bitenum value="0" id="noevent" token="HS_VS_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="HS_VS_IRQ_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="HS_VS_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="HS_VS_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ8_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ0_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0" description="Event generated by the burst translation engine" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BTE_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BTE_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0" description="Event generated by the circular buffer" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CBUFF_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CBUFF_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ0_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CSIB_IRQ" width="1" begin="5" end="5" resetval="0" description="Event generated by the CSI2_B receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIB_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIB_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CSIA_IRQ" width="1" begin="4" end="4" resetval="0" description="Event generated by the CSI2_A receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIA_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIA_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ0_0_r" description="No event pending"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQSTATUS_RAW_i_3" acronym="ISS_HL_IRQSTATUS_RAW_i_3" offset="0x50" width="32" description="Per-event raw interrupt status vector, line 0. Raw status is set even if event is not enabled by setting the register.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0" description="Event generated by BYS_B" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BYS_B_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BYS_B_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CSIC_IRQ" width="1" begin="19" end="19" resetval="0" description="Event generated by the CSI2_C receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIC_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIC_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0" description="Event generated by BYS_A" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BYS_A_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BYS_A_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with the ISS_CTRL[1:0] SYNC_DETECT bit field." range="" rwaccess="RW">
      <bitenum value="0" id="noevent" token="HS_VS_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="HS_VS_IRQ_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="HS_VS_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="HS_VS_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ8_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ0_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0" description="Event generated by the burst translation engine" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BTE_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BTE_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0" description="Event generated by the circular buffer" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CBUFF_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CBUFF_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ0_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CSIB_IRQ" width="1" begin="5" end="5" resetval="0" description="Event generated by the CSI2_B receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIB_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIB_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CSIA_IRQ" width="1" begin="4" end="4" resetval="0" description="Event generated by the CSI2_A receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIA_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIA_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ0_0_r" description="No event pending"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQSTATUS_RAW_i_4" acronym="ISS_HL_IRQSTATUS_RAW_i_4" offset="0x60" width="32" description="Per-event raw interrupt status vector, line 0. Raw status is set even if event is not enabled by setting the register.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0" description="Event generated by BYS_B" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BYS_B_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BYS_B_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CSIC_IRQ" width="1" begin="19" end="19" resetval="0" description="Event generated by the CSI2_C receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIC_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIC_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0" description="Event generated by BYS_A" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BYS_A_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BYS_A_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with the ISS_CTRL[1:0] SYNC_DETECT bit field." range="" rwaccess="RW">
      <bitenum value="0" id="noevent" token="HS_VS_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="HS_VS_IRQ_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="HS_VS_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="HS_VS_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ8_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ0_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0" description="Event generated by the burst translation engine" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BTE_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BTE_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0" description="Event generated by the circular buffer" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CBUFF_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CBUFF_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ0_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CSIB_IRQ" width="1" begin="5" end="5" resetval="0" description="Event generated by the CSI2_B receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIB_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIB_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CSIA_IRQ" width="1" begin="4" end="4" resetval="0" description="Event generated by the CSI2_A receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIA_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIA_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ0_0_r" description="No event pending"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQSTATUS_RAW_i_5" acronym="ISS_HL_IRQSTATUS_RAW_i_5" offset="0x70" width="32" description="Per-event raw interrupt status vector, line 0. Raw status is set even if event is not enabled by setting the register.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0" description="Event generated by BYS_B" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BYS_B_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BYS_B_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CSIC_IRQ" width="1" begin="19" end="19" resetval="0" description="Event generated by the CSI2_C receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIC_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIC_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0" description="Event generated by BYS_A" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BYS_A_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BYS_A_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with the ISS_CTRL[1:0] SYNC_DETECT bit field." range="" rwaccess="RW">
      <bitenum value="0" id="noevent" token="HS_VS_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="HS_VS_IRQ_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="HS_VS_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="HS_VS_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ8_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ0_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0" description="Event generated by the burst translation engine" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BTE_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BTE_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0" description="Event generated by the circular buffer" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CBUFF_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CBUFF_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ0_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CSIB_IRQ" width="1" begin="5" end="5" resetval="0" description="Event generated by the CSI2_B receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIB_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIB_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="CSIA_IRQ" width="1" begin="4" end="4" resetval="0" description="Event generated by the CSI2_A receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIA_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIA_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ0_0_r" description="No event pending"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQSTATUS_i_0" acronym="ISS_HL_IRQSTATUS_i_0" offset="0x24" width="32" description="Per-event 'enabled' interrupt status vector, line 0. Enabled status is not set unless event is enabled by setting the register.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0" description="Event generated by BYS_B" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BYS_B_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BYS_B_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CSIC_IRQ" width="1" begin="19" end="19" resetval="0" description="Event generated by the CSI2_C receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIC_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIC_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0" description="Event generated by BYS_A" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BYS_A_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BYS_A_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with the ISS_CTRL[1:0] SYNC_DETECT bit field." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="HS_VS_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="HS_VS_IRQ_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="HS_VS_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="HS_VS_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ8_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ0_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0" description="Event generated by the burst translation engine" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BTE_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BTE_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0" description="Event generated by the circular buffer" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CBUFF_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CBUFF_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ0_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CSIB_IRQ" width="1" begin="5" end="5" resetval="0" description="Event generated by the CSI2_B receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIB_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIB_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CSIA_IRQ" width="1" begin="4" end="4" resetval="0" description="Event generated by the CSI2_A receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIA_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIA_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ0_0_r" description="No (enabled) event pending"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQSTATUS_i_1" acronym="ISS_HL_IRQSTATUS_i_1" offset="0x34" width="32" description="Per-event 'enabled' interrupt status vector, line 0. Enabled status is not set unless event is enabled by setting the register.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0" description="Event generated by BYS_B" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BYS_B_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BYS_B_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CSIC_IRQ" width="1" begin="19" end="19" resetval="0" description="Event generated by the CSI2_C receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIC_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIC_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0" description="Event generated by BYS_A" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BYS_A_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BYS_A_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with the ISS_CTRL[1:0] SYNC_DETECT bit field." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="HS_VS_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="HS_VS_IRQ_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="HS_VS_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="HS_VS_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ8_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ0_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0" description="Event generated by the burst translation engine" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BTE_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BTE_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0" description="Event generated by the circular buffer" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CBUFF_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CBUFF_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ0_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CSIB_IRQ" width="1" begin="5" end="5" resetval="0" description="Event generated by the CSI2_B receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIB_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIB_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CSIA_IRQ" width="1" begin="4" end="4" resetval="0" description="Event generated by the CSI2_A receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIA_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIA_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ0_0_r" description="No (enabled) event pending"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQSTATUS_i_2" acronym="ISS_HL_IRQSTATUS_i_2" offset="0x44" width="32" description="Per-event 'enabled' interrupt status vector, line 0. Enabled status is not set unless event is enabled by setting the register.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0" description="Event generated by BYS_B" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BYS_B_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BYS_B_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CSIC_IRQ" width="1" begin="19" end="19" resetval="0" description="Event generated by the CSI2_C receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIC_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIC_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0" description="Event generated by BYS_A" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BYS_A_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BYS_A_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with the ISS_CTRL[1:0] SYNC_DETECT bit field." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="HS_VS_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="HS_VS_IRQ_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="HS_VS_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="HS_VS_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ8_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ0_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0" description="Event generated by the burst translation engine" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BTE_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BTE_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0" description="Event generated by the circular buffer" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CBUFF_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CBUFF_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ0_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CSIB_IRQ" width="1" begin="5" end="5" resetval="0" description="Event generated by the CSI2_B receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIB_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIB_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CSIA_IRQ" width="1" begin="4" end="4" resetval="0" description="Event generated by the CSI2_A receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIA_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIA_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ0_0_r" description="No (enabled) event pending"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQSTATUS_i_3" acronym="ISS_HL_IRQSTATUS_i_3" offset="0x54" width="32" description="Per-event 'enabled' interrupt status vector, line 0. Enabled status is not set unless event is enabled by setting the register.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0" description="Event generated by BYS_B" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BYS_B_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BYS_B_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CSIC_IRQ" width="1" begin="19" end="19" resetval="0" description="Event generated by the CSI2_C receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIC_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIC_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0" description="Event generated by BYS_A" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BYS_A_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BYS_A_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with the ISS_CTRL[1:0] SYNC_DETECT bit field." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="HS_VS_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="HS_VS_IRQ_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="HS_VS_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="HS_VS_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ8_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ0_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0" description="Event generated by the burst translation engine" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BTE_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BTE_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0" description="Event generated by the circular buffer" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CBUFF_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CBUFF_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ0_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CSIB_IRQ" width="1" begin="5" end="5" resetval="0" description="Event generated by the CSI2_B receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIB_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIB_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CSIA_IRQ" width="1" begin="4" end="4" resetval="0" description="Event generated by the CSI2_A receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIA_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIA_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ0_0_r" description="No (enabled) event pending"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQSTATUS_i_4" acronym="ISS_HL_IRQSTATUS_i_4" offset="0x64" width="32" description="Per-event 'enabled' interrupt status vector, line 0. Enabled status is not set unless event is enabled by setting the register.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0" description="Event generated by BYS_B" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BYS_B_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BYS_B_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CSIC_IRQ" width="1" begin="19" end="19" resetval="0" description="Event generated by the CSI2_C receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIC_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIC_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0" description="Event generated by BYS_A" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BYS_A_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BYS_A_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with the ISS_CTRL[1:0] SYNC_DETECT bit field." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="HS_VS_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="HS_VS_IRQ_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="HS_VS_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="HS_VS_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ8_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ0_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0" description="Event generated by the burst translation engine" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BTE_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BTE_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0" description="Event generated by the circular buffer" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CBUFF_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CBUFF_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ0_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CSIB_IRQ" width="1" begin="5" end="5" resetval="0" description="Event generated by the CSI2_B receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIB_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIB_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CSIA_IRQ" width="1" begin="4" end="4" resetval="0" description="Event generated by the CSI2_A receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIA_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIA_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ0_0_r" description="No (enabled) event pending"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQSTATUS_i_5" acronym="ISS_HL_IRQSTATUS_i_5" offset="0x74" width="32" description="Per-event 'enabled' interrupt status vector, line 0. Enabled status is not set unless event is enabled by setting the register.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0" description="Event generated by BYS_B" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BYS_B_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BYS_B_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CSIC_IRQ" width="1" begin="19" end="19" resetval="0" description="Event generated by the CSI2_C receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIC_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIC_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0" description="Event generated by BYS_A" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BYS_A_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BYS_A_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with the ISS_CTRL[1:0] SYNC_DETECT bit field." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="HS_VS_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="HS_VS_IRQ_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="HS_VS_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="HS_VS_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ8_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ8_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="SIMCOP_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="SIMCOP_IRQ0_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0" description="Event generated by the burst translation engine" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="BTE_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="BTE_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0" description="Event generated by the circular buffer" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CBUFF_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CBUFF_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CCP2_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CCP2_IRQ0_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CSIB_IRQ" width="1" begin="5" end="5" resetval="0" description="Event generated by the CSI2_B receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIB_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIB_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="CSIA_IRQ" width="1" begin="4" end="4" resetval="0" description="Event generated by the CSI2_A receiver" range="" rwaccess="R">
      <bitenum value="1" id="pending" token="CSIA_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="CSIA_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ3_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ2_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ1_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="1" id="pending" token="ISP_IRQ0_1_r" description="Event pending"/>
      <bitenum value="0" id="noevent" token="ISP_IRQ0_0_r" description="No (enabled) event pending"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQENABLE_SET_i_0" acronym="ISS_HL_IRQENABLE_SET_i_0" offset="0x28" width="32" description="Per-event interrupt enable bit vector. Write 1 to set (enable interrupt). Readout equal to corresponding register bit.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0" description="Event generated by BYS_B" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="BYS_B_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BYS_B_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="BYS_B_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BYS_B_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIC_IRQ" width="1" begin="19" end="19" resetval="0" description="Event generated by the CSI2_C receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CSIC_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIC_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIC_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIC_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0" description="Event generated by BYS_A" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="BYS_A_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BYS_A_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="BYS_A_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BYS_A_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with the ISS_CTRL[1:0] SYNC_DETECT bit field." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="HS_VS_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="HS_VS_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="HS_VS_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="HS_VS_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ8_0_w" description="No action Write 0x1: Enable interrupt"/>
      <bitenum value="1" id="disabled" token="CCP2_IRQ8_1_r" description="Interrupt enabled Read 0x0: Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0" description="Event generated by the burst translation engine" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="BTE_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BTE_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="BTE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BTE_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0" description="Event generated by the circular buffer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CBUFF_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CBUFF_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CBUFF_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CBUFF_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIB_IRQ" width="1" begin="5" end="5" resetval="0" description="Event generated by the CSI2_B receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CSIB_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIB_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIB_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIB_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIA_IRQ" width="1" begin="4" end="4" resetval="0" description="Event generated by the CSI2_A receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CSIA_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIA_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIA_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIA_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISP_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISP_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISP_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISP_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQENABLE_SET_i_1" acronym="ISS_HL_IRQENABLE_SET_i_1" offset="0x38" width="32" description="Per-event interrupt enable bit vector. Write 1 to set (enable interrupt). Readout equal to corresponding register bit.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0" description="Event generated by BYS_B" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="BYS_B_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BYS_B_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="BYS_B_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BYS_B_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIC_IRQ" width="1" begin="19" end="19" resetval="0" description="Event generated by the CSI2_C receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CSIC_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIC_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIC_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIC_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0" description="Event generated by BYS_A" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="BYS_A_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BYS_A_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="BYS_A_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BYS_A_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with the ISS_CTRL[1:0] SYNC_DETECT bit field." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="HS_VS_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="HS_VS_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="HS_VS_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="HS_VS_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ8_0_w" description="No action Write 0x1: Enable interrupt"/>
      <bitenum value="1" id="disabled" token="CCP2_IRQ8_1_r" description="Interrupt enabled Read 0x0: Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0" description="Event generated by the burst translation engine" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="BTE_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BTE_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="BTE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BTE_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0" description="Event generated by the circular buffer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CBUFF_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CBUFF_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CBUFF_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CBUFF_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIB_IRQ" width="1" begin="5" end="5" resetval="0" description="Event generated by the CSI2_B receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CSIB_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIB_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIB_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIB_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIA_IRQ" width="1" begin="4" end="4" resetval="0" description="Event generated by the CSI2_A receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CSIA_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIA_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIA_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIA_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISP_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISP_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISP_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISP_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQENABLE_SET_i_2" acronym="ISS_HL_IRQENABLE_SET_i_2" offset="0x48" width="32" description="Per-event interrupt enable bit vector. Write 1 to set (enable interrupt). Readout equal to corresponding register bit.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0" description="Event generated by BYS_B" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="BYS_B_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BYS_B_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="BYS_B_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BYS_B_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIC_IRQ" width="1" begin="19" end="19" resetval="0" description="Event generated by the CSI2_C receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CSIC_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIC_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIC_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIC_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0" description="Event generated by BYS_A" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="BYS_A_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BYS_A_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="BYS_A_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BYS_A_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with the ISS_CTRL[1:0] SYNC_DETECT bit field." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="HS_VS_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="HS_VS_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="HS_VS_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="HS_VS_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ8_0_w" description="No action Write 0x1: Enable interrupt"/>
      <bitenum value="1" id="disabled" token="CCP2_IRQ8_1_r" description="Interrupt enabled Read 0x0: Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0" description="Event generated by the burst translation engine" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="BTE_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BTE_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="BTE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BTE_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0" description="Event generated by the circular buffer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CBUFF_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CBUFF_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CBUFF_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CBUFF_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIB_IRQ" width="1" begin="5" end="5" resetval="0" description="Event generated by the CSI2_B receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CSIB_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIB_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIB_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIB_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIA_IRQ" width="1" begin="4" end="4" resetval="0" description="Event generated by the CSI2_A receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CSIA_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIA_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIA_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIA_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISP_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISP_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISP_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISP_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQENABLE_SET_i_3" acronym="ISS_HL_IRQENABLE_SET_i_3" offset="0x58" width="32" description="Per-event interrupt enable bit vector. Write 1 to set (enable interrupt). Readout equal to corresponding register bit.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0" description="Event generated by BYS_B" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="BYS_B_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BYS_B_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="BYS_B_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BYS_B_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIC_IRQ" width="1" begin="19" end="19" resetval="0" description="Event generated by the CSI2_C receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CSIC_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIC_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIC_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIC_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0" description="Event generated by BYS_A" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="BYS_A_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BYS_A_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="BYS_A_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BYS_A_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with the ISS_CTRL[1:0] SYNC_DETECT bit field." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="HS_VS_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="HS_VS_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="HS_VS_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="HS_VS_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ8_0_w" description="No action Write 0x1: Enable interrupt"/>
      <bitenum value="1" id="disabled" token="CCP2_IRQ8_1_r" description="Interrupt enabled Read 0x0: Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0" description="Event generated by the burst translation engine" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="BTE_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BTE_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="BTE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BTE_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0" description="Event generated by the circular buffer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CBUFF_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CBUFF_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CBUFF_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CBUFF_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIB_IRQ" width="1" begin="5" end="5" resetval="0" description="Event generated by the CSI2_B receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CSIB_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIB_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIB_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIB_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIA_IRQ" width="1" begin="4" end="4" resetval="0" description="Event generated by the CSI2_A receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CSIA_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIA_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIA_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIA_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISP_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISP_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISP_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISP_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQENABLE_SET_i_4" acronym="ISS_HL_IRQENABLE_SET_i_4" offset="0x68" width="32" description="Per-event interrupt enable bit vector. Write 1 to set (enable interrupt). Readout equal to corresponding register bit.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0" description="Event generated by BYS_B" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="BYS_B_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BYS_B_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="BYS_B_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BYS_B_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIC_IRQ" width="1" begin="19" end="19" resetval="0" description="Event generated by the CSI2_C receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CSIC_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIC_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIC_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIC_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0" description="Event generated by BYS_A" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="BYS_A_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BYS_A_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="BYS_A_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BYS_A_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with the ISS_CTRL[1:0] SYNC_DETECT bit field." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="HS_VS_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="HS_VS_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="HS_VS_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="HS_VS_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ8_0_w" description="No action Write 0x1: Enable interrupt"/>
      <bitenum value="1" id="disabled" token="CCP2_IRQ8_1_r" description="Interrupt enabled Read 0x0: Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0" description="Event generated by the burst translation engine" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="BTE_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BTE_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="BTE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BTE_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0" description="Event generated by the circular buffer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CBUFF_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CBUFF_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CBUFF_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CBUFF_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIB_IRQ" width="1" begin="5" end="5" resetval="0" description="Event generated by the CSI2_B receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CSIB_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIB_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIB_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIB_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIA_IRQ" width="1" begin="4" end="4" resetval="0" description="Event generated by the CSI2_A receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CSIA_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIA_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIA_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIA_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISP_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISP_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISP_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISP_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQENABLE_SET_i_5" acronym="ISS_HL_IRQENABLE_SET_i_5" offset="0x78" width="32" description="Per-event interrupt enable bit vector. Write 1 to set (enable interrupt). Readout equal to corresponding register bit.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0" description="Event generated by BYS_B" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="BYS_B_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BYS_B_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="BYS_B_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BYS_B_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIC_IRQ" width="1" begin="19" end="19" resetval="0" description="Event generated by the CSI2_C receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CSIC_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIC_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIC_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIC_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0" description="Event generated by BYS_A" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="BYS_A_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BYS_A_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="BYS_A_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BYS_A_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with the ISS_CTRL[1:0] SYNC_DETECT bit field." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="HS_VS_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="HS_VS_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="HS_VS_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="HS_VS_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ8_0_w" description="No action Write 0x1: Enable interrupt"/>
      <bitenum value="1" id="disabled" token="CCP2_IRQ8_1_r" description="Interrupt enabled Read 0x0: Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0" description="Event generated by the burst translation engine" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="BTE_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BTE_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="BTE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BTE_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0" description="Event generated by the circular buffer" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CBUFF_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CBUFF_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CBUFF_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CBUFF_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIB_IRQ" width="1" begin="5" end="5" resetval="0" description="Event generated by the CSI2_B receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CSIB_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIB_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIB_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIB_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIA_IRQ" width="1" begin="4" end="4" resetval="0" description="Event generated by the CSI2_A receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CSIA_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIA_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIA_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIA_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISP_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISP_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISP_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISP_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQENABLE_CLR_i_0" acronym="ISS_HL_IRQENABLE_CLR_i_0" offset="0x2C" width="32" description="Per-event interrupt enable bit vector Write 1 to clear (disable interrupt). Readout equal to corresponding register bit.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0" description="Event generated by BYS_B" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="BYS_B_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BYS_B_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="BYS_B_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BYS_B_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIC_IRQ" width="1" begin="19" end="19" resetval="0" description="Event generated by the CSI2_C receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CSIC_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIC_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIC_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIC_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0" description="Event generated by BYS_A" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="BYS_A_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BYS_A_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="BYS_A_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BYS_A_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with the ISS_CTRL[1:0] SYNC_DETECT bit field." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="HS_VS_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="HS_VS_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="HS_VS_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="HS_VS_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ8_0_w" description="No action Write 0x1: Enable interrupt"/>
      <bitenum value="1" id="disabled" token="CCP2_IRQ8_1_r" description="Interrupt enabled Read 0x0: Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0" description="Event generated by the BTE" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="BTE_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BTE_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="BTE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BTE_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0" description="Event generated by the CBUFF" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CBUFF_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CBUFF_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CBUFF_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CBUFF_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CCP2_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CCP2_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CCP2_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CCP2_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIB_IRQ" width="1" begin="5" end="5" resetval="0" description="Event generated by the CSI2_B receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CSIB_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIB_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIB_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIB_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIA_IRQ" width="1" begin="4" end="4" resetval="0" description="Event generated by the CSI2_C receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CSIA_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIA_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIA_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIA_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISP_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISP_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISP_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISP_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQENABLE_CLR_i_1" acronym="ISS_HL_IRQENABLE_CLR_i_1" offset="0x3C" width="32" description="Per-event interrupt enable bit vector Write 1 to clear (disable interrupt). Readout equal to corresponding register bit.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0" description="Event generated by BYS_B" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="BYS_B_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BYS_B_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="BYS_B_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BYS_B_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIC_IRQ" width="1" begin="19" end="19" resetval="0" description="Event generated by the CSI2_C receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CSIC_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIC_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIC_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIC_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0" description="Event generated by BYS_A" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="BYS_A_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BYS_A_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="BYS_A_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BYS_A_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with the ISS_CTRL[1:0] SYNC_DETECT bit field." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="HS_VS_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="HS_VS_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="HS_VS_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="HS_VS_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ8_0_w" description="No action Write 0x1: Enable interrupt"/>
      <bitenum value="1" id="disabled" token="CCP2_IRQ8_1_r" description="Interrupt enabled Read 0x0: Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0" description="Event generated by the BTE" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="BTE_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BTE_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="BTE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BTE_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0" description="Event generated by the CBUFF" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CBUFF_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CBUFF_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CBUFF_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CBUFF_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CCP2_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CCP2_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CCP2_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CCP2_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIB_IRQ" width="1" begin="5" end="5" resetval="0" description="Event generated by the CSI2_B receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CSIB_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIB_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIB_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIB_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIA_IRQ" width="1" begin="4" end="4" resetval="0" description="Event generated by the CSI2_C receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CSIA_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIA_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIA_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIA_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISP_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISP_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISP_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISP_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQENABLE_CLR_i_2" acronym="ISS_HL_IRQENABLE_CLR_i_2" offset="0x4C" width="32" description="Per-event interrupt enable bit vector Write 1 to clear (disable interrupt). Readout equal to corresponding register bit.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0" description="Event generated by BYS_B" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="BYS_B_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BYS_B_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="BYS_B_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BYS_B_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIC_IRQ" width="1" begin="19" end="19" resetval="0" description="Event generated by the CSI2_C receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CSIC_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIC_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIC_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIC_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0" description="Event generated by BYS_A" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="BYS_A_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BYS_A_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="BYS_A_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BYS_A_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with the ISS_CTRL[1:0] SYNC_DETECT bit field." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="HS_VS_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="HS_VS_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="HS_VS_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="HS_VS_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ8_0_w" description="No action Write 0x1: Enable interrupt"/>
      <bitenum value="1" id="disabled" token="CCP2_IRQ8_1_r" description="Interrupt enabled Read 0x0: Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0" description="Event generated by the BTE" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="BTE_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BTE_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="BTE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BTE_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0" description="Event generated by the CBUFF" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CBUFF_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CBUFF_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CBUFF_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CBUFF_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CCP2_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CCP2_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CCP2_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CCP2_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIB_IRQ" width="1" begin="5" end="5" resetval="0" description="Event generated by the CSI2_B receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CSIB_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIB_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIB_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIB_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIA_IRQ" width="1" begin="4" end="4" resetval="0" description="Event generated by the CSI2_C receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CSIA_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIA_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIA_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIA_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISP_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISP_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISP_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISP_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQENABLE_CLR_i_3" acronym="ISS_HL_IRQENABLE_CLR_i_3" offset="0x5C" width="32" description="Per-event interrupt enable bit vector Write 1 to clear (disable interrupt). Readout equal to corresponding register bit.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0" description="Event generated by BYS_B" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="BYS_B_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BYS_B_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="BYS_B_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BYS_B_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIC_IRQ" width="1" begin="19" end="19" resetval="0" description="Event generated by the CSI2_C receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CSIC_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIC_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIC_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIC_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0" description="Event generated by BYS_A" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="BYS_A_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BYS_A_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="BYS_A_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BYS_A_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with the ISS_CTRL[1:0] SYNC_DETECT bit field." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="HS_VS_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="HS_VS_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="HS_VS_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="HS_VS_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ8_0_w" description="No action Write 0x1: Enable interrupt"/>
      <bitenum value="1" id="disabled" token="CCP2_IRQ8_1_r" description="Interrupt enabled Read 0x0: Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0" description="Event generated by the BTE" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="BTE_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BTE_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="BTE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BTE_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0" description="Event generated by the CBUFF" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CBUFF_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CBUFF_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CBUFF_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CBUFF_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CCP2_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CCP2_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CCP2_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CCP2_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIB_IRQ" width="1" begin="5" end="5" resetval="0" description="Event generated by the CSI2_B receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CSIB_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIB_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIB_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIB_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIA_IRQ" width="1" begin="4" end="4" resetval="0" description="Event generated by the CSI2_C receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CSIA_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIA_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIA_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIA_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISP_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISP_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISP_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISP_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQENABLE_CLR_i_4" acronym="ISS_HL_IRQENABLE_CLR_i_4" offset="0x6C" width="32" description="Per-event interrupt enable bit vector Write 1 to clear (disable interrupt). Readout equal to corresponding register bit.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0" description="Event generated by BYS_B" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="BYS_B_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BYS_B_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="BYS_B_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BYS_B_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIC_IRQ" width="1" begin="19" end="19" resetval="0" description="Event generated by the CSI2_C receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CSIC_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIC_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIC_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIC_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0" description="Event generated by BYS_A" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="BYS_A_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BYS_A_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="BYS_A_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BYS_A_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with the ISS_CTRL[1:0] SYNC_DETECT bit field." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="HS_VS_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="HS_VS_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="HS_VS_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="HS_VS_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ8_0_w" description="No action Write 0x1: Enable interrupt"/>
      <bitenum value="1" id="disabled" token="CCP2_IRQ8_1_r" description="Interrupt enabled Read 0x0: Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0" description="Event generated by the BTE" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="BTE_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BTE_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="BTE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BTE_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0" description="Event generated by the CBUFF" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CBUFF_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CBUFF_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CBUFF_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CBUFF_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CCP2_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CCP2_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CCP2_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CCP2_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIB_IRQ" width="1" begin="5" end="5" resetval="0" description="Event generated by the CSI2_B receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CSIB_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIB_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIB_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIB_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIA_IRQ" width="1" begin="4" end="4" resetval="0" description="Event generated by the CSI2_C receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CSIA_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIA_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIA_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIA_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISP_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISP_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISP_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISP_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQENABLE_CLR_i_5" acronym="ISS_HL_IRQENABLE_CLR_i_5" offset="0x7C" width="32" description="Per-event interrupt enable bit vector Write 1 to clear (disable interrupt). Readout equal to corresponding register bit.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0" description="Event generated by BYS_B" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="BYS_B_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BYS_B_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="BYS_B_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BYS_B_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIC_IRQ" width="1" begin="19" end="19" resetval="0" description="Event generated by the CSI2_C receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CSIC_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIC_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIC_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIC_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0" description="Event generated by BYS_A" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="BYS_A_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BYS_A_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="BYS_A_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BYS_A_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with the ISS_CTRL[1:0] SYNC_DETECT bit field." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="HS_VS_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="HS_VS_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="HS_VS_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="HS_VS_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="CCP2_IRQ8_0_w" description="No action Write 0x1: Enable interrupt"/>
      <bitenum value="1" id="disabled" token="CCP2_IRQ8_1_r" description="Interrupt enabled Read 0x0: Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0" description="Event generated by SIMCOP" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="SIMCOP_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="SIMCOP_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="SIMCOP_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0" description="Event generated by the BTE" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="BTE_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="BTE_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="BTE_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="BTE_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0" description="Event generated by the CBUFF" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CBUFF_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CBUFF_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CBUFF_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CBUFF_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CCP2_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CCP2_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CCP2_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0" description="Event generated by the CCP2 receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CCP2_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CCP2_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CCP2_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIB_IRQ" width="1" begin="5" end="5" resetval="0" description="Event generated by the CSI2_B receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CSIB_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIB_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIB_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIB_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="CSIA_IRQ" width="1" begin="4" end="4" resetval="0" description="Event generated by the CSI2_C receiver" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="CSIA_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="CSIA_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="CSIA_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="CSIA_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISP_IRQ3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISP_IRQ2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISP_IRQ1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISP_IRQ0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISP_IRQ0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISP_IRQ0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="ISS_CTRL" acronym="ISS_CTRL" offset="0x80" width="32" description="ISS control register">
    <bitfield id="CSI2_B_TAG_CNT" width="4" begin="31" end="28" resetval="0x0" description="Defines the maximum number of tags that could be used by the CSI2_B write bridge. Note: Tag count must be set to 16 for best performance." range="" rwaccess="RW"/>
    <bitfield id="CSI2_A_TAG_CNT" width="4" begin="27" end="24" resetval="0x0" description="Defines the maximum number of tags that could be used by the CSI2_A write bridge. Note: Tag count must be set to 16 for best performance." range="" rwaccess="RW"/>
    <bitfield id="CCP2W_TAG_CNT" width="4" begin="23" end="20" resetval="0x0" description="Defines the maximum number of tags that could be used by the CCP2 write bridge Note: Tag count must be set to 16 for best performance." range="" rwaccess="RW"/>
    <bitfield id="CCP2R_TAG_CNT" width="4" begin="19" end="16" resetval="0x0" description="Defines the maximum number of tags that could be used by the CCP2 read bridge Note: Tag count must be set to 16 for best performance." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CSI2_C_TAG_CNT" width="4" begin="12" end="9" resetval="0x0" description="Defines the maximum number of tags that could be used by the CSI2_C write bridge." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="INPUT_SEL2" width="2" begin="7" end="6" resetval="0x0" description="Selects ISP input" range="" rwaccess="RW">
      <bitenum value="0" id="NONE" token="INPUT_SEL2_0" description="Input selected by the [3:2] INPUT_SEL register bit-field in this register"/>
      <bitenum value="1" id="CSI2_C" token="INPUT_SEL2_1" description="CSI2_C"/>
      <bitenum value="3" id="RSV" token="INPUT_SEL2_3" description="reserved"/>
      <bitenum value="2" id="CSI3_A" token="INPUT_SEL2_2" description="reserved"/>
    </bitfield>
    <bitfield id="ISS_CLK_DIV" width="2" begin="5" end="4" resetval="0x0" description="ISS functional clock division CLK refers to the input clock provided to the ISS. FCLK is the functional clock provided to ISS top level and submodules. CFGCLK is the clock used for the configuration network." range="" rwaccess="RW">
      <bitenum value="0" id="NONE" token="ISS_CLK_DIV_0" description="FCLK=CLK CFGCLK=CLK/2"/>
      <bitenum value="1" id="DIV2" token="ISS_CLK_DIV_1" description="FCLK=CLK/2 CFGCLK=CLK/4"/>
      <bitenum value="3" id="RSZ" token="ISS_CLK_DIV_3" description="Reserved"/>
      <bitenum value="2" id="DIV4" token="ISS_CLK_DIV_2" description="FCLK=CLK/4 CFGCLK=CLK/8"/>
    </bitfield>
    <bitfield id="INPUT_SEL" width="2" begin="3" end="2" resetval="0x0" description="Selects ISP input" range="" rwaccess="RW">
      <bitenum value="0" id="CSI2_A" token="INPUT_SEL_0" description="CSI2_A"/>
      <bitenum value="1" id="CSI2_B" token="INPUT_SEL_1" description="CSI2_B"/>
      <bitenum value="2" id="CCP2" token="INPUT_SEL_2" description="CCP2"/>
      <bitenum value="3" id="PAR" token="INPUT_SEL_3" description="Parallel interface"/>
    </bitfield>
    <bitfield id="SYNC_DETECT" width="2" begin="1" end="0" resetval="0x0" description="Chooses among rising and falling edge for the HS_VS_IRQ synchronization event" range="" rwaccess="RW">
      <bitenum value="0" id="HSF" token="SYNC_DETECT_0" description="HS falling edge"/>
      <bitenum value="1" id="HSR" token="SYNC_DETECT_1" description="HS raising edge"/>
      <bitenum value="3" id="VSR" token="SYNC_DETECT_3" description="VS raising edge"/>
      <bitenum value="2" id="VSF" token="SYNC_DETECT_2" description="VS falling edge"/>
    </bitfield>
  </register>
  <register id="ISS_CLKCTRL" acronym="ISS_CLKCTRL" offset="0x84" width="32" description="ISS clock control register. Use to enable/disable the interface and functional clock of ISS submodules.">
    <bitfield id="VPORT3_CLK" width="1" begin="31" end="31" resetval="1" description="Enables the pixel clock from the parallel interface" range="" rwaccess="RW">
      <bitenum value="0" id="zero" token="VPORT3_CLK_0" description="Disabled"/>
      <bitenum value="1" id="one" token="VPORT3_CLK_1" description="Enabled"/>
    </bitfield>
    <bitfield id="VPORT2_CLK" width="1" begin="30" end="30" resetval="1" description="Enables the pixel clock from the CCP2 protocol engine" range="" rwaccess="RW">
      <bitenum value="0" id="zero" token="VPORT2_CLK_0" description="Disabled"/>
      <bitenum value="1" id="one" token="VPORT2_CLK_1" description="Enabled"/>
    </bitfield>
    <bitfield id="VPORT1_CLK" width="1" begin="29" end="29" resetval="1" description="Enables the pixel clock from the CSI2_B protocol engine" range="" rwaccess="RW">
      <bitenum value="0" id="zero" token="VPORT1_CLK_0" description="Disabled"/>
      <bitenum value="1" id="one" token="VPORT1_CLK_1" description="Enabled"/>
    </bitfield>
    <bitfield id="VPORT0_CLK" width="1" begin="28" end="28" resetval="1" description="Enables the pixel clock from the CSI2_A protocol engine" range="" rwaccess="RW">
      <bitenum value="0" id="zero" token="VPORT0_CLK_0" description="Disabled"/>
      <bitenum value="1" id="one" token="VPORT0_CLK_1" description="Enabled"/>
    </bitfield>
    <bitfield id="VPORT4_CLK" width="1" begin="27" end="27" resetval="1" description="Enables the pixel clock from the CSI2_C protocol engine" range="" rwaccess="RW">
      <bitenum value="0" id="zero" token="VPORT4_CLK_0" description="Disabled"/>
      <bitenum value="1" id="one" token="VPORT4_CLK_1" description="Enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="18" begin="25" end="8" resetval="0x0 0000" description="" range="" rwaccess="R"/>
    <bitfield id="BYS_B" width="1" begin="7" end="7" resetval="0" description="BYS_B" range="" rwaccess="W">
      <bitenum value="0" id="OFF" token="BYS_B_0_w" description="Request shutdown of the sub-module. No effect if the sub-module clock is already off."/>
      <bitenum value="1" id="ON" token="BYS_B_1_w" description="Request enable of the sub-module. No effect if the sub-module clock is already on."/>
    </bitfield>
    <bitfield id="CSI2_C" width="1" begin="6" end="6" resetval="0" description="CSI2_C" range="" rwaccess="W">
      <bitenum value="0" id="OFF" token="CSI2_C_0_w" description="Request shutdown of the sub-module. No effect if the sub-module clock is already off."/>
      <bitenum value="1" id="ON" token="CSI2_C_1_w" description="Request enable of the sub-module. No effect if the sub-module clock is already on."/>
    </bitfield>
    <bitfield id="BYS_A" width="1" begin="5" end="5" resetval="0" description="BYS_A" range="" rwaccess="W">
      <bitenum value="0" id="OFF" token="BYS_A_0_w" description="Request shutdown of the sub-module. No effect if the sub-module clock is already off."/>
      <bitenum value="1" id="ON" token="BYS_A_1_w" description="Request enable of the sub-module. No effect if the sub-module clock is already on."/>
    </bitfield>
    <bitfield id="CCP2" width="1" begin="4" end="4" resetval="0" description="CCP2" range="" rwaccess="W">
      <bitenum value="0" id="OFF" token="CCP2_0_w" description="Request shutdown of the submodule. No effect if the submodule clock is already off."/>
      <bitenum value="1" id="ON" token="CCP2_1_w" description="Request enable of the submodule. No effect if the submodule clock is already on."/>
    </bitfield>
    <bitfield id="CSI2_B" width="1" begin="3" end="3" resetval="0" description="CSI2_B" range="" rwaccess="W">
      <bitenum value="0" id="OFF" token="CSI2_B_0_w" description="Request shutdown of the submodule. No effect if the submodule clock is already off."/>
      <bitenum value="1" id="ON" token="CSI2_B_1_w" description="Request enable of the submodule. No effect if the submodule clock is already on."/>
    </bitfield>
    <bitfield id="CSI2_A" width="1" begin="2" end="2" resetval="0" description="CSI2_A" range="" rwaccess="W">
      <bitenum value="0" id="OFF" token="CSI2_A_0_w" description="Request shutdown of the submodule. No effect if the submodule clock is already off."/>
      <bitenum value="1" id="ON" token="CSI2_A_1_w" description="Request enable of the submodule. No effect if the submodule clock is already on."/>
    </bitfield>
    <bitfield id="ISP" width="1" begin="1" end="1" resetval="0" description="ISP" range="" rwaccess="W">
      <bitenum value="0" id="OFF" token="ISP_0_w" description="Request shutdown of the submodule. No effect if the submodule clock is already off."/>
      <bitenum value="1" id="ON" token="ISP_1_w" description="Request enable of the submodule. No effect if the submodule clock is already on."/>
    </bitfield>
    <bitfield id="SIMCOP" width="1" begin="0" end="0" resetval="0" description="SIMCOP" range="" rwaccess="W">
      <bitenum value="0" id="OFF" token="SIMCOP_0_w" description="Request shutdown of the submodule. No effect if the submodule clock is already off."/>
      <bitenum value="1" id="ON" token="SIMCOP_1_w" description="Request enable of the submodule. No effect if the submodule clock is already on."/>
    </bitfield>
  </register>
  <register id="ISS_CLKSTAT" acronym="ISS_CLKSTAT" offset="0x88" width="32" description="ISS clock status register.">
    <bitfield id="VPORT3_CLK" width="1" begin="31" end="31" resetval="1" description="Status of the pixel clock from the parallel interface" range="" rwaccess="R">
      <bitenum value="1" id="one" token="VPORT3_CLK_1_r" description="Enabled"/>
      <bitenum value="0" id="zero" token="VPORT3_CLK_0_r" description="Disabled"/>
    </bitfield>
    <bitfield id="VPORT2_CLK" width="1" begin="30" end="30" resetval="1" description="Status of the pixel clock from the CCP2 protocol engine" range="" rwaccess="R">
      <bitenum value="1" id="one" token="VPORT2_CLK_1_r" description="Enabled"/>
      <bitenum value="0" id="zero" token="VPORT2_CLK_0_r" description="Disabled"/>
    </bitfield>
    <bitfield id="VPORT1_CLK" width="1" begin="29" end="29" resetval="1" description="Status of the pixel clock from the CSI2_B protocol engine" range="" rwaccess="R">
      <bitenum value="1" id="one" token="VPORT1_CLK_1_r" description="Enabled"/>
      <bitenum value="0" id="zero" token="VPORT1_CLK_0_r" description="Disabled"/>
    </bitfield>
    <bitfield id="VPORT0_CLK" width="1" begin="28" end="28" resetval="1" description="Status of the pixel clock from the CSI2_A protocol engine" range="" rwaccess="R">
      <bitenum value="1" id="one" token="VPORT0_CLK_1_r" description="Enabled"/>
      <bitenum value="0" id="zero" token="VPORT0_CLK_0_r" description="Disabled"/>
    </bitfield>
    <bitfield id="VPORT4_CLK" width="1" begin="27" end="27" resetval="1" description="Status of the pixel clock from the CSI2_C protocol engine" range="" rwaccess="R">
      <bitenum value="1" id="one" token="VPORT4_CLK_1_r" description="Enabled"/>
      <bitenum value="0" id="zero" token="VPORT4_CLK_0_r" description="Disabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="18" begin="25" end="8" resetval="0x0 0000" description="" range="" rwaccess="R"/>
    <bitfield id="BYS_B" width="1" begin="7" end="7" resetval="0" description="BYS_B" range="" rwaccess="R">
      <bitenum value="1" id="ON" token="BYS_B_1_r" description="The sub-module is on"/>
      <bitenum value="0" id="OFF" token="BYS_B_0_r" description="The sub-module is off"/>
    </bitfield>
    <bitfield id="CSI2_C" width="1" begin="6" end="6" resetval="0" description="CSI2_C" range="" rwaccess="R">
      <bitenum value="1" id="ON" token="CSI2_C_1_r" description="The sub-module is on"/>
      <bitenum value="0" id="OFF" token="CSI2_C_0_r" description="The sub-module is off"/>
    </bitfield>
    <bitfield id="BYS_A" width="1" begin="5" end="5" resetval="0" description="BYS_A" range="" rwaccess="R">
      <bitenum value="1" id="ON" token="BYS_A_1_r" description="The sub-module is on"/>
      <bitenum value="0" id="OFF" token="BYS_A_0_r" description="The sub-module is off"/>
    </bitfield>
    <bitfield id="CCP2" width="1" begin="4" end="4" resetval="0" description="CCP2" range="" rwaccess="R">
      <bitenum value="1" id="ON" token="CCP2_1_r" description="The submodule is on."/>
      <bitenum value="0" id="OFF" token="CCP2_0_r" description="The submodule is off."/>
    </bitfield>
    <bitfield id="CSI2_B" width="1" begin="3" end="3" resetval="0" description="CSI2_B" range="" rwaccess="R">
      <bitenum value="1" id="ON" token="CSI2_B_1_r" description="The submodule is on."/>
      <bitenum value="0" id="OFF" token="CSI2_B_0_r" description="The submodule is off."/>
    </bitfield>
    <bitfield id="CSI2_A" width="1" begin="2" end="2" resetval="0" description="CSI2_A" range="" rwaccess="R">
      <bitenum value="1" id="ON" token="CSI2_A_1_r" description="The submodule is on."/>
      <bitenum value="0" id="OFF" token="CSI2_A_0_r" description="The submodule is off."/>
    </bitfield>
    <bitfield id="ISP" width="1" begin="1" end="1" resetval="0" description="ISP" range="" rwaccess="R">
      <bitenum value="1" id="ON" token="ISP_1_r" description="The submodule is on."/>
      <bitenum value="0" id="OFF" token="ISP_0_r" description="The submodule is off."/>
    </bitfield>
    <bitfield id="SIMCOP" width="1" begin="0" end="0" resetval="0" description="SIMCOP" range="" rwaccess="R">
      <bitenum value="1" id="ON" token="SIMCOP_1_r" description="The submodule is on."/>
      <bitenum value="0" id="OFF" token="SIMCOP_0_r" description="The submodule is off."/>
    </bitfield>
  </register>
  <register id="ISS_PM_STATUS" acronym="ISS_PM_STATUS" offset="0x8C" width="32" description="ISS power manager status register. Software could know what modules are in functional or STANDBY/IDLE state. This feature could be particularly useful to debug when ISS does not go into STANDBY mode">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="CSI2_C_PM" width="2" begin="15" end="14" resetval="0x0" description="Power status of the CSI2_C module" range="" rwaccess="R">
      <bitenum value="2" id="FUNC" token="CSI2_C_PM_2_r" description="Functional"/>
      <bitenum value="1" id="TRANS" token="CSI2_C_PM_1_r" description="Transition"/>
      <bitenum value="0" id="STANDBY" token="CSI2_C_PM_0_r" description="Standby"/>
    </bitfield>
    <bitfield id="CBUFF_PM" width="2" begin="13" end="12" resetval="0x0" description="Power status of the CBUFF." range="" rwaccess="R">
      <bitenum value="2" id="FUNC" token="CBUFF_PM_2_r" description="Functional"/>
      <bitenum value="1" id="TRANS" token="CBUFF_PM_1_r" description="Transition"/>
      <bitenum value="0" id="IDLE" token="CBUFF_PM_0_r" description="Idle"/>
    </bitfield>
    <bitfield id="BTE_PM" width="2" begin="11" end="10" resetval="0x0" description="Power status of the BTE." range="" rwaccess="R">
      <bitenum value="2" id="FUNC" token="BTE_PM_2_r" description="Functional"/>
      <bitenum value="1" id="TRANS" token="BTE_PM_1_r" description="Transition"/>
      <bitenum value="0" id="IDLE" token="BTE_PM_0_r" description="Idle"/>
    </bitfield>
    <bitfield id="SIMCOP_PM" width="2" begin="9" end="8" resetval="0x0" description="Power status of the SIMCOP." range="" rwaccess="R">
      <bitenum value="2" id="FUNC" token="SIMCOP_PM_2_r" description="Functional"/>
      <bitenum value="1" id="TRANS" token="SIMCOP_PM_1_r" description="Transition"/>
      <bitenum value="0" id="STANDBY" token="SIMCOP_PM_0_r" description="Standby"/>
    </bitfield>
    <bitfield id="ISP_PM" width="2" begin="7" end="6" resetval="0x0" description="Power status of the ISP." range="" rwaccess="R">
      <bitenum value="2" id="FUNC" token="ISP_PM_2_r" description="Functional"/>
      <bitenum value="1" id="TRANS" token="ISP_PM_1_r" description="Transition"/>
      <bitenum value="0" id="STANDBY" token="ISP_PM_0_r" description="Standby"/>
    </bitfield>
    <bitfield id="CCP2_PM" width="2" begin="5" end="4" resetval="0x0" description="Power status of the CCP2." range="" rwaccess="R">
      <bitenum value="2" id="FUNC" token="CCP2_PM_2_r" description="Functional"/>
      <bitenum value="1" id="TRANS" token="CCP2_PM_1_r" description="Transition"/>
      <bitenum value="0" id="STANDBY" token="CCP2_PM_0_r" description="Standby"/>
    </bitfield>
    <bitfield id="CSI2_B_PM" width="2" begin="3" end="2" resetval="0x0" description="Power status of the CSI2_B module" range="" rwaccess="R">
      <bitenum value="2" id="FUNC" token="CSI2_B_PM_2_r" description="Functional"/>
      <bitenum value="1" id="TRANS" token="CSI2_B_PM_1_r" description="Transition"/>
      <bitenum value="0" id="STANDBY" token="CSI2_B_PM_0_r" description="Standby"/>
    </bitfield>
    <bitfield id="CSI2_A_PM" width="2" begin="1" end="0" resetval="0x0" description="Power status of the CSI2_A module" range="" rwaccess="R">
      <bitenum value="2" id="FUNC" token="CSI2_A_PM_2_r" description="Functional"/>
      <bitenum value="1" id="TRANS" token="CSI2_A_PM_1_r" description="Transition"/>
      <bitenum value="0" id="STANDBY" token="CSI2_A_PM_0_r" description="Standby"/>
    </bitfield>
  </register>
  <register id="ISS_BYS" acronym="ISS_BYS" offset="0x90" width="32" description="BYS IO selection">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0 0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CSI2C_IN" width="1" begin="12" end="12" resetval="0" description="Selects input of CSI2_C BYS input" range="" rwaccess="RW">
      <bitenum value="0" id="A" token="CSI2C_IN_0" description="BYS_A"/>
      <bitenum value="1" id="B" token="CSI2C_IN_1" description="BYS_B"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CSI2B_IN" width="1" begin="10" end="10" resetval="0" description="Selects input of CSI2_B BYS input" range="" rwaccess="RW">
      <bitenum value="0" id="A" token="CSI2B_IN_0" description="BYS_A"/>
      <bitenum value="1" id="B" token="CSI2B_IN_1" description="BYS_B"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CSI2A_IN" width="1" begin="8" end="8" resetval="0" description="Selects input of CSI2_A BYS input" range="" rwaccess="RW">
      <bitenum value="0" id="A" token="CSI2A_IN_0" description="BYS_A"/>
      <bitenum value="1" id="B" token="CSI2A_IN_1" description="BYS_B"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="BYSB_IN" width="3" begin="6" end="4" resetval="0x0" description="Selects BYS_B input" range="" rwaccess="RW">
      <bitenum value="0" id="NONE" token="BYSB_IN_0" description="Disabled"/>
      <bitenum value="1" id="CSI2_A" token="BYSB_IN_1" description="CSI2_A"/>
      <bitenum value="3" id="CSI2_C" token="BYSB_IN_3" description="CSI2_C"/>
      <bitenum value="4" id="CSI3_A" token="BYSB_IN_4" description="Reserved"/>
      <bitenum value="2" id="CSI2_B" token="BYSB_IN_2" description="CSI2_B"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="BYSA_IN" width="3" begin="2" end="0" resetval="0x0" description="Selects BYS_A input" range="" rwaccess="RW">
      <bitenum value="0" id="NONE" token="BYSA_IN_0" description="Disabled"/>
      <bitenum value="1" id="CSI2_A" token="BYSA_IN_1" description="CSI2_A"/>
      <bitenum value="3" id="CSI2_C" token="BYSA_IN_3" description="CSI2_C"/>
      <bitenum value="4" id="CSI3_A" token="BYSA_IN_4" description="Reserved"/>
      <bitenum value="2" id="CSI2_B" token="BYSA_IN_2" description="CSI2_B"/>
    </bitfield>
  </register>
</module>
