<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module Instance :: config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_26_</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  westLayout = $('div.ui-layout-west').layout({
    north__paneSelector: ".ui-layout-west-inner-north",
    center__paneSelector: ".ui-layout-west-inner-center", 
    north__size: 100,
    spacing_open: 4,
    spacing_closed: 4
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>
</div>
<div class="ui-layout-west">
<div class="ui-layout-west-inner-center">
<div name='inst_tag_189170'>
<a name="inst_tag_189170"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_189170" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_26_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189170_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189170_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189170_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189170_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1210.html#inst_tag_76249" >X4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189171'>
<a name="inst_tag_189171"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_189171" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_25_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189171_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189171_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189171_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189171_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1210.html#inst_tag_76249" >X4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189172'>
<a name="inst_tag_189172"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_189172" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_24_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189172_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189172_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189172_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189172_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1210.html#inst_tag_76249" >X4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189173'>
<a name="inst_tag_189173"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_189173" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_23_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189173_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189173_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189173_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189173_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1210.html#inst_tag_76249" >X4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189174'>
<a name="inst_tag_189174"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_189174" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_22_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189174_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189174_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189174_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189174_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1210.html#inst_tag_76249" >X4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189175'>
<a name="inst_tag_189175"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_189175" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_21_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189175_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189175_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189175_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189175_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1210.html#inst_tag_76249" >X4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189176'>
<a name="inst_tag_189176"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_189176" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_20_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189176_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189176_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189176_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189176_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1210.html#inst_tag_76249" >X4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189177'>
<a name="inst_tag_189177"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_189177" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_19_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189177_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189177_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189177_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189177_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1210.html#inst_tag_76249" >X4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189178'>
<a name="inst_tag_189178"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_189178" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_18_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189178_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189178_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189178_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189178_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1210.html#inst_tag_76249" >X4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189179'>
<a name="inst_tag_189179"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_189179" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_17_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189179_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189179_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189179_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189179_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1210.html#inst_tag_76249" >X4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189180'>
<a name="inst_tag_189180"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_189180" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_16_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189180_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189180_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189180_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189180_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1210.html#inst_tag_76249" >X4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189181'>
<a name="inst_tag_189181"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_189181" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_15_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189181_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189181_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189181_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189181_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1210.html#inst_tag_76249" >X4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189182'>
<a name="inst_tag_189182"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_189182" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_14_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189182_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189182_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189182_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189182_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1210.html#inst_tag_76249" >X4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189183'>
<a name="inst_tag_189183"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_189183" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_13_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189183_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189183_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189183_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189183_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1210.html#inst_tag_76249" >X4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189184'>
<a name="inst_tag_189184"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_189184" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_12_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189184_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189184_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189184_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189184_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1210.html#inst_tag_76249" >X4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189185'>
<a name="inst_tag_189185"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_189185" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_11_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189185_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189185_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189185_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189185_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1210.html#inst_tag_76249" >X4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189186'>
<a name="inst_tag_189186"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_189186" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_10_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189186_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189186_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189186_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189186_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1210.html#inst_tag_76249" >X4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189187'>
<a name="inst_tag_189187"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_189187" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_9_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189187_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189187_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189187_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189187_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1210.html#inst_tag_76249" >X4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189188'>
<a name="inst_tag_189188"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_189188" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_8_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189188_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189188_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189188_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189188_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1210.html#inst_tag_76249" >X4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189189'>
<a name="inst_tag_189189"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_189189" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_7_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189189_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189189_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189189_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189189_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1210.html#inst_tag_76249" >X4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189190'>
<a name="inst_tag_189190"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_189190" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_6_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189190_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189190_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189190_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189190_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1210.html#inst_tag_76249" >X4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189191'>
<a name="inst_tag_189191"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_189191" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_5_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189191_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189191_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189191_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189191_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1210.html#inst_tag_76249" >X4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189192'>
<a name="inst_tag_189192"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_189192" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_4_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189192_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189192_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189192_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189192_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1210.html#inst_tag_76249" >X4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189193'>
<a name="inst_tag_189193"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_189193" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_3_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189193_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189193_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189193_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189193_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1210.html#inst_tag_76249" >X4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189194'>
<a name="inst_tag_189194"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_189194" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_2_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189194_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189194_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189194_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189194_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1210.html#inst_tag_76249" >X4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189195'>
<a name="inst_tag_189195"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_189195" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_1_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189195_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189195_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189195_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189195_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1210.html#inst_tag_76249" >X4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189196'>
<a name="inst_tag_189196"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_189196" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_0_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189196_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189196_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189196_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189196_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1210.html#inst_tag_76249" >X4</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189197'>
<a name="inst_tag_189197"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_189197" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.X6</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189197_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189197_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189197_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189197_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2730.html#inst_tag_244762" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189198'>
<a name="inst_tag_189198"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_189198" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_27_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189198_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189198_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189198_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189198_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2730.html#inst_tag_244762" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189199'>
<a name="inst_tag_189199"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_189199" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_26_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189199_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189199_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189199_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189199_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2730.html#inst_tag_244762" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189200'>
<a name="inst_tag_189200"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_189200" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_25_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189200_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189200_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189200_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189200_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2730.html#inst_tag_244762" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189201'>
<a name="inst_tag_189201"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_189201" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_24_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189201_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189201_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189201_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189201_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2730.html#inst_tag_244762" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189202'>
<a name="inst_tag_189202"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_189202" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_23_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189202_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189202_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189202_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189202_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2730.html#inst_tag_244762" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189203'>
<a name="inst_tag_189203"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_189203" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_22_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189203_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189203_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189203_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189203_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2730.html#inst_tag_244762" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189204'>
<a name="inst_tag_189204"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_189204" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_21_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189204_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189204_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189204_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189204_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2730.html#inst_tag_244762" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189205'>
<a name="inst_tag_189205"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_189205" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_20_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189205_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189205_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189205_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189205_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2730.html#inst_tag_244762" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189206'>
<a name="inst_tag_189206"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_189206" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_19_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189206_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189206_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189206_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189206_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2730.html#inst_tag_244762" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189207'>
<a name="inst_tag_189207"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_189207" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_18_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189207_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189207_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189207_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189207_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2730.html#inst_tag_244762" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189208'>
<a name="inst_tag_189208"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_189208" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_17_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189208_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189208_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189208_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189208_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2730.html#inst_tag_244762" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189209'>
<a name="inst_tag_189209"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_189209" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_16_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189209_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189209_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189209_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189209_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2730.html#inst_tag_244762" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189210'>
<a name="inst_tag_189210"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_189210" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_15_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189210_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189210_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189210_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189210_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2730.html#inst_tag_244762" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189211'>
<a name="inst_tag_189211"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_189211" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_14_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2173_3.html#inst_tag_189211_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2173_3.html#inst_tag_189211_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2173_3.html#inst_tag_189211_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2173_3.html#inst_tag_189211_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2730.html#inst_tag_244762" >Xint</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-west-inner-north">
<a href="mod2173.html" >Go back</a><br clear=all>
<span class=titlename>Module Instances:</span>
<br clear=all>
<a href="#inst_tag_189170"  onclick="showContent('inst_tag_189170')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_26_</a><br>
<a href="#inst_tag_189171"  onclick="showContent('inst_tag_189171')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_25_</a><br>
<a href="#inst_tag_189172"  onclick="showContent('inst_tag_189172')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_24_</a><br>
<a href="#inst_tag_189173"  onclick="showContent('inst_tag_189173')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_23_</a><br>
<a href="#inst_tag_189174"  onclick="showContent('inst_tag_189174')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_22_</a><br>
<a href="#inst_tag_189175"  onclick="showContent('inst_tag_189175')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_21_</a><br>
<a href="#inst_tag_189176"  onclick="showContent('inst_tag_189176')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_20_</a><br>
<a href="#inst_tag_189177"  onclick="showContent('inst_tag_189177')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_19_</a><br>
<a href="#inst_tag_189178"  onclick="showContent('inst_tag_189178')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_18_</a><br>
<a href="#inst_tag_189179"  onclick="showContent('inst_tag_189179')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_17_</a><br>
<a href="#inst_tag_189180"  onclick="showContent('inst_tag_189180')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_16_</a><br>
<a href="#inst_tag_189181"  onclick="showContent('inst_tag_189181')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_15_</a><br>
<a href="#inst_tag_189182"  onclick="showContent('inst_tag_189182')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_14_</a><br>
<a href="#inst_tag_189183"  onclick="showContent('inst_tag_189183')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_13_</a><br>
<a href="#inst_tag_189184"  onclick="showContent('inst_tag_189184')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_12_</a><br>
<a href="#inst_tag_189185"  onclick="showContent('inst_tag_189185')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_11_</a><br>
<a href="#inst_tag_189186"  onclick="showContent('inst_tag_189186')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_10_</a><br>
<a href="#inst_tag_189187"  onclick="showContent('inst_tag_189187')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_9_</a><br>
<a href="#inst_tag_189188"  onclick="showContent('inst_tag_189188')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_8_</a><br>
<a href="#inst_tag_189189"  onclick="showContent('inst_tag_189189')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_7_</a><br>
<a href="#inst_tag_189190"  onclick="showContent('inst_tag_189190')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_6_</a><br>
<a href="#inst_tag_189191"  onclick="showContent('inst_tag_189191')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_5_</a><br>
<a href="#inst_tag_189192"  onclick="showContent('inst_tag_189192')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_4_</a><br>
<a href="#inst_tag_189193"  onclick="showContent('inst_tag_189193')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_3_</a><br>
<a href="#inst_tag_189194"  onclick="showContent('inst_tag_189194')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_2_</a><br>
<a href="#inst_tag_189195"  onclick="showContent('inst_tag_189195')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_1_</a><br>
<a href="#inst_tag_189196"  onclick="showContent('inst_tag_189196')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_0_</a><br>
<a href="#inst_tag_189197"  onclick="showContent('inst_tag_189197')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.X6</a><br>
<a href="#inst_tag_189198"  onclick="showContent('inst_tag_189198')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_27_</a><br>
<a href="#inst_tag_189199"  onclick="showContent('inst_tag_189199')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_26_</a><br>
<a href="#inst_tag_189200"  onclick="showContent('inst_tag_189200')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_25_</a><br>
<a href="#inst_tag_189201"  onclick="showContent('inst_tag_189201')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_24_</a><br>
<a href="#inst_tag_189202"  onclick="showContent('inst_tag_189202')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_23_</a><br>
<a href="#inst_tag_189203"  onclick="showContent('inst_tag_189203')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_22_</a><br>
<a href="#inst_tag_189204"  onclick="showContent('inst_tag_189204')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_21_</a><br>
<a href="#inst_tag_189205"  onclick="showContent('inst_tag_189205')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_20_</a><br>
<a href="#inst_tag_189206"  onclick="showContent('inst_tag_189206')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_19_</a><br>
<a href="#inst_tag_189207"  onclick="showContent('inst_tag_189207')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_18_</a><br>
<a href="#inst_tag_189208"  onclick="showContent('inst_tag_189208')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_17_</a><br>
<a href="#inst_tag_189209"  onclick="showContent('inst_tag_189209')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_16_</a><br>
<a href="#inst_tag_189210"  onclick="showContent('inst_tag_189210')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_15_</a><br>
<a href="#inst_tag_189211"  onclick="showContent('inst_tag_189211')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_14_</a><br>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='inst_tag_189170'>
<a name="inst_tag_189170_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189170" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_26_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189170_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189170" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_26_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189170_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189170" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_26_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189170_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189170" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_26_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189171'>
<a name="inst_tag_189171_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189171" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_25_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189171_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189171" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_25_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189171_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189171" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_25_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189171_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189171" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_25_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189172'>
<a name="inst_tag_189172_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189172" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_24_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189172_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189172" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_24_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189172_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189172" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_24_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189172_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189172" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_24_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189173'>
<a name="inst_tag_189173_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189173" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_23_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189173_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189173" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_23_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189173_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189173" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_23_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189173_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189173" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_23_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189174'>
<a name="inst_tag_189174_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189174" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_22_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189174_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189174" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_22_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189174_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189174" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_22_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189174_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189174" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_22_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189175'>
<a name="inst_tag_189175_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189175" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_21_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189175_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189175" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_21_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189175_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189175" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_21_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189175_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189175" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_21_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189176'>
<a name="inst_tag_189176_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189176" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_20_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189176_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189176" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_20_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189176_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189176" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_20_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189176_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189176" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_20_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189177'>
<a name="inst_tag_189177_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189177" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_19_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189177_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189177" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_19_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189177_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189177" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_19_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189177_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189177" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_19_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189178'>
<a name="inst_tag_189178_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189178" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_18_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189178_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189178" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_18_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189178_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189178" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_18_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189178_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189178" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_18_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189179'>
<a name="inst_tag_189179_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189179" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_17_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189179_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189179" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_17_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189179_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189179" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_17_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189179_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189179" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_17_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189180'>
<a name="inst_tag_189180_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189180" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_16_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189180_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189180" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_16_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189180_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189180" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_16_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189180_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189180" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_16_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189181'>
<a name="inst_tag_189181_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189181" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_15_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189181_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189181" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_15_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189181_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189181" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_15_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189181_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189181" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_15_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189182'>
<a name="inst_tag_189182_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189182" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_14_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189182_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189182" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_14_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189182_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189182" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_14_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189182_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189182" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_14_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189183'>
<a name="inst_tag_189183_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189183" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_13_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189183_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189183" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_13_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189183_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189183" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_13_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189183_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189183" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_13_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189184'>
<a name="inst_tag_189184_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189184" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_12_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189184_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189184" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_12_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189184_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189184" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_12_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189184_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189184" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_12_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189185'>
<a name="inst_tag_189185_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189185" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_11_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189185_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189185" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_11_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189185_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189185" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_11_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189185_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189185" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_11_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189186'>
<a name="inst_tag_189186_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189186" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_10_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189186_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189186" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_10_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189186_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189186" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_10_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189186_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189186" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_10_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189187'>
<a name="inst_tag_189187_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189187" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_9_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189187_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189187" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_9_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189187_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189187" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_9_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189187_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189187" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_9_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189188'>
<a name="inst_tag_189188_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189188" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_8_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189188_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189188" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_8_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189188_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189188" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_8_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189188_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189188" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_8_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189189'>
<a name="inst_tag_189189_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189189" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_7_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189189_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189189" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_7_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189189_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189189" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_7_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189189_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189189" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_7_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189190'>
<a name="inst_tag_189190_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189190" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_6_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189190_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189190" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_6_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189190_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189190" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_6_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189190_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189190" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_6_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189191'>
<a name="inst_tag_189191_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189191" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_5_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189191_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189191" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_5_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189191_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189191" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_5_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189191_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189191" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_5_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189192'>
<a name="inst_tag_189192_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189192" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_4_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189192_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189192" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_4_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189192_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189192" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_4_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189192_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189192" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_4_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189193'>
<a name="inst_tag_189193_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189193" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_3_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189193_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189193" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_3_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189193_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189193" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_3_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189193_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189193" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_3_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189194'>
<a name="inst_tag_189194_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189194" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_2_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189194_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189194" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_2_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189194_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189194" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_2_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189194_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189194" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_2_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189195'>
<a name="inst_tag_189195_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189195" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_1_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189195_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189195" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_1_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189195_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189195" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_1_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189195_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189195" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_1_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189196'>
<a name="inst_tag_189196_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189196" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_0_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189196_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189196" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_0_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189196_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189196" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_0_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189196_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189196" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_rq.X4.Xint1_0_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189197'>
<a name="inst_tag_189197_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189197" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.X6</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189197_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189197" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.X6</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189197_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189197" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.X6</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189197_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189197" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.X6</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189198'>
<a name="inst_tag_189198_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189198" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_27_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189198_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189198" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_27_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189198_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189198" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_27_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189198_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189198" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_27_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189199'>
<a name="inst_tag_189199_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189199" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_26_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189199_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189199" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_26_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189199_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189199" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_26_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189199_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189199" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_26_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189200'>
<a name="inst_tag_189200_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189200" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_25_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189200_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189200" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_25_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189200_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189200" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_25_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189200_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189200" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_25_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189201'>
<a name="inst_tag_189201_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189201" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_24_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189201_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189201" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_24_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189201_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189201" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_24_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189201_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189201" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_24_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189202'>
<a name="inst_tag_189202_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189202" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_23_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189202_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189202" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_23_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189202_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189202" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_23_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189202_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189202" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_23_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189203'>
<a name="inst_tag_189203_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189203" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_22_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189203_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189203" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_22_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189203_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189203" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_22_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189203_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189203" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_22_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189204'>
<a name="inst_tag_189204_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189204" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_21_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189204_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189204" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_21_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189204_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189204" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_21_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189204_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189204" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_21_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189205'>
<a name="inst_tag_189205_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189205" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_20_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189205_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189205" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_20_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189205_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189205" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_20_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189205_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189205" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_20_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189206'>
<a name="inst_tag_189206_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189206" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_19_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189206_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189206" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_19_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189206_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189206" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_19_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189206_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189206" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_19_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189207'>
<a name="inst_tag_189207_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189207" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_18_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189207_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189207" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_18_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189207_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189207" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_18_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189207_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189207" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_18_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189208'>
<a name="inst_tag_189208_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189208" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_17_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189208_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189208" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_17_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189208_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189208" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_17_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189208_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189208" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_17_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189209'>
<a name="inst_tag_189209_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189209" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_16_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189209_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189209" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_16_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189209_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189209" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_16_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189209_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189209" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_16_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189210'>
<a name="inst_tag_189210_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189210" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_15_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189210_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189210" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_15_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189210_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189210" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_15_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189210_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189210" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_15_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189211'>
<a name="inst_tag_189211_Line"></a>
<b>Line Coverage for Instance : <a href="mod2173_3.html#inst_tag_189211" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_14_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189211_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2173_3.html#inst_tag_189211" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_14_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_189211_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2173_3.html#inst_tag_189211" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_14_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189211_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2173_3.html#inst_tag_189211" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xint.Xint1_14_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_189170">
    <li>
      <a href="#inst_tag_189170_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189170_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189170_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189170_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189171">
    <li>
      <a href="#inst_tag_189171_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189171_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189171_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189171_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189172">
    <li>
      <a href="#inst_tag_189172_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189172_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189172_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189172_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189173">
    <li>
      <a href="#inst_tag_189173_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189173_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189173_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189173_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189174">
    <li>
      <a href="#inst_tag_189174_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189174_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189174_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189174_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189175">
    <li>
      <a href="#inst_tag_189175_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189175_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189175_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189175_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189176">
    <li>
      <a href="#inst_tag_189176_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189176_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189176_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189176_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189177">
    <li>
      <a href="#inst_tag_189177_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189177_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189177_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189177_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189178">
    <li>
      <a href="#inst_tag_189178_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189178_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189178_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189178_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189179">
    <li>
      <a href="#inst_tag_189179_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189179_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189179_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189179_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189180">
    <li>
      <a href="#inst_tag_189180_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189180_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189180_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189180_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189181">
    <li>
      <a href="#inst_tag_189181_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189181_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189181_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189181_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189182">
    <li>
      <a href="#inst_tag_189182_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189182_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189182_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189182_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189183">
    <li>
      <a href="#inst_tag_189183_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189183_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189183_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189183_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189184">
    <li>
      <a href="#inst_tag_189184_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189184_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189184_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189184_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189185">
    <li>
      <a href="#inst_tag_189185_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189185_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189185_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189185_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189186">
    <li>
      <a href="#inst_tag_189186_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189186_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189186_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189186_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189187">
    <li>
      <a href="#inst_tag_189187_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189187_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189187_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189187_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189188">
    <li>
      <a href="#inst_tag_189188_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189188_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189188_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189188_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189189">
    <li>
      <a href="#inst_tag_189189_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189189_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189189_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189189_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189190">
    <li>
      <a href="#inst_tag_189190_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189190_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189190_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189190_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189191">
    <li>
      <a href="#inst_tag_189191_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189191_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189191_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189191_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189192">
    <li>
      <a href="#inst_tag_189192_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189192_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189192_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189192_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189193">
    <li>
      <a href="#inst_tag_189193_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189193_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189193_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189193_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189194">
    <li>
      <a href="#inst_tag_189194_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189194_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189194_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189194_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189195">
    <li>
      <a href="#inst_tag_189195_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189195_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189195_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189195_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189196">
    <li>
      <a href="#inst_tag_189196_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189196_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189196_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189196_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189197">
    <li>
      <a href="#inst_tag_189197_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189197_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189197_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189197_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189198">
    <li>
      <a href="#inst_tag_189198_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189198_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189198_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189198_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189199">
    <li>
      <a href="#inst_tag_189199_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189199_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189199_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189199_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189200">
    <li>
      <a href="#inst_tag_189200_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189200_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189200_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189200_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189201">
    <li>
      <a href="#inst_tag_189201_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189201_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189201_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189201_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189202">
    <li>
      <a href="#inst_tag_189202_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189202_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189202_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189202_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189203">
    <li>
      <a href="#inst_tag_189203_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189203_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189203_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189203_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189204">
    <li>
      <a href="#inst_tag_189204_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189204_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189204_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189204_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189205">
    <li>
      <a href="#inst_tag_189205_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189205_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189205_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189205_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189206">
    <li>
      <a href="#inst_tag_189206_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189206_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189206_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189206_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189207">
    <li>
      <a href="#inst_tag_189207_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189207_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189207_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189207_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189208">
    <li>
      <a href="#inst_tag_189208_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189208_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189208_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189208_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189209">
    <li>
      <a href="#inst_tag_189209_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189209_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189209_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189209_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189210">
    <li>
      <a href="#inst_tag_189210_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189210_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189210_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189210_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189211">
    <li>
      <a href="#inst_tag_189211_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189211_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_189211_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189211_Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
