(S (PP (IN In) (NP (JJ modern) (NNS systems))) (, ,) (NP (JJ DRAM-based) (JJ main) (NN memory)) (VP (VBZ is) (ADJP (ADJP (RB significantly) (JJR slower)) (PP (IN than) (NP (DT the) (NN processor))))) (. .))
(S (ADVP (RB Consequently)) (, ,) (NP (NNS processors)) (VP (VBP spend) (NP (DT a) (JJ long) (NN time)) (S (VP (VBG waiting) (S (VP (TO to) (VP (NN access) (NP (NNS data)) (PP (IN from) (NP (JJ main) (NN memory)))))))) (, ,) (S (VP (VBG making) (S (NP (DT the) (JJ long) (JJ main) (NN memory) (NN access) (NN latency)) (NP (NP (CD one)) (PP (IN of) (NP (NP (DT the) (ADJP (RBS most) (JJ critical)) (NNS bottlenecks)) (PP (TO to) (S (VP (VBG achieving) (NP (JJ high) (NN system) (NN performance)))))))))))) (. .))
(S (ADVP (RB Unfortunately)) (, ,) (NP (NP (DT the) (NN latency)) (PP (IN of) (NP (NNP DRAM)))) (VP (VBZ has) (VP (VBN remained) (ADJP (RB almost) (JJ constant)) (PP (IN in) (NP (DT the) (JJ past) (NN decade))))) (. .))
(S (NP (DT This)) (VP (VBZ is) (SBAR (ADVP (RB mainly)) (IN because) (S (NP (NNP DRAM)) (VP (VBZ has) (VP (VBN been) (VP (VBN optimized) (PP (IN for) (NP (NP (NN cost-per-bit)) (, ,) (CONJP (RB rather) (IN than)) (NP (NN access) (NN latency)))))))))) (. .))
(S (PP (IN As) (NP (DT a) (NN result))) (, ,) (NP (NNP DRAM) (NN latency)) (VP (VP (VBZ is) (RB not) (VP (VBG reducing) (PP (IN with) (NP (NN technology) (NN scaling))))) (, ,) (CC and) (VP (VBZ continues) (S (VP (TO to) (VP (VB be) (NP (DT an) (JJ important) (NN performance) (NN bottleneck)) (PP (IN in) (NP (ADJP (JJ modern) (CC and) (JJ future)) (NNS systems)))))))) (. .))
(S (NP (DT This) (NN dissertation)) (VP (VBZ seeks) (S (VP (TO to) (VP (VB achieve) (NP (JJ low) (NN latency) (JJ DRAM-based) (NN memory) (NNS systems)) (PP (IN at) (NP (JJ low) (NN cost))) (PP (IN in) (NP (CD three) (JJ major) (NNS directions))))))) (. .))
(S (ADVP (NNP First)) (, ,) (PP (VBN based) (PP (IN on) (NP (DT the) (NN observation) (SBAR (IN that) (S (NP (NP (JJ long) (NNS bitlines)) (PP (IN in) (NP (NNP DRAM)))) (VP (VBP are) (NP (NP (CD one)) (PP (IN of) (NP (NP (DT the) (JJ dominant) (NNS sources)) (PP (IN of) (NP (NNP DRAM) (NN latency)))))))))))) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (NP (DT a) (JJ new) (NNP DRAM) (NN architecture)) (, ,) (NP (NP (NNP Tiered-Latency) (NNP DRAM)) (PRN (-LRB- -LRB-) (NP (NNP TL-DRAM)) (-RRB- -RRB-))) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ divides) (NP (DT the) (JJ long) (NN bitline)) (PP (IN into) (NP (CD two) (JJR shorter) (NNS segments))) (S (VP (VBG using) (NP (DT an) (NN isolation) (NN transistor)))) (, ,) (S (VP (VBG allowing) (S (NP (CD one) (NN segment)) (VP (TO to) (VP (VB be) (VP (VBN accessed) (PP (IN with) (NP (JJ reduced) (NN latency)))))))))))))) (. .))
(S (ADVP (JJ Second)) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (NP (DT a) (JJ fine-grained) (NNP DRAM) (NN latency) (NN reduction) (NN mechanism)) (, ,) (NP (NNP Adaptive-Latency) (NNP DRAM)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ optimizes) (NP (NNP DRAM) (NN latency)) (PP (IN for) (NP (NP (DT the) (JJ common) (NN operating) (NNS conditions)) (PP (IN for) (NP (JJ individual) (NNP DRAM) (NN module)))))))))) (. .))
(S (ADVP (NNP Third)) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (NP (DT a) (JJ new) (NN technique)) (, ,) (NP (NP (NNP Architectural-Variation-Aware) (NNP DRAM)) (PRN (-LRB- -LRB-) (NP (NNP AVA-DRAM)) (-RRB- -RRB-))) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ reduces) (NP (NNP DRAM) (NN latency)) (PP (IN at) (NP (JJ low) (NN cost))) (, ,) (PP (IN by) (S (VP (VBG profiling) (CC and) (VBG identifying) (NP (NP (RB only) (DT the) (ADJP (RB inherently) (JJR slower)) (NNS regions)) (PP (IN in) (NP (NNP DRAM)))) (S (VP (TO to) (VP (ADVP (RB dynamically)) (VB determine) (NP (NP (DT the) (JJS lowest) (NN latency)) (SBAR (S (NP (NNP DRAM)) (VP (MD can) (VP (VB operate) (PP (IN at)) (PP (IN without) (S (VP (VBG causing) (NP (NNS failures))))))))))))))))))))) (. .))
(S (NP (DT This) (NN dissertation)) (VP (VBZ provides) (NP (NP (DT a) (JJ detailed) (NN analysis)) (PP (IN of) (NP (NNP DRAM) (NN latency)))) (PP (IN by) (S (VP (VBG using) (NP (DT both) (NP (NP (JJ circuit-level) (NN simulation)) (PP (IN with) (NP (DT a) (JJ detailed) (NNP DRAM) (NN model)))) (CC and) (NP (NP (JJ FPGA-based) (NN profiling)) (PP (IN of) (NP (JJ real) (NNP DRAM) (NNS modules))))))))) (. .))
(S (NP (PRP$ Our) (NN latency) (NN analysis)) (VP (VBZ shows) (SBAR (IN that) (S (NP (PRP$ our) (JJ low) (NN latency) (NNP DRAM) (VBZ mechanisms)) (VP (JJ enable) (NP (JJ significant) (NN latency) (NNS reductions)) (, ,) (S (VP (VBG leading) (PP (TO to) (NP (NP (JJ large) (NN improvement)) (PP (IN in) (NP (DT both) (NP (NN system) (NN performance)) (CC and) (NP (NN energy) (NN efficiency)))))))))))) (. .))
