// Seed: 3395613448
module module_0 (
    input tri id_0,
    input wand id_1,
    input tri1 id_2,
    output wire id_3,
    input supply0 id_4,
    input supply0 id_5,
    output wor id_6,
    input supply0 id_7,
    output uwire id_8
);
  parameter id_10 = 1;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd15,
    parameter id_5 = 32'd27
) (
    input supply0 id_0,
    input tri0 id_1,
    output tri1 id_2,
    input tri0 _id_3
    , _id_5
);
  logic [1 'b0 : !  -1 'b0] id_6 = -1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2
  );
  assign id_2 = -1 - id_1;
  logic [id_5 : id_3] id_7 = id_3;
  assign id_5 = id_6;
  tri1 id_8 = 1;
  assign id_6 = -1;
endmodule
