// Seed: 3335412171
module module_0;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    output wire id_2,
    input wor id_3
    , id_15,
    input tri0 id_4,
    output supply1 id_5,
    output wor id_6,
    input supply1 id_7,
    input wire id_8,
    input wire id_9,
    output tri0 id_10,
    output supply0 id_11,
    input tri1 id_12,
    input wand id_13
    , id_16, id_17
);
  wire [-1 : 1] id_18;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output logic id_0,
    input supply0 id_1,
    input tri0 id_2,
    output supply1 id_3,
    input tri0 id_4,
    input uwire id_5,
    input supply1 id_6,
    input supply0 id_7,
    output logic id_8
);
  always @(-1 or negedge id_7) begin : LABEL_0
    if ({-1'b0, "" - 1 && -1'b0}) begin : LABEL_1
      $clog2(96);
      ;
    end else begin : LABEL_2
      id_8 = 1 <= 1 ? id_7 & id_6 : -1;
      SystemTFIdentifier(1'b0, id_5);
      id_8 <= id_5;
    end
    if (1'b0 !== 1) begin : LABEL_3
      SystemTFIdentifier;
    end else begin : LABEL_4
      id_8 <= -1;
      #(1'b0);
      SystemTFIdentifier(-1'd0 - id_3++, -1);
      id_8 <= 1;
      id_0 <= id_1 - 1;
      disable id_10;
    end
  end
  assign id_3 = -1;
  module_0 modCall_1 ();
  assign id_3 = id_7;
endmodule
