#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Mar 31 13:52:57 2023
# Process ID: 24440
# Current directory: D:/testCodes/5934_SoC/hw3_final/project_1/project_1.runs/design_1_mydisp_driver_0_0_synth_1
# Command line: vivado.exe -log design_1_mydisp_driver_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_mydisp_driver_0_0.tcl
# Log file: D:/testCodes/5934_SoC/hw3_final/project_1/project_1.runs/design_1_mydisp_driver_0_0_synth_1/design_1_mydisp_driver_0_0.vds
# Journal file: D:/testCodes/5934_SoC/hw3_final/project_1/project_1.runs/design_1_mydisp_driver_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_mydisp_driver_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/testCodes/5934_SoC/hw3_final/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2021.1/data/ip'.
Command: synth_design -top design_1_mydisp_driver_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22704
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1281.055 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_mydisp_driver_0_0' [d:/testCodes/5934_SoC/hw3_final/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_mydisp_driver_0_0/synth/design_1_mydisp_driver_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'mydisp_driver_v1_0' [d:/testCodes/5934_SoC/hw3_final/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3acc/hdl/mydisp_driver_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'mydisp_driver_v1_0_S00_AXI' [d:/testCodes/5934_SoC/hw3_final/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3acc/hdl/mydisp_driver_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'top' [d:/testCodes/5934_SoC/hw3_final/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3acc/src/top.v:10]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [d:/testCodes/5934_SoC/hw3_final/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3acc/src/vga_controller.v:21]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (1#1) [d:/testCodes/5934_SoC/hw3_final/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3acc/src/vga_controller.v:21]
INFO: [Synth 8-6157] synthesizing module 'pixel_gen_2p' [d:/testCodes/5934_SoC/hw3_final/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3acc/src/pixel_gen_2p.v:8]
INFO: [Synth 8-6157] synthesizing module 'enc_ascii_rom' [d:/testCodes/5934_SoC/hw3_final/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3acc/src/enc_ascii_rom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'enc_ascii_rom' (2#1) [d:/testCodes/5934_SoC/hw3_final/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3acc/src/enc_ascii_rom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pixel_gen_2p' (3#1) [d:/testCodes/5934_SoC/hw3_final/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3acc/src/pixel_gen_2p.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [d:/testCodes/5934_SoC/hw3_final/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3acc/src/top.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mydisp_driver_v1_0_S00_AXI' (5#1) [d:/testCodes/5934_SoC/hw3_final/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3acc/hdl/mydisp_driver_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mydisp_driver_v1_0' (6#1) [d:/testCodes/5934_SoC/hw3_final/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3acc/hdl/mydisp_driver_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mydisp_driver_0_0' (7#1) [d:/testCodes/5934_SoC/hw3_final/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_mydisp_driver_0_0/synth/design_1_mydisp_driver_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1281.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1281.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1281.055 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1281.055 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1281.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1281.055 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 1281.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 1281.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 1281.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 1281.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 6     
	   3 Input    3 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 8     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---ROMs : 
	                    ROMs := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   7 Input   32 Bit        Muxes := 6     
	   7 Input   12 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 1281.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------------------+--------------------------------------------------------------------------------+---------------+----------------+
|Module Name                | RTL Object                                                                     | Depth x Width | Implemented As | 
+---------------------------+--------------------------------------------------------------------------------+---------------+----------------+
|design_1_mydisp_driver_0_0 | inst/mydisp_driver_v1_0_S00_AXI_inst/my_disp/pg/player1_rom/score_rom_data_reg | 256x4         | Block RAM      | 
|design_1_mydisp_driver_0_0 | inst/mydisp_driver_v1_0_S00_AXI_inst/my_disp/pg/player2_rom/score_rom_data_reg | 256x4         | Block RAM      | 
+---------------------------+--------------------------------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 1281.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 1281.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/mydisp_driver_v1_0_S00_AXI_inst/my_disp/pg/player1_rom/score_rom_data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mydisp_driver_v1_0_S00_AXI_inst/my_disp/pg/player1_rom/score_rom_data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 1281.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 1281.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 1281.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 1281.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 1281.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 1281.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 1281.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    16|
|2     |LUT1     |     4|
|3     |LUT2     |    19|
|4     |LUT3     |    10|
|5     |LUT4     |    72|
|6     |LUT5     |    54|
|7     |LUT6     |   124|
|8     |MUXF7    |     1|
|9     |RAMB18E1 |     1|
|10    |FDCE     |    74|
|11    |FDRE     |   265|
|12    |FDSE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 1281.055 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:45 . Memory (MB): peak = 1281.055 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 1281.055 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1281.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1282.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1e4af69d
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:58 . Memory (MB): peak = 1282.152 ; gain = 1.098
INFO: [Common 17-1381] The checkpoint 'D:/testCodes/5934_SoC/hw3_final/project_1/project_1.runs/design_1_mydisp_driver_0_0_synth_1/design_1_mydisp_driver_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_mydisp_driver_0_0, cache-ID = a263ac34747ad13c
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/testCodes/5934_SoC/hw3_final/project_1/project_1.runs/design_1_mydisp_driver_0_0_synth_1/design_1_mydisp_driver_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_mydisp_driver_0_0_utilization_synth.rpt -pb design_1_mydisp_driver_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 13:54:11 2023...
