Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jan 12 08:04:53 2024
| Host         : lap180903 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3001)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1366)
5. checking no_input_delay (6)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3001)
---------------------------
 There are 65 register/latch pins with no clock driven by root clock pin: CD0/count_reg[1]/Q (HIGH)

 There are 301 register/latch pins with no clock driven by root clock pin: CD2/count_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: music/btSpeedGen/PWM_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/ball_size_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/ball_size_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/ball_size_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/ball_size_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/ball_size_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/ball_size_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/counter_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/counter_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/counter_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/counter_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/counter_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/counter_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/counter_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/counter_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/counter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/counter_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/s_0_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/s_1_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/s_2_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/s_3_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/s_4_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/s_5_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/s_6_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/s_7_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/s_8_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/s_9_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_0_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_0_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_0_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_0_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_0_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_0_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_0_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_0_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_0_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_0_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_0_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_0_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_1_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_1_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_1_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_1_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_1_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_1_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_1_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_1_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_1_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_1_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_1_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_1_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_2_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_2_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_2_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_2_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_2_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_2_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_2_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_2_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_2_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_2_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_2_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_2_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_3_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_3_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_3_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_3_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_3_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_3_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_3_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_3_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_3_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_3_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_3_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_3_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_4_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_4_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_4_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_4_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_4_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_4_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_4_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_4_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_4_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_4_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_4_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_4_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_5_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_5_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_5_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_5_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_5_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_5_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_5_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_5_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_5_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_5_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_5_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_5_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_6_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_6_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_6_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_6_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_6_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_6_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_6_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_6_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_6_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_6_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_6_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_6_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_7_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_7_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_7_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_7_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_7_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_7_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_7_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_7_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_7_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_7_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_7_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_7_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_8_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_8_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_8_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_8_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_8_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_8_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_8_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_8_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_8_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_8_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_8_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_8_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_9_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_9_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_9_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_9_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_9_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_9_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_9_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_9_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_9_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_9_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_9_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_9_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_pos_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_pos_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_pos_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_pos_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_pos_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_pos_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_pos_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_pos_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_pos_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_pos_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_pos_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/x_pos_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_0_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_0_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_0_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_0_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_0_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_0_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_0_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_0_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_0_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_0_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_0_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_0_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_1_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_1_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_1_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_1_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_1_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_1_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_1_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_1_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_1_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_1_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_1_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_1_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_2_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_2_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_2_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_2_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_2_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_2_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_2_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_2_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_2_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_2_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_2_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_2_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_3_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_3_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_3_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_3_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_3_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_3_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_3_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_3_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_3_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_3_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_3_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_3_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_4_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_4_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_4_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_4_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_4_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_4_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_4_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_4_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_4_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_4_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_4_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_4_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_5_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_5_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_5_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_5_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_5_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_5_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_5_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_5_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_5_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_5_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_5_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_5_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_6_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_6_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_6_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_6_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_6_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_6_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_6_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_6_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_6_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_6_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_6_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_6_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_7_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_7_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_7_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_7_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_7_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_7_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_7_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_7_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_7_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_7_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_7_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_7_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_8_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_8_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_8_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_8_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_8_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_8_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_8_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_8_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_8_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_8_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_8_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_8_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_9_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_9_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_9_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_9_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_9_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_9_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_9_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_9_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_9_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_9_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_9_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_9_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_pos_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_pos_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_pos_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_pos_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_pos_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_pos_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_pos_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_pos_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_pos_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_pos_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_pos_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: pc/y_pos_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1366)
---------------------------------------------------
 There are 1366 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.289        0.000                      0                  244        0.155        0.000                      0                  244        4.500        0.000                       0                   205  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.289        0.000                      0                  244        0.155        0.000                      0                  244        4.500        0.000                       0                   205  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.289ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 3.193ns (55.446%)  route 2.566ns (44.554%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.626     5.147    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  music/btSpeedGen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  music/btSpeedGen/count_reg[15]/Q
                         net (fo=5, routed)           1.002     6.667    music/btSpeedGen/count_reg[15]
    SLICE_X0Y54          LUT2 (Prop_lut2_I0_O)        0.124     6.791 r  music/btSpeedGen/count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.791    music/btSpeedGen/count1_carry__0_i_7__0_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.341 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.341    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.455 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.455    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.612 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.563     9.176    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.329     9.505 r  music/btSpeedGen/count[0]_i_2/O
                         net (fo=1, routed)           0.000     9.505    music/btSpeedGen/count[0]_i_2_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.881 r  music/btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.881    music/btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.998    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.115 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.232 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.232    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.349 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.466 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.466    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.583 r  music/btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.583    music/btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.906 r  music/btSpeedGen/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.906    music/btSpeedGen/count_reg[28]_i_1_n_6
    SLICE_X2Y58          FDCE                                         r  music/btSpeedGen/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.508    14.849    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  music/btSpeedGen/count_reg[29]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X2Y58          FDCE (Setup_fdce_C_D)        0.109    15.195    music/btSpeedGen/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.906    
  -------------------------------------------------------------------
                         slack                                  4.289    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.751ns  (logic 3.185ns (55.384%)  route 2.566ns (44.616%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.626     5.147    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  music/btSpeedGen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  music/btSpeedGen/count_reg[15]/Q
                         net (fo=5, routed)           1.002     6.667    music/btSpeedGen/count_reg[15]
    SLICE_X0Y54          LUT2 (Prop_lut2_I0_O)        0.124     6.791 r  music/btSpeedGen/count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.791    music/btSpeedGen/count1_carry__0_i_7__0_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.341 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.341    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.455 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.455    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.612 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.563     9.176    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.329     9.505 r  music/btSpeedGen/count[0]_i_2/O
                         net (fo=1, routed)           0.000     9.505    music/btSpeedGen/count[0]_i_2_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.881 r  music/btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.881    music/btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.998    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.115 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.232 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.232    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.349 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.466 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.466    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.583 r  music/btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.583    music/btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.898 r  music/btSpeedGen/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.898    music/btSpeedGen/count_reg[28]_i_1_n_4
    SLICE_X2Y58          FDCE                                         r  music/btSpeedGen/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.508    14.849    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  music/btSpeedGen/count_reg[31]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X2Y58          FDCE (Setup_fdce_C_D)        0.109    15.195    music/btSpeedGen/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.898    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 3.109ns (54.786%)  route 2.566ns (45.214%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.626     5.147    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  music/btSpeedGen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  music/btSpeedGen/count_reg[15]/Q
                         net (fo=5, routed)           1.002     6.667    music/btSpeedGen/count_reg[15]
    SLICE_X0Y54          LUT2 (Prop_lut2_I0_O)        0.124     6.791 r  music/btSpeedGen/count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.791    music/btSpeedGen/count1_carry__0_i_7__0_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.341 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.341    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.455 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.455    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.612 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.563     9.176    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.329     9.505 r  music/btSpeedGen/count[0]_i_2/O
                         net (fo=1, routed)           0.000     9.505    music/btSpeedGen/count[0]_i_2_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.881 r  music/btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.881    music/btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.998    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.115 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.232 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.232    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.349 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.466 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.466    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.583 r  music/btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.583    music/btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.822 r  music/btSpeedGen/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.822    music/btSpeedGen/count_reg[28]_i_1_n_5
    SLICE_X2Y58          FDCE                                         r  music/btSpeedGen/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.508    14.849    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  music/btSpeedGen/count_reg[30]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X2Y58          FDCE (Setup_fdce_C_D)        0.109    15.195    music/btSpeedGen/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.393ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 3.089ns (54.626%)  route 2.566ns (45.374%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.626     5.147    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  music/btSpeedGen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  music/btSpeedGen/count_reg[15]/Q
                         net (fo=5, routed)           1.002     6.667    music/btSpeedGen/count_reg[15]
    SLICE_X0Y54          LUT2 (Prop_lut2_I0_O)        0.124     6.791 r  music/btSpeedGen/count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.791    music/btSpeedGen/count1_carry__0_i_7__0_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.341 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.341    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.455 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.455    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.612 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.563     9.176    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.329     9.505 r  music/btSpeedGen/count[0]_i_2/O
                         net (fo=1, routed)           0.000     9.505    music/btSpeedGen/count[0]_i_2_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.881 r  music/btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.881    music/btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.998    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.115 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.232 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.232    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.349 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.466 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.466    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.583 r  music/btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.583    music/btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.802 r  music/btSpeedGen/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.802    music/btSpeedGen/count_reg[28]_i_1_n_7
    SLICE_X2Y58          FDCE                                         r  music/btSpeedGen/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.508    14.849    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  music/btSpeedGen/count_reg[28]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X2Y58          FDCE (Setup_fdce_C_D)        0.109    15.195    music/btSpeedGen/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.802    
  -------------------------------------------------------------------
                         slack                                  4.393    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 3.076ns (54.522%)  route 2.566ns (45.478%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.626     5.147    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  music/btSpeedGen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  music/btSpeedGen/count_reg[15]/Q
                         net (fo=5, routed)           1.002     6.667    music/btSpeedGen/count_reg[15]
    SLICE_X0Y54          LUT2 (Prop_lut2_I0_O)        0.124     6.791 r  music/btSpeedGen/count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.791    music/btSpeedGen/count1_carry__0_i_7__0_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.341 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.341    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.455 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.455    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.612 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.563     9.176    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.329     9.505 r  music/btSpeedGen/count[0]_i_2/O
                         net (fo=1, routed)           0.000     9.505    music/btSpeedGen/count[0]_i_2_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.881 r  music/btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.881    music/btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.998    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.115 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.232 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.232    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.349 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.466 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.466    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.789 r  music/btSpeedGen/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.789    music/btSpeedGen/count_reg[24]_i_1_n_6
    SLICE_X2Y57          FDCE                                         r  music/btSpeedGen/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.508    14.849    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y57          FDCE                                         r  music/btSpeedGen/count_reg[25]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X2Y57          FDCE (Setup_fdce_C_D)        0.109    15.195    music/btSpeedGen/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.789    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 3.068ns (54.457%)  route 2.566ns (45.543%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.626     5.147    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  music/btSpeedGen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  music/btSpeedGen/count_reg[15]/Q
                         net (fo=5, routed)           1.002     6.667    music/btSpeedGen/count_reg[15]
    SLICE_X0Y54          LUT2 (Prop_lut2_I0_O)        0.124     6.791 r  music/btSpeedGen/count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.791    music/btSpeedGen/count1_carry__0_i_7__0_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.341 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.341    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.455 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.455    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.612 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.563     9.176    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.329     9.505 r  music/btSpeedGen/count[0]_i_2/O
                         net (fo=1, routed)           0.000     9.505    music/btSpeedGen/count[0]_i_2_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.881 r  music/btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.881    music/btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.998    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.115 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.232 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.232    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.349 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.466 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.466    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.781 r  music/btSpeedGen/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.781    music/btSpeedGen/count_reg[24]_i_1_n_4
    SLICE_X2Y57          FDCE                                         r  music/btSpeedGen/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.508    14.849    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y57          FDCE                                         r  music/btSpeedGen/count_reg[27]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X2Y57          FDCE (Setup_fdce_C_D)        0.109    15.195    music/btSpeedGen/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  4.414    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.558ns  (logic 2.992ns (53.835%)  route 2.566ns (46.166%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.626     5.147    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  music/btSpeedGen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  music/btSpeedGen/count_reg[15]/Q
                         net (fo=5, routed)           1.002     6.667    music/btSpeedGen/count_reg[15]
    SLICE_X0Y54          LUT2 (Prop_lut2_I0_O)        0.124     6.791 r  music/btSpeedGen/count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.791    music/btSpeedGen/count1_carry__0_i_7__0_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.341 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.341    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.455 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.455    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.612 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.563     9.176    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.329     9.505 r  music/btSpeedGen/count[0]_i_2/O
                         net (fo=1, routed)           0.000     9.505    music/btSpeedGen/count[0]_i_2_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.881 r  music/btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.881    music/btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.998    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.115 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.232 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.232    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.349 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.466 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.466    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.705 r  music/btSpeedGen/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.705    music/btSpeedGen/count_reg[24]_i_1_n_5
    SLICE_X2Y57          FDCE                                         r  music/btSpeedGen/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.508    14.849    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y57          FDCE                                         r  music/btSpeedGen/count_reg[26]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X2Y57          FDCE (Setup_fdce_C_D)        0.109    15.195    music/btSpeedGen/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.705    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.510ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 2.972ns (53.668%)  route 2.566ns (46.332%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.626     5.147    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  music/btSpeedGen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  music/btSpeedGen/count_reg[15]/Q
                         net (fo=5, routed)           1.002     6.667    music/btSpeedGen/count_reg[15]
    SLICE_X0Y54          LUT2 (Prop_lut2_I0_O)        0.124     6.791 r  music/btSpeedGen/count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.791    music/btSpeedGen/count1_carry__0_i_7__0_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.341 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.341    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.455 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.455    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.612 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.563     9.176    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.329     9.505 r  music/btSpeedGen/count[0]_i_2/O
                         net (fo=1, routed)           0.000     9.505    music/btSpeedGen/count[0]_i_2_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.881 r  music/btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.881    music/btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.998    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.115 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.232 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.232    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.349 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.466 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.466    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.685 r  music/btSpeedGen/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.685    music/btSpeedGen/count_reg[24]_i_1_n_7
    SLICE_X2Y57          FDCE                                         r  music/btSpeedGen/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.508    14.849    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y57          FDCE                                         r  music/btSpeedGen/count_reg[24]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X2Y57          FDCE (Setup_fdce_C_D)        0.109    15.195    music/btSpeedGen/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                  4.510    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.525ns  (logic 2.959ns (53.559%)  route 2.566ns (46.441%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.626     5.147    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  music/btSpeedGen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  music/btSpeedGen/count_reg[15]/Q
                         net (fo=5, routed)           1.002     6.667    music/btSpeedGen/count_reg[15]
    SLICE_X0Y54          LUT2 (Prop_lut2_I0_O)        0.124     6.791 r  music/btSpeedGen/count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.791    music/btSpeedGen/count1_carry__0_i_7__0_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.341 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.341    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.455 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.455    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.612 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.563     9.176    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.329     9.505 r  music/btSpeedGen/count[0]_i_2/O
                         net (fo=1, routed)           0.000     9.505    music/btSpeedGen/count[0]_i_2_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.881 r  music/btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.881    music/btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.998    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.115 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.232 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.232    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.349 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.672 r  music/btSpeedGen/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.672    music/btSpeedGen/count_reg[20]_i_1_n_6
    SLICE_X2Y56          FDCE                                         r  music/btSpeedGen/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.509    14.850    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y56          FDCE                                         r  music/btSpeedGen/count_reg[21]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y56          FDCE (Setup_fdce_C_D)        0.109    15.196    music/btSpeedGen/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.532ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 2.951ns (53.491%)  route 2.566ns (46.509%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.626     5.147    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  music/btSpeedGen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  music/btSpeedGen/count_reg[15]/Q
                         net (fo=5, routed)           1.002     6.667    music/btSpeedGen/count_reg[15]
    SLICE_X0Y54          LUT2 (Prop_lut2_I0_O)        0.124     6.791 r  music/btSpeedGen/count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.791    music/btSpeedGen/count1_carry__0_i_7__0_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.341 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.341    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.455 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.455    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.612 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.563     9.176    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.329     9.505 r  music/btSpeedGen/count[0]_i_2/O
                         net (fo=1, routed)           0.000     9.505    music/btSpeedGen/count[0]_i_2_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.881 r  music/btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.881    music/btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.998 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.998    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.115 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.232 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.232    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.349 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.664 r  music/btSpeedGen/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.664    music/btSpeedGen/count_reg[20]_i_1_n_4
    SLICE_X2Y56          FDCE                                         r  music/btSpeedGen/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.509    14.850    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X2Y56          FDCE                                         r  music/btSpeedGen/count_reg[23]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y56          FDCE (Setup_fdce_C_D)        0.109    15.196    music/btSpeedGen/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -10.664    
  -------------------------------------------------------------------
                         slack                                  4.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 key_de/inst/inst/key_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.561     1.444    key_de/inst/inst/clk
    SLICE_X43Y55         FDCE                                         r  key_de/inst/inst/key_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  key_de/inst/inst/key_in_reg[6]/Q
                         net (fo=2, routed)           0.103     1.688    key_de/key_in[6]
    SLICE_X42Y55         LUT2 (Prop_lut2_I1_O)        0.045     1.733 r  key_de/key[6]_i_1/O
                         net (fo=1, routed)           0.000     1.733    key_de/next_key0_in[6]
    SLICE_X42Y55         FDCE                                         r  key_de/key_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.831     1.958    key_de/clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  key_de/key_reg[6]/C
                         clock pessimism             -0.501     1.457    
    SLICE_X42Y55         FDCE (Hold_fdce_C_D)         0.121     1.578    key_de/key_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.111%)  route 0.095ns (33.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.561     1.444    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X36Y56         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.095     1.681    key_de/inst/inst/Ps2Interface_i/clk_count[3]
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.045     1.726 r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_i_1/O
                         net (fo=1, routed)           0.000     1.726    key_de/inst/inst/Ps2Interface_i/ps2_clk_s_i_1_n_0
    SLICE_X37Y56         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.829     1.957    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X37Y56         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism             -0.500     1.457    
    SLICE_X37Y56         FDPE (Hold_fdpe_C_D)         0.092     1.549    key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 key_de/op/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.248%)  route 0.138ns (39.752%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.561     1.444    key_de/op/clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  key_de/op/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  key_de/op/signal_single_pulse_reg/Q
                         net (fo=3, routed)           0.138     1.746    key_de/op/pulse_been_ready
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.045     1.791 r  key_de/op/key_down[28]_i_1/O
                         net (fo=1, routed)           0.000     1.791    key_de/op_n_2
    SLICE_X42Y53         FDCE                                         r  key_de/key_down_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.831     1.958    key_de/clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  key_de/key_down_reg[28]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X42Y53         FDCE (Hold_fdce_C_D)         0.121     1.601    key_de/key_down_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 key_de/inst/inst/key_in_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.666%)  route 0.119ns (36.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.561     1.444    key_de/inst/inst/clk
    SLICE_X42Y56         FDCE                                         r  key_de/inst/inst/key_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  key_de/inst/inst/key_in_reg[0]/Q
                         net (fo=2, routed)           0.119     1.728    key_de/key_in[0]
    SLICE_X42Y55         LUT2 (Prop_lut2_I1_O)        0.045     1.773 r  key_de/key[0]_i_1/O
                         net (fo=1, routed)           0.000     1.773    key_de/next_key0_in[0]
    SLICE_X42Y55         FDCE                                         r  key_de/key_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.831     1.958    key_de/clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  key_de/key_reg[0]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X42Y55         FDCE (Hold_fdce_C_D)         0.121     1.581    key_de/key_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/err_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.393%)  route 0.138ns (42.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.560     1.443    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X41Y57         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  key_de/inst/inst/Ps2Interface_i/err_reg/Q
                         net (fo=6, routed)           0.138     1.722    key_de/inst/inst/Ps2Interface_i/err_reg_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I0_O)        0.045     1.767 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.767    key_de/inst/inst/Ps2Interface_i_n_17
    SLICE_X44Y57         FDPE                                         r  key_de/inst/inst/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.831     1.958    key_de/inst/inst/clk
    SLICE_X44Y57         FDPE                                         r  key_de/inst/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X44Y57         FDPE (Hold_fdpe_C_D)         0.091     1.571    key_de/inst/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 key_de/inst/inst/tx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/frame_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.189ns (51.438%)  route 0.178ns (48.562%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.561     1.444    key_de/inst/inst/clk
    SLICE_X45Y57         FDCE                                         r  key_de/inst/inst/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  key_de/inst/inst/tx_data_reg[1]/Q
                         net (fo=5, routed)           0.178     1.764    key_de/inst/inst/Ps2Interface_i/frame_reg[4]_0[0]
    SLICE_X42Y58         LUT4 (Prop_lut4_I0_O)        0.048     1.812 r  key_de/inst/inst/Ps2Interface_i/frame[3]_i_1/O
                         net (fo=1, routed)           0.000     1.812    key_de/inst/inst/Ps2Interface_i/frame[3]_i_1_n_0
    SLICE_X42Y58         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.830     1.957    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X42Y58         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[3]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X42Y58         FDCE (Hold_fdce_C_D)         0.131     1.610    key_de/inst/inst/Ps2Interface_i/frame_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.087%)  route 0.141ns (49.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.560     1.443    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X43Y58         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/Q
                         net (fo=3, routed)           0.141     1.725    key_de/inst/inst/rx_data[0]
    SLICE_X42Y56         FDCE                                         r  key_de/inst/inst/key_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.831     1.958    key_de/inst/inst/clk
    SLICE_X42Y56         FDCE                                         r  key_de/inst/inst/key_in_reg[0]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X42Y56         FDCE (Hold_fdce_C_D)         0.059     1.519    key_de/inst/inst/key_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 key_de/key_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[90]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.964%)  route 0.134ns (39.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.561     1.444    key_de/clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  key_de/key_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  key_de/key_reg[6]/Q
                         net (fo=3, routed)           0.134     1.742    key_de/op/Q[0]
    SLICE_X42Y53         LUT6 (Prop_lut6_I1_O)        0.045     1.787 r  key_de/op/key_down[90]_i_1/O
                         net (fo=1, routed)           0.000     1.787    key_de/op_n_0
    SLICE_X42Y53         FDCE                                         r  key_de/key_down_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.831     1.958    key_de/clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  key_de/key_down_reg[90]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X42Y53         FDCE (Hold_fdce_C_D)         0.121     1.581    key_de/key_down_reg[90]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.148ns (62.441%)  route 0.089ns (37.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.560     1.443    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X42Y58         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDCE (Prop_fdce_C_Q)         0.148     1.591 r  key_de/inst/inst/Ps2Interface_i/frame_reg[5]/Q
                         net (fo=3, routed)           0.089     1.680    key_de/inst/inst/Ps2Interface_i/p_0_in[4]
    SLICE_X43Y58         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.830     1.957    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X43Y58         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[4]/C
                         clock pessimism             -0.501     1.456    
    SLICE_X43Y58         FDCE (Hold_fdce_C_D)         0.018     1.474    key_de/inst/inst/Ps2Interface_i/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 key_de/inst/inst/tx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/frame_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.760%)  route 0.180ns (49.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.561     1.444    key_de/inst/inst/clk
    SLICE_X45Y57         FDCE                                         r  key_de/inst/inst/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  key_de/inst/inst/tx_data_reg[1]/Q
                         net (fo=5, routed)           0.180     1.766    key_de/inst/inst/Ps2Interface_i/frame_reg[4]_0[0]
    SLICE_X42Y57         LUT5 (Prop_lut5_I2_O)        0.045     1.811 r  key_de/inst/inst/Ps2Interface_i/frame[9]_i_1/O
                         net (fo=1, routed)           0.000     1.811    key_de/inst/inst/Ps2Interface_i/frame[9]_i_1_n_0
    SLICE_X42Y57         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.830     1.957    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X42Y57         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[9]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X42Y57         FDCE (Hold_fdce_C_D)         0.121     1.600    key_de/inst/inst/Ps2Interface_i/frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y56    music/btSpeedGen/PWM_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y51    music/btSpeedGen/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y53    music/btSpeedGen/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y53    music/btSpeedGen/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y54    music/btSpeedGen/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y54    music/btSpeedGen/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y54    music/btSpeedGen/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y54    music/btSpeedGen/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y55    music/btSpeedGen/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   CD0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   CD0/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   CD2/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   CD2/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   CD2/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   CD2/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   CD2/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   CD2/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   CD2/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   CD2/count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56    music/btSpeedGen/PWM_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y53    music/btSpeedGen/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y53    music/btSpeedGen/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54    music/btSpeedGen/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54    music/btSpeedGen/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54    music/btSpeedGen/count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54    music/btSpeedGen/count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55    music/btSpeedGen/count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55    music/btSpeedGen/count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55    music/btSpeedGen/count_reg[18]/C



