$date
  Thu Dec 11 12:57:37 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_encoder_4x2 $end
$var reg 4 ! s[3:0] $end
$var reg 2 " y[1:0] $end
$scope module uut $end
$var reg 4 # s[3:0] $end
$var reg 2 $ y[1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0001 !
b00 "
b0001 #
b00 $
#100
b0010 !
b01 "
b0010 #
b01 $
#200
b0100 !
b10 "
b0100 #
b10 $
#300
b1000 !
b11 "
b1000 #
b11 $
#400
