## Hi there ðŸ‘‹ I'm Sudarshan Ghorode

Welcome to my GitHub profile! I'm passionate about electronics, coding, and constantly learning new things. Here's a bit about me:

- ðŸ”­ Iâ€™m currently studying at: **IIIT-B** â€“ as PG Diploma student in VLSI Domain
- ðŸŒ± Iâ€™m currently learning: **VLSI Design**, **Verilog/SystemVerilog**, and exploring **RTL based roles**.
- ðŸ‘¯ Iâ€™m looking to collaborate on: **Open-source hardware**, **FPGA-based projects**, and **efficient numerical systems like Posit**.
- ðŸ’¬ Ask me about: **VLSI Design**, **Digital & Analog Systems**, or anything electronics-related!
- ðŸ“« How to reach me: [Email](mailto:sudarshanghorode15.email@example.com) | [LinkedIn](https://www.linkedin.com/in/sudarshan-p-ghorode-85681926b/)  
- ðŸ˜„ Pronouns: He/Him
- âš¡ Fun fact: I believe in building smarter hardware to solve real-world problems efficiently.

---

### ðŸ”§ Tech Stack
- Languages: `C`, `Python`, `Verilog`, `SystemVerilog`
- Tools: `ModelSim`, `Vivado`, `Cadence`, `ngspice`,`EDA Playground` 
- Interests: `VLSI`, `Digital Design`, `Computer Architecture`, `Numerical Systems`,`VLSI Design & Verification`

---

Thanks for visiting! Feel free to check out my repositories and projects. Letâ€™s connect and build something awesome together! ðŸš€
