
SPI_FullDuplex_ComDMA_Slave.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e34  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000114  08005014  08005014  00006014  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005128  08005128  0000b070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005128  08005128  00006128  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005130  08005130  0000b070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005130  08005130  00006130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005134  08005134  00006134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00004070  20000000  08005138  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000042e0  20004070  080091a8  0000b070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20008350  080091a8  0000b350  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b070  2**0
                  CONTENTS, READONLY
 12 .debug_line   0000b157  00000000  00000000  0000b0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line_str 00000083  00000000  00000000  000161f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   00009b12  00000000  00000000  0001627a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001dab  00000000  00000000  0001fd8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000009c8  00000000  00000000  00021b38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000ed2d9  00000000  00000000  00022500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00000749  00000000  00000000  0010f7d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00025fa1  00000000  00000000  0010ff22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00135ec3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003158  00000000  00000000  00135f08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20004070 	.word	0x20004070
 80001fc:	00000000 	.word	0x00000000
 8000200:	08004ffc 	.word	0x08004ffc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20004074 	.word	0x20004074
 800021c:	08004ffc 	.word	0x08004ffc

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002c0:	480d      	ldr	r0, [pc, #52]	@ (80002f8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002c2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002c4:	480d      	ldr	r0, [pc, #52]	@ (80002fc <LoopForever+0x6>)
  ldr r1, =_edata
 80002c6:	490e      	ldr	r1, [pc, #56]	@ (8000300 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002c8:	4a0e      	ldr	r2, [pc, #56]	@ (8000304 <LoopForever+0xe>)
  movs r3, #0
 80002ca:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80002cc:	e002      	b.n	80002d4 <LoopCopyDataInit>

080002ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002d2:	3304      	adds	r3, #4

080002d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002d8:	d3f9      	bcc.n	80002ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002da:	4a0b      	ldr	r2, [pc, #44]	@ (8000308 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002dc:	4c0b      	ldr	r4, [pc, #44]	@ (800030c <LoopForever+0x16>)
  movs r3, #0
 80002de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002e0:	e001      	b.n	80002e6 <LoopFillZerobss>

080002e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002e4:	3204      	adds	r2, #4

080002e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002e8:	d3fb      	bcc.n	80002e2 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80002ea:	f000 fe39 	bl	8000f60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80002ee:	f003 fe8b 	bl	8004008 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80002f2:	f000 f9df 	bl	80006b4 <main>

080002f6 <LoopForever>:

LoopForever:
    b LoopForever
 80002f6:	e7fe      	b.n	80002f6 <LoopForever>
  ldr   r0, =_estack
 80002f8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000300:	20004070 	.word	0x20004070
  ldr r2, =_sidata
 8000304:	08005138 	.word	0x08005138
  ldr r2, =_sbss
 8000308:	20004070 	.word	0x20004070
  ldr r4, =_ebss
 800030c:	20008350 	.word	0x20008350

08000310 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000310:	e7fe      	b.n	8000310 <ADC1_2_IRQHandler>

08000312 <cal_crc>:


inline uint16_t cal_crc(const uint8_t *pBuffer,int pSize);

uint16_t cal_crc(const uint8_t *pBuffer,int pSize)
{
 8000312:	b480      	push	{r7}
 8000314:	b085      	sub	sp, #20
 8000316:	af00      	add	r7, sp, #0
 8000318:	6078      	str	r0, [r7, #4]
 800031a:	6039      	str	r1, [r7, #0]
	uint16_t crc = 0xFFFF;
 800031c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000320:	81fb      	strh	r3, [r7, #14]
	for(int x=0;x<pSize;x++)
 8000322:	2300      	movs	r3, #0
 8000324:	60bb      	str	r3, [r7, #8]
 8000326:	e00b      	b.n	8000340 <cal_crc+0x2e>
	{
		crc -= (uint8_t)*pBuffer;
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	781b      	ldrb	r3, [r3, #0]
 800032c:	461a      	mov	r2, r3
 800032e:	89fb      	ldrh	r3, [r7, #14]
 8000330:	1a9b      	subs	r3, r3, r2
 8000332:	81fb      	strh	r3, [r7, #14]
		pBuffer++;
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	3301      	adds	r3, #1
 8000338:	607b      	str	r3, [r7, #4]
	for(int x=0;x<pSize;x++)
 800033a:	68bb      	ldr	r3, [r7, #8]
 800033c:	3301      	adds	r3, #1
 800033e:	60bb      	str	r3, [r7, #8]
 8000340:	68ba      	ldr	r2, [r7, #8]
 8000342:	683b      	ldr	r3, [r7, #0]
 8000344:	429a      	cmp	r2, r3
 8000346:	dbef      	blt.n	8000328 <cal_crc+0x16>
	}

	return crc;
 8000348:	89fb      	ldrh	r3, [r7, #14]
}
 800034a:	4618      	mov	r0, r3
 800034c:	3714      	adds	r7, #20
 800034e:	46bd      	mov	sp, r7
 8000350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000354:	4770      	bx	lr
	...

08000358 <Process_Buffer>:
	uint16_t crc;
}SPI_Transfer_Base_t;
#pragma pack(pop)

uint16_t Process_Buffer()
{
 8000358:	b580      	push	{r7, lr}
 800035a:	b086      	sub	sp, #24
 800035c:	af00      	add	r7, sp, #0
	// all good!
	SPI_Transfer_Status.Process.Begin_Counter++;
 800035e:	4b30      	ldr	r3, [pc, #192]	@ (8000420 <Process_Buffer+0xc8>)
 8000360:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000362:	3301      	adds	r3, #1
 8000364:	4a2e      	ldr	r2, [pc, #184]	@ (8000420 <Process_Buffer+0xc8>)
 8000366:	6293      	str	r3, [r2, #40]	@ 0x28

	SPI_Transfer_Base_t *packet = (SPI_Transfer_Base_t *)aRxBuffer;
 8000368:	4b2e      	ldr	r3, [pc, #184]	@ (8000424 <Process_Buffer+0xcc>)
 800036a:	60fb      	str	r3, [r7, #12]

	uint16_t Errors=0;
 800036c:	2300      	movs	r3, #0
 800036e:	82fb      	strh	r3, [r7, #22]
	int Length_Ok=0;
 8000370:	2300      	movs	r3, #0
 8000372:	613b      	str	r3, [r7, #16]
	int CRC_Ok=0;
 8000374:	2300      	movs	r3, #0
 8000376:	60bb      	str	r3, [r7, #8]

	if(packet->payload.length>sizeof(SPI_Transfer_Base_t))
 8000378:	68fb      	ldr	r3, [r7, #12]
 800037a:	881b      	ldrh	r3, [r3, #0]
 800037c:	b29b      	uxth	r3, r3
 800037e:	f640 6205 	movw	r2, #3589	@ 0xe05
 8000382:	4293      	cmp	r3, r2
 8000384:	d907      	bls.n	8000396 <Process_Buffer+0x3e>
	{
		Errors=0x0001;
 8000386:	2301      	movs	r3, #1
 8000388:	82fb      	strh	r3, [r7, #22]
		SPI_Transfer_Status.Process.Length_Max_Error++;
 800038a:	4b25      	ldr	r3, [pc, #148]	@ (8000420 <Process_Buffer+0xc8>)
 800038c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800038e:	3301      	adds	r3, #1
 8000390:	4a23      	ldr	r2, [pc, #140]	@ (8000420 <Process_Buffer+0xc8>)
 8000392:	6313      	str	r3, [r2, #48]	@ 0x30
 8000394:	e018      	b.n	80003c8 <Process_Buffer+0x70>
	}
	else
	{
		int bytes_rx_in_DMA = SPI_TX_RX_BUFFERSIZE - hspi1.hdmarx->Instance->CNDTR;
 8000396:	4b24      	ldr	r3, [pc, #144]	@ (8000428 <Process_Buffer+0xd0>)
 8000398:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	685b      	ldr	r3, [r3, #4]
 800039e:	f5c3 4380 	rsb	r3, r3, #16384	@ 0x4000
 80003a2:	607b      	str	r3, [r7, #4]
		if(packet->payload.length == (bytes_rx_in_DMA)-2)
 80003a4:	68fb      	ldr	r3, [r7, #12]
 80003a6:	881b      	ldrh	r3, [r3, #0]
 80003a8:	b29b      	uxth	r3, r3
 80003aa:	461a      	mov	r2, r3
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	3b02      	subs	r3, #2
 80003b0:	429a      	cmp	r2, r3
 80003b2:	d102      	bne.n	80003ba <Process_Buffer+0x62>
		{
			Length_Ok=1;
 80003b4:	2301      	movs	r3, #1
 80003b6:	613b      	str	r3, [r7, #16]
 80003b8:	e006      	b.n	80003c8 <Process_Buffer+0x70>
		}
		else
		{
			Errors=0x0002;
 80003ba:	2302      	movs	r3, #2
 80003bc:	82fb      	strh	r3, [r7, #22]
			SPI_Transfer_Status.Process.Length_DMA_Count_Error++;
 80003be:	4b18      	ldr	r3, [pc, #96]	@ (8000420 <Process_Buffer+0xc8>)
 80003c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80003c2:	3301      	adds	r3, #1
 80003c4:	4a16      	ldr	r2, [pc, #88]	@ (8000420 <Process_Buffer+0xc8>)
 80003c6:	6353      	str	r3, [r2, #52]	@ 0x34
		}
	}


	if(Length_Ok)
 80003c8:	693b      	ldr	r3, [r7, #16]
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d01d      	beq.n	800040a <Process_Buffer+0xb2>
	{
		// ok packet length rx'f matches the DMA counter
		uint16_t rx_crc = cal_crc((uint8_t*)&packet->payload,packet->payload.length);
 80003ce:	68fa      	ldr	r2, [r7, #12]
 80003d0:	68fb      	ldr	r3, [r7, #12]
 80003d2:	881b      	ldrh	r3, [r3, #0]
 80003d4:	b29b      	uxth	r3, r3
 80003d6:	4619      	mov	r1, r3
 80003d8:	4610      	mov	r0, r2
 80003da:	f7ff ff9a 	bl	8000312 <cal_crc>
 80003de:	4603      	mov	r3, r0
 80003e0:	807b      	strh	r3, [r7, #2]

		if(packet->crc == rx_crc)
 80003e2:	68fb      	ldr	r3, [r7, #12]
 80003e4:	f8b3 3e03 	ldrh.w	r3, [r3, #3587]	@ 0xe03
 80003e8:	b29b      	uxth	r3, r3
 80003ea:	887a      	ldrh	r2, [r7, #2]
 80003ec:	429a      	cmp	r2, r3
 80003ee:	d107      	bne.n	8000400 <Process_Buffer+0xa8>
		{
			CRC_Ok=1;
 80003f0:	2301      	movs	r3, #1
 80003f2:	60bb      	str	r3, [r7, #8]
			SPI_Transfer_Status.Process.CRC_OK_Counter++;
 80003f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000420 <Process_Buffer+0xc8>)
 80003f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80003f8:	3301      	adds	r3, #1
 80003fa:	4a09      	ldr	r2, [pc, #36]	@ (8000420 <Process_Buffer+0xc8>)
 80003fc:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80003fe:	e004      	b.n	800040a <Process_Buffer+0xb2>
		}
		else
		{
			SPI_Transfer_Status.Process.CRC_Error_Counter++;
 8000400:	4b07      	ldr	r3, [pc, #28]	@ (8000420 <Process_Buffer+0xc8>)
 8000402:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000404:	3301      	adds	r3, #1
 8000406:	4a06      	ldr	r2, [pc, #24]	@ (8000420 <Process_Buffer+0xc8>)
 8000408:	6393      	str	r3, [r2, #56]	@ 0x38
		}
	}

	SPI_Transfer_Status.Process.End_Counter++;
 800040a:	4b05      	ldr	r3, [pc, #20]	@ (8000420 <Process_Buffer+0xc8>)
 800040c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800040e:	3301      	adds	r3, #1
 8000410:	4a03      	ldr	r2, [pc, #12]	@ (8000420 <Process_Buffer+0xc8>)
 8000412:	62d3      	str	r3, [r2, #44]	@ 0x2c

	return Errors;
 8000414:	8afb      	ldrh	r3, [r7, #22]
}
 8000416:	4618      	mov	r0, r3
 8000418:	3718      	adds	r7, #24
 800041a:	46bd      	mov	sp, r7
 800041c:	bd80      	pop	{r7, pc}
 800041e:	bf00      	nop
 8000420:	200081b4 	.word	0x200081b4
 8000424:	200041b0 	.word	0x200041b0
 8000428:	2000408c 	.word	0x2000408c

0800042c <SPI1_TEST_SEND>:

HAL_StatusTypeDef SPI1_TEST_SEND(int pRandom)
{
 800042c:	b590      	push	{r4, r7, lr}
 800042e:	f6ad 6d1c 	subw	sp, sp, #3612	@ 0xe1c
 8000432:	af00      	add	r7, sp, #0
 8000434:	f607 6318 	addw	r3, r7, #3608	@ 0xe18
 8000438:	f6a3 6314 	subw	r3, r3, #3604	@ 0xe14
 800043c:	6018      	str	r0, [r3, #0]

	HAL_GPIO_WritePin(SPI1_Process_DBG_PORT, SPI1_Process_DBG_D1_PIN, GPIO_PIN_SET); // SPI1_TEST_SEND started
 800043e:	2201      	movs	r2, #1
 8000440:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000444:	485e      	ldr	r0, [pc, #376]	@ (80005c0 <SPI1_TEST_SEND+0x194>)
 8000446:	f001 fdb9 	bl	8001fbc <HAL_GPIO_WritePin>
	static uint32_t tx_counter;
	//memset(aRxBuffer,0xFF,sizeof(aRxBuffer));
	//memset(aTxBuffer,0,sizeof(aTxBuffer));

	SPI_Transfer_Base_t packet = {};
 800044a:	f607 6318 	addw	r3, r7, #3608	@ 0xe18
 800044e:	f6a3 630c 	subw	r3, r3, #3596	@ 0xe0c
 8000452:	4618      	mov	r0, r3
 8000454:	f640 6305 	movw	r3, #3589	@ 0xe05
 8000458:	461a      	mov	r2, r3
 800045a:	2100      	movs	r1, #0
 800045c:	f003 fd7f 	bl	8003f5e <memset>

	pRandom=0;
 8000460:	f607 6318 	addw	r3, r7, #3608	@ 0xe18
 8000464:	f6a3 6314 	subw	r3, r3, #3604	@ 0xe14
 8000468:	2200      	movs	r2, #0
 800046a:	601a      	str	r2, [r3, #0]

	if(pRandom)
 800046c:	f607 6318 	addw	r3, r7, #3608	@ 0xe18
 8000470:	f6a3 6314 	subw	r3, r3, #3604	@ 0xe14
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	2b00      	cmp	r3, #0
 8000478:	d03f      	beq.n	80004fa <SPI1_TEST_SEND+0xce>
	{
		// random payload
		packet.payload.buffer[4]=tx_counter>>0;
 800047a:	4b52      	ldr	r3, [pc, #328]	@ (80005c4 <SPI1_TEST_SEND+0x198>)
 800047c:	681b      	ldr	r3, [r3, #0]
 800047e:	b2da      	uxtb	r2, r3
 8000480:	f607 6318 	addw	r3, r7, #3608	@ 0xe18
 8000484:	f6a3 630c 	subw	r3, r3, #3596	@ 0xe0c
 8000488:	71da      	strb	r2, [r3, #7]
		packet.payload.buffer[5]=tx_counter>>8;
 800048a:	4b4e      	ldr	r3, [pc, #312]	@ (80005c4 <SPI1_TEST_SEND+0x198>)
 800048c:	681b      	ldr	r3, [r3, #0]
 800048e:	0a1b      	lsrs	r3, r3, #8
 8000490:	b2da      	uxtb	r2, r3
 8000492:	f607 6318 	addw	r3, r7, #3608	@ 0xe18
 8000496:	f6a3 630c 	subw	r3, r3, #3596	@ 0xe0c
 800049a:	721a      	strb	r2, [r3, #8]
		packet.payload.buffer[6]=tx_counter>>16;
 800049c:	4b49      	ldr	r3, [pc, #292]	@ (80005c4 <SPI1_TEST_SEND+0x198>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	0c1b      	lsrs	r3, r3, #16
 80004a2:	b2da      	uxtb	r2, r3
 80004a4:	f607 6318 	addw	r3, r7, #3608	@ 0xe18
 80004a8:	f6a3 630c 	subw	r3, r3, #3596	@ 0xe0c
 80004ac:	725a      	strb	r2, [r3, #9]
		packet.payload.buffer[7]=tx_counter>>24;
 80004ae:	4b45      	ldr	r3, [pc, #276]	@ (80005c4 <SPI1_TEST_SEND+0x198>)
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	0e1b      	lsrs	r3, r3, #24
 80004b4:	b2da      	uxtb	r2, r3
 80004b6:	f607 6318 	addw	r3, r7, #3608	@ 0xe18
 80004ba:	f6a3 630c 	subw	r3, r3, #3596	@ 0xe0c
 80004be:	729a      	strb	r2, [r3, #10]

		for(int x=8;x<sizeof(packet.payload.buffer);x++)
 80004c0:	2308      	movs	r3, #8
 80004c2:	f8c7 3e14 	str.w	r3, [r7, #3604]	@ 0xe14
 80004c6:	e012      	b.n	80004ee <SPI1_TEST_SEND+0xc2>
		{
			packet.payload.buffer[x]=rand();
 80004c8:	f003 fbe4 	bl	8003c94 <rand>
 80004cc:	4603      	mov	r3, r0
 80004ce:	b2d9      	uxtb	r1, r3
 80004d0:	f607 6318 	addw	r3, r7, #3608	@ 0xe18
 80004d4:	f6a3 620c 	subw	r2, r3, #3596	@ 0xe0c
 80004d8:	f8d7 3e14 	ldr.w	r3, [r7, #3604]	@ 0xe14
 80004dc:	4413      	add	r3, r2
 80004de:	3303      	adds	r3, #3
 80004e0:	460a      	mov	r2, r1
 80004e2:	701a      	strb	r2, [r3, #0]
		for(int x=8;x<sizeof(packet.payload.buffer);x++)
 80004e4:	f8d7 3e14 	ldr.w	r3, [r7, #3604]	@ 0xe14
 80004e8:	3301      	adds	r3, #1
 80004ea:	f8c7 3e14 	str.w	r3, [r7, #3604]	@ 0xe14
 80004ee:	f8d7 3e14 	ldr.w	r3, [r7, #3604]	@ 0xe14
 80004f2:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 80004f6:	d3e7      	bcc.n	80004c8 <SPI1_TEST_SEND+0x9c>
 80004f8:	e00c      	b.n	8000514 <SPI1_TEST_SEND+0xe8>
		}
	}
	else
	{
		sprintf((char *)packet.payload.buffer, "Reply Message Blah Blah,%09ld,%09ld",tx_counter,HAL_GetTick());
 80004fa:	4b32      	ldr	r3, [pc, #200]	@ (80005c4 <SPI1_TEST_SEND+0x198>)
 80004fc:	681c      	ldr	r4, [r3, #0]
 80004fe:	f000 fda9 	bl	8001054 <HAL_GetTick>
 8000502:	4602      	mov	r2, r0
 8000504:	f107 030c 	add.w	r3, r7, #12
 8000508:	1cd8      	adds	r0, r3, #3
 800050a:	4613      	mov	r3, r2
 800050c:	4622      	mov	r2, r4
 800050e:	492e      	ldr	r1, [pc, #184]	@ (80005c8 <SPI1_TEST_SEND+0x19c>)
 8000510:	f003 fcc0 	bl	8003e94 <siprintf>
	}

	HAL_GPIO_WritePin(SPI1_Process_DBG_PORT, SPI1_Process_DBG_D5_PIN, GPIO_PIN_SET); // crc call check
 8000514:	2201      	movs	r2, #1
 8000516:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800051a:	4829      	ldr	r0, [pc, #164]	@ (80005c0 <SPI1_TEST_SEND+0x194>)
 800051c:	f001 fd4e 	bl	8001fbc <HAL_GPIO_WritePin>
	packet.payload.length = sizeof(packet)-2;
 8000520:	f607 6318 	addw	r3, r7, #3608	@ 0xe18
 8000524:	f6a3 630c 	subw	r3, r3, #3596	@ 0xe0c
 8000528:	f640 6203 	movw	r2, #3587	@ 0xe03
 800052c:	801a      	strh	r2, [r3, #0]
	packet.crc = cal_crc((const uint8_t *)&packet.payload, packet.payload.length);
 800052e:	f607 6318 	addw	r3, r7, #3608	@ 0xe18
 8000532:	f6a3 630c 	subw	r3, r3, #3596	@ 0xe0c
 8000536:	881b      	ldrh	r3, [r3, #0]
 8000538:	461a      	mov	r2, r3
 800053a:	f107 030c 	add.w	r3, r7, #12
 800053e:	4611      	mov	r1, r2
 8000540:	4618      	mov	r0, r3
 8000542:	f7ff fee6 	bl	8000312 <cal_crc>
 8000546:	4603      	mov	r3, r0
 8000548:	461a      	mov	r2, r3
 800054a:	f607 6318 	addw	r3, r7, #3608	@ 0xe18
 800054e:	f6a3 630c 	subw	r3, r3, #3596	@ 0xe0c
 8000552:	f8a3 2e03 	strh.w	r2, [r3, #3587]	@ 0xe03
	HAL_GPIO_WritePin(SPI1_Process_DBG_PORT, SPI1_Process_DBG_D5_PIN, GPIO_PIN_RESET); // crc call check
 8000556:	2200      	movs	r2, #0
 8000558:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800055c:	4818      	ldr	r0, [pc, #96]	@ (80005c0 <SPI1_TEST_SEND+0x194>)
 800055e:	f001 fd2d 	bl	8001fbc <HAL_GPIO_WritePin>

	tx_counter++;
 8000562:	4b18      	ldr	r3, [pc, #96]	@ (80005c4 <SPI1_TEST_SEND+0x198>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	3301      	adds	r3, #1
 8000568:	4a16      	ldr	r2, [pc, #88]	@ (80005c4 <SPI1_TEST_SEND+0x198>)
 800056a:	6013      	str	r3, [r2, #0]

	memcpy(aTxBuffer,&packet,sizeof(packet));
 800056c:	4a17      	ldr	r2, [pc, #92]	@ (80005cc <SPI1_TEST_SEND+0x1a0>)
 800056e:	f607 6318 	addw	r3, r7, #3608	@ 0xe18
 8000572:	f6a3 630c 	subw	r3, r3, #3596	@ 0xe0c
 8000576:	4610      	mov	r0, r2
 8000578:	4619      	mov	r1, r3
 800057a:	f640 6305 	movw	r3, #3589	@ 0xe05
 800057e:	461a      	mov	r2, r3
 8000580:	f003 fd69 	bl	8004056 <memcpy>
//	for(int x=0;x<sizeof(packet);x++)
//	{
//		aTxBuffer[x]=byte_ptr[x];
//	}

	HAL_GPIO_WritePin(SPI1_Process_DBG_PORT, SPI1_Process_DBG_D1_PIN, GPIO_PIN_RESET); // SPI1_TEST_SEND done
 8000584:	2200      	movs	r2, #0
 8000586:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800058a:	480d      	ldr	r0, [pc, #52]	@ (80005c0 <SPI1_TEST_SEND+0x194>)
 800058c:	f001 fd16 	bl	8001fbc <HAL_GPIO_WritePin>

	HAL_StatusTypeDef res =  HAL_SPI_TransmitReceive_DMA(&hspi1, (uint8_t *)aTxBuffer, (uint8_t *)aRxBuffer, SPI_TX_RX_BUFFERSIZE);
 8000590:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000594:	4a0e      	ldr	r2, [pc, #56]	@ (80005d0 <SPI1_TEST_SEND+0x1a4>)
 8000596:	490d      	ldr	r1, [pc, #52]	@ (80005cc <SPI1_TEST_SEND+0x1a0>)
 8000598:	480e      	ldr	r0, [pc, #56]	@ (80005d4 <SPI1_TEST_SEND+0x1a8>)
 800059a:	f002 fbbd 	bl	8002d18 <HAL_SPI_TransmitReceive_DMA>
 800059e:	4603      	mov	r3, r0
 80005a0:	f887 3e13 	strb.w	r3, [r7, #3603]	@ 0xe13

	HAL_GPIO_WritePin(SPI1_Process_DBG_PORT, SPI1_Process_DBG_D2_PIN, GPIO_PIN_SET); // ready to RX!
 80005a4:	2201      	movs	r2, #1
 80005a6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80005aa:	4805      	ldr	r0, [pc, #20]	@ (80005c0 <SPI1_TEST_SEND+0x194>)
 80005ac:	f001 fd06 	bl	8001fbc <HAL_GPIO_WritePin>

	return res;
 80005b0:	f897 3e13 	ldrb.w	r3, [r7, #3603]	@ 0xe13
}
 80005b4:	4618      	mov	r0, r3
 80005b6:	f607 671c 	addw	r7, r7, #3612	@ 0xe1c
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bd90      	pop	{r4, r7, pc}
 80005be:	bf00      	nop
 80005c0:	48000400 	.word	0x48000400
 80005c4:	200081f4 	.word	0x200081f4
 80005c8:	08005014 	.word	0x08005014
 80005cc:	20000000 	.word	0x20000000
 80005d0:	200041b0 	.word	0x200041b0
 80005d4:	2000408c 	.word	0x2000408c

080005d8 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b084      	sub	sp, #16
 80005dc:	af00      	add	r7, sp, #0
 80005de:	4603      	mov	r3, r0
 80005e0:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin==GPIO_PIN_4)
 80005e2:	88fb      	ldrh	r3, [r7, #6]
 80005e4:	2b10      	cmp	r3, #16
 80005e6:	d12b      	bne.n	8000640 <HAL_GPIO_EXTI_Callback+0x68>
	{
		if(SPI1_Get_CS())
 80005e8:	f000 f836 	bl	8000658 <SPI1_Get_CS>
 80005ec:	4603      	mov	r3, r0
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d020      	beq.n	8000634 <HAL_GPIO_EXTI_Callback+0x5c>
		{
			SPI_Transfer_Status.CS_End.Interrupt_Counter++;
 80005f2:	4b15      	ldr	r3, [pc, #84]	@ (8000648 <HAL_GPIO_EXTI_Callback+0x70>)
 80005f4:	685b      	ldr	r3, [r3, #4]
 80005f6:	3301      	adds	r3, #1
 80005f8:	4a13      	ldr	r2, [pc, #76]	@ (8000648 <HAL_GPIO_EXTI_Callback+0x70>)
 80005fa:	6053      	str	r3, [r2, #4]

			HAL_StatusTypeDef state_res = HAL_SPI_GetState(&hspi1);
 80005fc:	4813      	ldr	r0, [pc, #76]	@ (800064c <HAL_GPIO_EXTI_Callback+0x74>)
 80005fe:	f002 ff8f 	bl	8003520 <HAL_SPI_GetState>
 8000602:	4603      	mov	r3, r0
 8000604:	73fb      	strb	r3, [r7, #15]
			if(state_res<=(HAL_StatusTypeDef)HAL_SPI_STATE_ABORT)
 8000606:	7bfb      	ldrb	r3, [r7, #15]
 8000608:	2b07      	cmp	r3, #7
 800060a:	d809      	bhi.n	8000620 <HAL_GPIO_EXTI_Callback+0x48>
			{
				SPI_Transfer_Status.CS_End.States[state_res]++;
 800060c:	7bfa      	ldrb	r2, [r7, #15]
 800060e:	490e      	ldr	r1, [pc, #56]	@ (8000648 <HAL_GPIO_EXTI_Callback+0x70>)
 8000610:	0093      	lsls	r3, r2, #2
 8000612:	440b      	add	r3, r1
 8000614:	689b      	ldr	r3, [r3, #8]
 8000616:	1c59      	adds	r1, r3, #1
 8000618:	480b      	ldr	r0, [pc, #44]	@ (8000648 <HAL_GPIO_EXTI_Callback+0x70>)
 800061a:	0093      	lsls	r3, r2, #2
 800061c:	4403      	add	r3, r0
 800061e:	6099      	str	r1, [r3, #8]
			}

			// just make this state - even if no bytes!
			wTransferState = TRANSFER_COMPLETE;
 8000620:	4b0b      	ldr	r3, [pc, #44]	@ (8000650 <HAL_GPIO_EXTI_Callback+0x78>)
 8000622:	2201      	movs	r2, #1
 8000624:	601a      	str	r2, [r3, #0]

			HAL_GPIO_WritePin(SPI1_Process_DBG_PORT, SPI1_Process_DBG_D0_PIN, GPIO_PIN_SET); // Signal Main loop sees transfer complete
 8000626:	2201      	movs	r2, #1
 8000628:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800062c:	4809      	ldr	r0, [pc, #36]	@ (8000654 <HAL_GPIO_EXTI_Callback+0x7c>)
 800062e:	f001 fcc5 	bl	8001fbc <HAL_GPIO_WritePin>
		else
		{
			HAL_GPIO_WritePin(SPI1_Process_DBG_PORT, SPI1_Process_DBG_D2_PIN, GPIO_PIN_RESET); // RX started with CS low
		}
	}
}
 8000632:	e005      	b.n	8000640 <HAL_GPIO_EXTI_Callback+0x68>
			HAL_GPIO_WritePin(SPI1_Process_DBG_PORT, SPI1_Process_DBG_D2_PIN, GPIO_PIN_RESET); // RX started with CS low
 8000634:	2200      	movs	r2, #0
 8000636:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800063a:	4806      	ldr	r0, [pc, #24]	@ (8000654 <HAL_GPIO_EXTI_Callback+0x7c>)
 800063c:	f001 fcbe 	bl	8001fbc <HAL_GPIO_WritePin>
}
 8000640:	bf00      	nop
 8000642:	3710      	adds	r7, #16
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}
 8000648:	200081b4 	.word	0x200081b4
 800064c:	2000408c 	.word	0x2000408c
 8000650:	200081b0 	.word	0x200081b0
 8000654:	48000400 	.word	0x48000400

08000658 <SPI1_Get_CS>:

int SPI1_Get_CS()
{
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(SPI1_CS_PORT, SPI1_CS_PIN);
 800065c:	2110      	movs	r1, #16
 800065e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000662:	f001 fc93 	bl	8001f8c <HAL_GPIO_ReadPin>
 8000666:	4603      	mov	r3, r0
}
 8000668:	4618      	mov	r0, r3
 800066a:	bd80      	pop	{r7, pc}

0800066c <SPI1_PA4_EN_Intterrupt>:

void SPI1_PA4_EN_Intterrupt()
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b086      	sub	sp, #24
 8000670:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000672:	1d3b      	adds	r3, r7, #4
 8000674:	2200      	movs	r2, #0
 8000676:	601a      	str	r2, [r3, #0]
 8000678:	605a      	str	r2, [r3, #4]
 800067a:	609a      	str	r2, [r3, #8]
 800067c:	60da      	str	r2, [r3, #12]
 800067e:	611a      	str	r2, [r3, #16]
	  GPIO_InitStruct.Pin = SPI1_CS_PIN;
 8000680:	2310      	movs	r3, #16
 8000682:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000684:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000688:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068a:	2300      	movs	r3, #0
 800068c:	60fb      	str	r3, [r7, #12]
	  HAL_GPIO_Init(SPI1_CS_PORT, &GPIO_InitStruct);
 800068e:	1d3b      	adds	r3, r7, #4
 8000690:	4619      	mov	r1, r3
 8000692:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000696:	f001 fa15 	bl	8001ac4 <HAL_GPIO_Init>

	  /* EXTI interrupt init*/
	  HAL_NVIC_SetPriority(SPI1_CS_EXTI_IRQn, 0, 0);
 800069a:	2200      	movs	r2, #0
 800069c:	2100      	movs	r1, #0
 800069e:	200a      	movs	r0, #10
 80006a0:	f000 fe05 	bl	80012ae <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(SPI1_CS_EXTI_IRQn);
 80006a4:	200a      	movs	r0, #10
 80006a6:	f000 fe1c 	bl	80012e2 <HAL_NVIC_EnableIRQ>
}
 80006aa:	bf00      	nop
 80006ac:	3718      	adds	r7, #24
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}
	...

080006b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b082      	sub	sp, #8
 80006b8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006ba:	f000 fc67 	bl	8000f8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006be:	f000 f893 	bl	80007e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006c2:	f000 f947 	bl	8000954 <MX_GPIO_Init>
  MX_DMA_Init();
 80006c6:	f000 f913 	bl	80008f0 <MX_DMA_Init>
  MX_SPI1_Init();
 80006ca:	f000 f8d9 	bl	8000880 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  BSP_LED_Init(LED2);
 80006ce:	2000      	movs	r0, #0
 80006d0:	f000 fbe4 	bl	8000e9c <BSP_LED_Init>
  SPI1_PA4_EN_Intterrupt();
 80006d4:	f7ff ffca 	bl	800066c <SPI1_PA4_EN_Intterrupt>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_StatusTypeDef state_res = HAL_SPI_GetState(&hspi1);
 80006d8:	483d      	ldr	r0, [pc, #244]	@ (80007d0 <main+0x11c>)
 80006da:	f002 ff21 	bl	8003520 <HAL_SPI_GetState>
 80006de:	4603      	mov	r3, r0
 80006e0:	71fb      	strb	r3, [r7, #7]

	  if(Transfer_Init)
 80006e2:	4b3c      	ldr	r3, [pc, #240]	@ (80007d4 <main+0x120>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d00c      	beq.n	8000704 <main+0x50>
	  {
		  HAL_StatusTypeDef res = SPI1_TEST_SEND(1);
 80006ea:	2001      	movs	r0, #1
 80006ec:	f7ff fe9e 	bl	800042c <SPI1_TEST_SEND>
 80006f0:	4603      	mov	r3, r0
 80006f2:	71bb      	strb	r3, [r7, #6]
		  if ( res != HAL_OK)
 80006f4:	79bb      	ldrb	r3, [r7, #6]
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <main+0x4a>
		  {
		    /* Transfer error in transmission process */
		    Error_Handler();
 80006fa:	f000 f98d 	bl	8000a18 <Error_Handler>
		  }
		  Transfer_Init=0;
 80006fe:	4b35      	ldr	r3, [pc, #212]	@ (80007d4 <main+0x120>)
 8000700:	2200      	movs	r2, #0
 8000702:	601a      	str	r2, [r3, #0]
	  }

	  while (wTransferState == TRANSFER_WAIT)
 8000704:	bf00      	nop
 8000706:	4b34      	ldr	r3, [pc, #208]	@ (80007d8 <main+0x124>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	2b00      	cmp	r3, #0
 800070c:	d0fb      	beq.n	8000706 <main+0x52>
	  {
	  }

	  switch (wTransferState)
 800070e:	4b32      	ldr	r3, [pc, #200]	@ (80007d8 <main+0x124>)
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	2b01      	cmp	r3, #1
 8000714:	d002      	beq.n	800071c <main+0x68>
 8000716:	2b02      	cmp	r3, #2
 8000718:	d037      	beq.n	800078a <main+0xd6>
 800071a:	e058      	b.n	80007ce <main+0x11a>
	  {
	    case TRANSFER_COMPLETE :
			HAL_GPIO_WritePin(SPI1_Process_DBG_PORT, SPI1_Process_DBG_D0_PIN, GPIO_PIN_RESET); // Main loop sees transfer complete
 800071c:	2200      	movs	r2, #0
 800071e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000722:	482e      	ldr	r0, [pc, #184]	@ (80007dc <main+0x128>)
 8000724:	f001 fc4a 	bl	8001fbc <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(SPI1_Process_DBG_PORT, SPI1_Process_DBG_D3_PIN, GPIO_PIN_SET); // Process Buffer Start
 8000728:	2201      	movs	r2, #1
 800072a:	2102      	movs	r1, #2
 800072c:	482b      	ldr	r0, [pc, #172]	@ (80007dc <main+0x128>)
 800072e:	f001 fc45 	bl	8001fbc <HAL_GPIO_WritePin>
	    	Process_Buffer();
 8000732:	f7ff fe11 	bl	8000358 <Process_Buffer>
	    	HAL_GPIO_WritePin(SPI1_Process_DBG_PORT, SPI1_Process_DBG_D3_PIN, GPIO_PIN_RESET); // Process Buffer Done
 8000736:	2200      	movs	r2, #0
 8000738:	2102      	movs	r1, #2
 800073a:	4828      	ldr	r0, [pc, #160]	@ (80007dc <main+0x128>)
 800073c:	f001 fc3e 	bl	8001fbc <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(SPI1_Process_DBG_PORT, SPI1_Process_DBG_D4_PIN, GPIO_PIN_SET); // SPI config for next packet start
 8000740:	2201      	movs	r2, #1
 8000742:	2104      	movs	r1, #4
 8000744:	4825      	ldr	r0, [pc, #148]	@ (80007dc <main+0x128>)
 8000746:	f001 fc39 	bl	8001fbc <HAL_GPIO_WritePin>
	    	HAL_SPI_DMAStop(&hspi1);
 800074a:	4821      	ldr	r0, [pc, #132]	@ (80007d0 <main+0x11c>)
 800074c:	f002 fd8a 	bl	8003264 <HAL_SPI_DMAStop>
			HAL_SPI_Abort(&hspi1);
 8000750:	481f      	ldr	r0, [pc, #124]	@ (80007d0 <main+0x11c>)
 8000752:	f002 fc67 	bl	8003024 <HAL_SPI_Abort>
			__HAL_RCC_SPI1_FORCE_RESET();
 8000756:	4b22      	ldr	r3, [pc, #136]	@ (80007e0 <main+0x12c>)
 8000758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800075a:	4a21      	ldr	r2, [pc, #132]	@ (80007e0 <main+0x12c>)
 800075c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000760:	6413      	str	r3, [r2, #64]	@ 0x40
			__HAL_RCC_SPI1_RELEASE_RESET();
 8000762:	4b1f      	ldr	r3, [pc, #124]	@ (80007e0 <main+0x12c>)
 8000764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000766:	4a1e      	ldr	r2, [pc, #120]	@ (80007e0 <main+0x12c>)
 8000768:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800076c:	6413      	str	r3, [r2, #64]	@ 0x40
			HAL_GPIO_WritePin(SPI1_Process_DBG_PORT, SPI1_Process_DBG_D4_PIN, GPIO_PIN_RESET); // SPI config for next packet start
 800076e:	2200      	movs	r2, #0
 8000770:	2104      	movs	r1, #4
 8000772:	481a      	ldr	r0, [pc, #104]	@ (80007dc <main+0x128>)
 8000774:	f001 fc22 	bl	8001fbc <HAL_GPIO_WritePin>

			HAL_StatusTypeDef res = SPI1_TEST_SEND(1);
 8000778:	2001      	movs	r0, #1
 800077a:	f7ff fe57 	bl	800042c <SPI1_TEST_SEND>
 800077e:	4603      	mov	r3, r0
 8000780:	717b      	strb	r3, [r7, #5]

			wTransferState = TRANSFER_PROCESSED;
 8000782:	4b15      	ldr	r3, [pc, #84]	@ (80007d8 <main+0x124>)
 8000784:	2203      	movs	r2, #3
 8000786:	601a      	str	r2, [r3, #0]
	      break;
 8000788:	e021      	b.n	80007ce <main+0x11a>

	    case TRANSFER_ERROR:
	    	SPI_Transfer_Status.HAL_Error_Counter++;
 800078a:	4b16      	ldr	r3, [pc, #88]	@ (80007e4 <main+0x130>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	3301      	adds	r3, #1
 8000790:	4a14      	ldr	r2, [pc, #80]	@ (80007e4 <main+0x130>)
 8000792:	6013      	str	r3, [r2, #0]
			wTransferState = TRANSFER_PROCESSED;
 8000794:	4b10      	ldr	r3, [pc, #64]	@ (80007d8 <main+0x124>)
 8000796:	2203      	movs	r2, #3
 8000798:	601a      	str	r2, [r3, #0]

			// https://community.st.com/t5/stm32-mcus-products/restart-spi-dma-transmission/td-p/637909
			HAL_SPI_DMAStop(&hspi1);
 800079a:	480d      	ldr	r0, [pc, #52]	@ (80007d0 <main+0x11c>)
 800079c:	f002 fd62 	bl	8003264 <HAL_SPI_DMAStop>
			__HAL_RCC_SPI1_FORCE_RESET();
 80007a0:	4b0f      	ldr	r3, [pc, #60]	@ (80007e0 <main+0x12c>)
 80007a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007a4:	4a0e      	ldr	r2, [pc, #56]	@ (80007e0 <main+0x12c>)
 80007a6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80007aa:	6413      	str	r3, [r2, #64]	@ 0x40
			__HAL_RCC_SPI1_RELEASE_RESET();
 80007ac:	4b0c      	ldr	r3, [pc, #48]	@ (80007e0 <main+0x12c>)
 80007ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007b0:	4a0b      	ldr	r2, [pc, #44]	@ (80007e0 <main+0x12c>)
 80007b2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80007b6:	6413      	str	r3, [r2, #64]	@ 0x40
			HAL_SPI_DeInit(&hspi1);
 80007b8:	4805      	ldr	r0, [pc, #20]	@ (80007d0 <main+0x11c>)
 80007ba:	f002 fa84 	bl	8002cc6 <HAL_SPI_DeInit>
			MX_SPI1_Init();
 80007be:	f000 f85f 	bl	8000880 <MX_SPI1_Init>
			SPI1_PA4_EN_Intterrupt();
 80007c2:	f7ff ff53 	bl	800066c <SPI1_PA4_EN_Intterrupt>

			Transfer_Init=1;
 80007c6:	4b03      	ldr	r3, [pc, #12]	@ (80007d4 <main+0x120>)
 80007c8:	2201      	movs	r2, #1
 80007ca:	601a      	str	r2, [r3, #0]
	      break;
 80007cc:	bf00      	nop
  {
 80007ce:	e783      	b.n	80006d8 <main+0x24>
 80007d0:	2000408c 	.word	0x2000408c
 80007d4:	20004000 	.word	0x20004000
 80007d8:	200081b0 	.word	0x200081b0
 80007dc:	48000400 	.word	0x48000400
 80007e0:	40021000 	.word	0x40021000
 80007e4:	200081b4 	.word	0x200081b4

080007e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b094      	sub	sp, #80	@ 0x50
 80007ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ee:	f107 0318 	add.w	r3, r7, #24
 80007f2:	2238      	movs	r2, #56	@ 0x38
 80007f4:	2100      	movs	r1, #0
 80007f6:	4618      	mov	r0, r3
 80007f8:	f003 fbb1 	bl	8003f5e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007fc:	1d3b      	adds	r3, r7, #4
 80007fe:	2200      	movs	r2, #0
 8000800:	601a      	str	r2, [r3, #0]
 8000802:	605a      	str	r2, [r3, #4]
 8000804:	609a      	str	r2, [r3, #8]
 8000806:	60da      	str	r2, [r3, #12]
 8000808:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800080a:	2000      	movs	r0, #0
 800080c:	f001 fc06 	bl	800201c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000810:	2302      	movs	r3, #2
 8000812:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000814:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000818:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800081a:	2340      	movs	r3, #64	@ 0x40
 800081c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800081e:	2302      	movs	r3, #2
 8000820:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000822:	2302      	movs	r3, #2
 8000824:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000826:	2304      	movs	r3, #4
 8000828:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800082a:	2355      	movs	r3, #85	@ 0x55
 800082c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800082e:	2302      	movs	r3, #2
 8000830:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000832:	2302      	movs	r3, #2
 8000834:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000836:	2302      	movs	r3, #2
 8000838:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800083a:	f107 0318 	add.w	r3, r7, #24
 800083e:	4618      	mov	r0, r3
 8000840:	f001 fca0 	bl	8002184 <HAL_RCC_OscConfig>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d001      	beq.n	800084e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800084a:	f000 f8e5 	bl	8000a18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800084e:	230f      	movs	r3, #15
 8000850:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000852:	2303      	movs	r3, #3
 8000854:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000856:	2300      	movs	r3, #0
 8000858:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800085a:	2300      	movs	r3, #0
 800085c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800085e:	2300      	movs	r3, #0
 8000860:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000862:	1d3b      	adds	r3, r7, #4
 8000864:	2104      	movs	r1, #4
 8000866:	4618      	mov	r0, r3
 8000868:	f001 ff9e 	bl	80027a8 <HAL_RCC_ClockConfig>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000872:	f000 f8d1 	bl	8000a18 <Error_Handler>
  }
}
 8000876:	bf00      	nop
 8000878:	3750      	adds	r7, #80	@ 0x50
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
	...

08000880 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000884:	4b18      	ldr	r3, [pc, #96]	@ (80008e8 <MX_SPI1_Init+0x68>)
 8000886:	4a19      	ldr	r2, [pc, #100]	@ (80008ec <MX_SPI1_Init+0x6c>)
 8000888:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 800088a:	4b17      	ldr	r3, [pc, #92]	@ (80008e8 <MX_SPI1_Init+0x68>)
 800088c:	2200      	movs	r2, #0
 800088e:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000890:	4b15      	ldr	r3, [pc, #84]	@ (80008e8 <MX_SPI1_Init+0x68>)
 8000892:	2200      	movs	r2, #0
 8000894:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000896:	4b14      	ldr	r3, [pc, #80]	@ (80008e8 <MX_SPI1_Init+0x68>)
 8000898:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800089c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800089e:	4b12      	ldr	r3, [pc, #72]	@ (80008e8 <MX_SPI1_Init+0x68>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008a4:	4b10      	ldr	r3, [pc, #64]	@ (80008e8 <MX_SPI1_Init+0x68>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 80008aa:	4b0f      	ldr	r3, [pc, #60]	@ (80008e8 <MX_SPI1_Init+0x68>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008b0:	4b0d      	ldr	r3, [pc, #52]	@ (80008e8 <MX_SPI1_Init+0x68>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80008b6:	4b0c      	ldr	r3, [pc, #48]	@ (80008e8 <MX_SPI1_Init+0x68>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008bc:	4b0a      	ldr	r3, [pc, #40]	@ (80008e8 <MX_SPI1_Init+0x68>)
 80008be:	2200      	movs	r2, #0
 80008c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80008c2:	4b09      	ldr	r3, [pc, #36]	@ (80008e8 <MX_SPI1_Init+0x68>)
 80008c4:	2207      	movs	r2, #7
 80008c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80008c8:	4b07      	ldr	r3, [pc, #28]	@ (80008e8 <MX_SPI1_Init+0x68>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80008ce:	4b06      	ldr	r3, [pc, #24]	@ (80008e8 <MX_SPI1_Init+0x68>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80008d4:	4804      	ldr	r0, [pc, #16]	@ (80008e8 <MX_SPI1_Init+0x68>)
 80008d6:	f002 f94b 	bl	8002b70 <HAL_SPI_Init>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d001      	beq.n	80008e4 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 80008e0:	f000 f89a 	bl	8000a18 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80008e4:	bf00      	nop
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	2000408c 	.word	0x2000408c
 80008ec:	40013000 	.word	0x40013000

080008f0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80008f6:	4b16      	ldr	r3, [pc, #88]	@ (8000950 <MX_DMA_Init+0x60>)
 80008f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008fa:	4a15      	ldr	r2, [pc, #84]	@ (8000950 <MX_DMA_Init+0x60>)
 80008fc:	f043 0304 	orr.w	r3, r3, #4
 8000900:	6493      	str	r3, [r2, #72]	@ 0x48
 8000902:	4b13      	ldr	r3, [pc, #76]	@ (8000950 <MX_DMA_Init+0x60>)
 8000904:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000906:	f003 0304 	and.w	r3, r3, #4
 800090a:	607b      	str	r3, [r7, #4]
 800090c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800090e:	4b10      	ldr	r3, [pc, #64]	@ (8000950 <MX_DMA_Init+0x60>)
 8000910:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000912:	4a0f      	ldr	r2, [pc, #60]	@ (8000950 <MX_DMA_Init+0x60>)
 8000914:	f043 0301 	orr.w	r3, r3, #1
 8000918:	6493      	str	r3, [r2, #72]	@ 0x48
 800091a:	4b0d      	ldr	r3, [pc, #52]	@ (8000950 <MX_DMA_Init+0x60>)
 800091c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800091e:	f003 0301 	and.w	r3, r3, #1
 8000922:	603b      	str	r3, [r7, #0]
 8000924:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000926:	2200      	movs	r2, #0
 8000928:	2100      	movs	r1, #0
 800092a:	200c      	movs	r0, #12
 800092c:	f000 fcbf 	bl	80012ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000930:	200c      	movs	r0, #12
 8000932:	f000 fcd6 	bl	80012e2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000936:	2200      	movs	r2, #0
 8000938:	2100      	movs	r1, #0
 800093a:	200d      	movs	r0, #13
 800093c:	f000 fcb7 	bl	80012ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000940:	200d      	movs	r0, #13
 8000942:	f000 fcce 	bl	80012e2 <HAL_NVIC_EnableIRQ>

}
 8000946:	bf00      	nop
 8000948:	3708      	adds	r7, #8
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	40021000 	.word	0x40021000

08000954 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b088      	sub	sp, #32
 8000958:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800095a:	f107 030c 	add.w	r3, r7, #12
 800095e:	2200      	movs	r2, #0
 8000960:	601a      	str	r2, [r3, #0]
 8000962:	605a      	str	r2, [r3, #4]
 8000964:	609a      	str	r2, [r3, #8]
 8000966:	60da      	str	r2, [r3, #12]
 8000968:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800096a:	4b18      	ldr	r3, [pc, #96]	@ (80009cc <MX_GPIO_Init+0x78>)
 800096c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800096e:	4a17      	ldr	r2, [pc, #92]	@ (80009cc <MX_GPIO_Init+0x78>)
 8000970:	f043 0301 	orr.w	r3, r3, #1
 8000974:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000976:	4b15      	ldr	r3, [pc, #84]	@ (80009cc <MX_GPIO_Init+0x78>)
 8000978:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800097a:	f003 0301 	and.w	r3, r3, #1
 800097e:	60bb      	str	r3, [r7, #8]
 8000980:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000982:	4b12      	ldr	r3, [pc, #72]	@ (80009cc <MX_GPIO_Init+0x78>)
 8000984:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000986:	4a11      	ldr	r2, [pc, #68]	@ (80009cc <MX_GPIO_Init+0x78>)
 8000988:	f043 0302 	orr.w	r3, r3, #2
 800098c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800098e:	4b0f      	ldr	r3, [pc, #60]	@ (80009cc <MX_GPIO_Init+0x78>)
 8000990:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000992:	f003 0302 	and.w	r3, r3, #2
 8000996:	607b      	str	r3, [r7, #4]
 8000998:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_11|GPIO_PIN_12
 800099a:	2200      	movs	r2, #0
 800099c:	f64f 0106 	movw	r1, #63494	@ 0xf806
 80009a0:	480b      	ldr	r0, [pc, #44]	@ (80009d0 <MX_GPIO_Init+0x7c>)
 80009a2:	f001 fb0b 	bl	8001fbc <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pins : PB1 PB2 PB11 PB12
                           PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_11|GPIO_PIN_12
 80009a6:	f64f 0306 	movw	r3, #63494	@ 0xf806
 80009aa:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ac:	2301      	movs	r3, #1
 80009ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b0:	2300      	movs	r3, #0
 80009b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b4:	2300      	movs	r3, #0
 80009b6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009b8:	f107 030c 	add.w	r3, r7, #12
 80009bc:	4619      	mov	r1, r3
 80009be:	4804      	ldr	r0, [pc, #16]	@ (80009d0 <MX_GPIO_Init+0x7c>)
 80009c0:	f001 f880 	bl	8001ac4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009c4:	bf00      	nop
 80009c6:	3720      	adds	r7, #32
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	40021000 	.word	0x40021000
 80009d0:	48000400 	.word	0x48000400

080009d4 <HAL_SPI_TxRxCpltCallback>:
  * @note   This example shows a simple way to report end of DMA TxRx transfer, and
  *         you can add your own implementation.
  * @retval None
  */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b083      	sub	sp, #12
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  static int callbacks;
  /* Turn LED2 on: Transfer in transmission/reception process is complete */


  callbacks++;
 80009dc:	4b05      	ldr	r3, [pc, #20]	@ (80009f4 <HAL_SPI_TxRxCpltCallback+0x20>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	3301      	adds	r3, #1
 80009e2:	4a04      	ldr	r2, [pc, #16]	@ (80009f4 <HAL_SPI_TxRxCpltCallback+0x20>)
 80009e4:	6013      	str	r3, [r2, #0]
}
 80009e6:	bf00      	nop
 80009e8:	370c      	adds	r7, #12
 80009ea:	46bd      	mov	sp, r7
 80009ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f0:	4770      	bx	lr
 80009f2:	bf00      	nop
 80009f4:	200081f8 	.word	0x200081f8

080009f8 <HAL_SPI_ErrorCallback>:
  * @note   This example shows a simple way to report transfer error, and you can
  *         add your own implementation.
  * @retval None
  */
void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b083      	sub	sp, #12
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  wTransferState = TRANSFER_ERROR;
 8000a00:	4b04      	ldr	r3, [pc, #16]	@ (8000a14 <HAL_SPI_ErrorCallback+0x1c>)
 8000a02:	2202      	movs	r2, #2
 8000a04:	601a      	str	r2, [r3, #0]
}
 8000a06:	bf00      	nop
 8000a08:	370c      	adds	r7, #12
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop
 8000a14:	200081b0 	.word	0x200081b0

08000a18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  BSP_LED_Off(LED2);
 8000a1c:	2000      	movs	r0, #0
 8000a1e:	f000 fa89 	bl	8000f34 <BSP_LED_Off>
  BSP_LED_Off(LED2);
 8000a22:	2000      	movs	r0, #0
 8000a24:	f000 fa86 	bl	8000f34 <BSP_LED_Off>
  while (1)
  {
    /* Toggle LED2 for error */
	BSP_LED_On(LED2);
 8000a28:	2000      	movs	r0, #0
 8000a2a:	f000 fa6d 	bl	8000f08 <BSP_LED_On>
    HAL_Delay(1000);
 8000a2e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a32:	f000 fb1b 	bl	800106c <HAL_Delay>
	BSP_LED_On(LED2);
 8000a36:	bf00      	nop
 8000a38:	e7f6      	b.n	8000a28 <Error_Handler+0x10>
	...

08000a3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a42:	4b0f      	ldr	r3, [pc, #60]	@ (8000a80 <HAL_MspInit+0x44>)
 8000a44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a46:	4a0e      	ldr	r2, [pc, #56]	@ (8000a80 <HAL_MspInit+0x44>)
 8000a48:	f043 0301 	orr.w	r3, r3, #1
 8000a4c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a4e:	4b0c      	ldr	r3, [pc, #48]	@ (8000a80 <HAL_MspInit+0x44>)
 8000a50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a52:	f003 0301 	and.w	r3, r3, #1
 8000a56:	607b      	str	r3, [r7, #4]
 8000a58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a5a:	4b09      	ldr	r3, [pc, #36]	@ (8000a80 <HAL_MspInit+0x44>)
 8000a5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a5e:	4a08      	ldr	r2, [pc, #32]	@ (8000a80 <HAL_MspInit+0x44>)
 8000a60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a64:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a66:	4b06      	ldr	r3, [pc, #24]	@ (8000a80 <HAL_MspInit+0x44>)
 8000a68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a6e:	603b      	str	r3, [r7, #0]
 8000a70:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000a72:	f001 fb77 	bl	8002164 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a76:	bf00      	nop
 8000a78:	3708      	adds	r7, #8
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	40021000 	.word	0x40021000

08000a84 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b08a      	sub	sp, #40	@ 0x28
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a8c:	f107 0314 	add.w	r3, r7, #20
 8000a90:	2200      	movs	r2, #0
 8000a92:	601a      	str	r2, [r3, #0]
 8000a94:	605a      	str	r2, [r3, #4]
 8000a96:	609a      	str	r2, [r3, #8]
 8000a98:	60da      	str	r2, [r3, #12]
 8000a9a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4a53      	ldr	r2, [pc, #332]	@ (8000bf0 <HAL_SPI_MspInit+0x16c>)
 8000aa2:	4293      	cmp	r3, r2
 8000aa4:	f040 80a0 	bne.w	8000be8 <HAL_SPI_MspInit+0x164>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000aa8:	4b52      	ldr	r3, [pc, #328]	@ (8000bf4 <HAL_SPI_MspInit+0x170>)
 8000aaa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000aac:	4a51      	ldr	r2, [pc, #324]	@ (8000bf4 <HAL_SPI_MspInit+0x170>)
 8000aae:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000ab2:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ab4:	4b4f      	ldr	r3, [pc, #316]	@ (8000bf4 <HAL_SPI_MspInit+0x170>)
 8000ab6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ab8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000abc:	613b      	str	r3, [r7, #16]
 8000abe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac0:	4b4c      	ldr	r3, [pc, #304]	@ (8000bf4 <HAL_SPI_MspInit+0x170>)
 8000ac2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ac4:	4a4b      	ldr	r2, [pc, #300]	@ (8000bf4 <HAL_SPI_MspInit+0x170>)
 8000ac6:	f043 0301 	orr.w	r3, r3, #1
 8000aca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000acc:	4b49      	ldr	r3, [pc, #292]	@ (8000bf4 <HAL_SPI_MspInit+0x170>)
 8000ace:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ad0:	f003 0301 	and.w	r3, r3, #1
 8000ad4:	60fb      	str	r3, [r7, #12]
 8000ad6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ad8:	4b46      	ldr	r3, [pc, #280]	@ (8000bf4 <HAL_SPI_MspInit+0x170>)
 8000ada:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000adc:	4a45      	ldr	r2, [pc, #276]	@ (8000bf4 <HAL_SPI_MspInit+0x170>)
 8000ade:	f043 0302 	orr.w	r3, r3, #2
 8000ae2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ae4:	4b43      	ldr	r3, [pc, #268]	@ (8000bf4 <HAL_SPI_MspInit+0x170>)
 8000ae6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ae8:	f003 0302 	and.w	r3, r3, #2
 8000aec:	60bb      	str	r3, [r7, #8]
 8000aee:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> SPI1_NSS
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000af0:	2310      	movs	r3, #16
 8000af2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000af4:	2302      	movs	r3, #2
 8000af6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000af8:	2301      	movs	r3, #1
 8000afa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000afc:	2303      	movs	r3, #3
 8000afe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b00:	2305      	movs	r3, #5
 8000b02:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b04:	f107 0314 	add.w	r3, r7, #20
 8000b08:	4619      	mov	r1, r3
 8000b0a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b0e:	f000 ffd9 	bl	8001ac4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000b12:	2338      	movs	r3, #56	@ 0x38
 8000b14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b16:	2302      	movs	r3, #2
 8000b18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b1a:	2301      	movs	r3, #1
 8000b1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b1e:	2303      	movs	r3, #3
 8000b20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b22:	2305      	movs	r3, #5
 8000b24:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b26:	f107 0314 	add.w	r3, r7, #20
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	4832      	ldr	r0, [pc, #200]	@ (8000bf8 <HAL_SPI_MspInit+0x174>)
 8000b2e:	f000 ffc9 	bl	8001ac4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8000b32:	4b32      	ldr	r3, [pc, #200]	@ (8000bfc <HAL_SPI_MspInit+0x178>)
 8000b34:	4a32      	ldr	r2, [pc, #200]	@ (8000c00 <HAL_SPI_MspInit+0x17c>)
 8000b36:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8000b38:	4b30      	ldr	r3, [pc, #192]	@ (8000bfc <HAL_SPI_MspInit+0x178>)
 8000b3a:	220b      	movs	r2, #11
 8000b3c:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000b3e:	4b2f      	ldr	r3, [pc, #188]	@ (8000bfc <HAL_SPI_MspInit+0x178>)
 8000b40:	2210      	movs	r2, #16
 8000b42:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b44:	4b2d      	ldr	r3, [pc, #180]	@ (8000bfc <HAL_SPI_MspInit+0x178>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000b4a:	4b2c      	ldr	r3, [pc, #176]	@ (8000bfc <HAL_SPI_MspInit+0x178>)
 8000b4c:	2280      	movs	r2, #128	@ 0x80
 8000b4e:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b50:	4b2a      	ldr	r3, [pc, #168]	@ (8000bfc <HAL_SPI_MspInit+0x178>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b56:	4b29      	ldr	r3, [pc, #164]	@ (8000bfc <HAL_SPI_MspInit+0x178>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8000b5c:	4b27      	ldr	r3, [pc, #156]	@ (8000bfc <HAL_SPI_MspInit+0x178>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000b62:	4b26      	ldr	r3, [pc, #152]	@ (8000bfc <HAL_SPI_MspInit+0x178>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000b68:	4824      	ldr	r0, [pc, #144]	@ (8000bfc <HAL_SPI_MspInit+0x178>)
 8000b6a:	f000 fbe3 	bl	8001334 <HAL_DMA_Init>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <HAL_SPI_MspInit+0xf4>
    {
      Error_Handler();
 8000b74:	f7ff ff50 	bl	8000a18 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	4a20      	ldr	r2, [pc, #128]	@ (8000bfc <HAL_SPI_MspInit+0x178>)
 8000b7c:	655a      	str	r2, [r3, #84]	@ 0x54
 8000b7e:	4a1f      	ldr	r2, [pc, #124]	@ (8000bfc <HAL_SPI_MspInit+0x178>)
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8000b84:	4b1f      	ldr	r3, [pc, #124]	@ (8000c04 <HAL_SPI_MspInit+0x180>)
 8000b86:	4a20      	ldr	r2, [pc, #128]	@ (8000c08 <HAL_SPI_MspInit+0x184>)
 8000b88:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8000b8a:	4b1e      	ldr	r3, [pc, #120]	@ (8000c04 <HAL_SPI_MspInit+0x180>)
 8000b8c:	220a      	movs	r2, #10
 8000b8e:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b90:	4b1c      	ldr	r3, [pc, #112]	@ (8000c04 <HAL_SPI_MspInit+0x180>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b96:	4b1b      	ldr	r3, [pc, #108]	@ (8000c04 <HAL_SPI_MspInit+0x180>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000b9c:	4b19      	ldr	r3, [pc, #100]	@ (8000c04 <HAL_SPI_MspInit+0x180>)
 8000b9e:	2280      	movs	r2, #128	@ 0x80
 8000ba0:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ba2:	4b18      	ldr	r3, [pc, #96]	@ (8000c04 <HAL_SPI_MspInit+0x180>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ba8:	4b16      	ldr	r3, [pc, #88]	@ (8000c04 <HAL_SPI_MspInit+0x180>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8000bae:	4b15      	ldr	r3, [pc, #84]	@ (8000c04 <HAL_SPI_MspInit+0x180>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8000bb4:	4b13      	ldr	r3, [pc, #76]	@ (8000c04 <HAL_SPI_MspInit+0x180>)
 8000bb6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000bba:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000bbc:	4811      	ldr	r0, [pc, #68]	@ (8000c04 <HAL_SPI_MspInit+0x180>)
 8000bbe:	f000 fbb9 	bl	8001334 <HAL_DMA_Init>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d001      	beq.n	8000bcc <HAL_SPI_MspInit+0x148>
    {
      Error_Handler();
 8000bc8:	f7ff ff26 	bl	8000a18 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	4a0d      	ldr	r2, [pc, #52]	@ (8000c04 <HAL_SPI_MspInit+0x180>)
 8000bd0:	659a      	str	r2, [r3, #88]	@ 0x58
 8000bd2:	4a0c      	ldr	r2, [pc, #48]	@ (8000c04 <HAL_SPI_MspInit+0x180>)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8000bd8:	2200      	movs	r2, #0
 8000bda:	2100      	movs	r1, #0
 8000bdc:	2023      	movs	r0, #35	@ 0x23
 8000bde:	f000 fb66 	bl	80012ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000be2:	2023      	movs	r0, #35	@ 0x23
 8000be4:	f000 fb7d 	bl	80012e2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000be8:	bf00      	nop
 8000bea:	3728      	adds	r7, #40	@ 0x28
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	40013000 	.word	0x40013000
 8000bf4:	40021000 	.word	0x40021000
 8000bf8:	48000400 	.word	0x48000400
 8000bfc:	200040f0 	.word	0x200040f0
 8000c00:	40020030 	.word	0x40020030
 8000c04:	20004150 	.word	0x20004150
 8000c08:	4002001c 	.word	0x4002001c

08000c0c <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b082      	sub	sp, #8
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	4a17      	ldr	r2, [pc, #92]	@ (8000c78 <HAL_SPI_MspDeInit+0x6c>)
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	d127      	bne.n	8000c6e <HAL_SPI_MspDeInit+0x62>
  {
    /* USER CODE BEGIN SPI1_MspDeInit 0 */
    /* Reset peripherals */
    __HAL_RCC_SPI1_FORCE_RESET();
 8000c1e:	4b17      	ldr	r3, [pc, #92]	@ (8000c7c <HAL_SPI_MspDeInit+0x70>)
 8000c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c22:	4a16      	ldr	r2, [pc, #88]	@ (8000c7c <HAL_SPI_MspDeInit+0x70>)
 8000c24:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000c28:	6413      	str	r3, [r2, #64]	@ 0x40
    __HAL_RCC_SPI1_RELEASE_RESET();
 8000c2a:	4b14      	ldr	r3, [pc, #80]	@ (8000c7c <HAL_SPI_MspDeInit+0x70>)
 8000c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c2e:	4a13      	ldr	r2, [pc, #76]	@ (8000c7c <HAL_SPI_MspDeInit+0x70>)
 8000c30:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000c34:	6413      	str	r3, [r2, #64]	@ 0x40

    /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8000c36:	4b11      	ldr	r3, [pc, #68]	@ (8000c7c <HAL_SPI_MspDeInit+0x70>)
 8000c38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c3a:	4a10      	ldr	r2, [pc, #64]	@ (8000c7c <HAL_SPI_MspDeInit+0x70>)
 8000c3c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000c40:	6613      	str	r3, [r2, #96]	@ 0x60
    PA4     ------> SPI1_NSS
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4);
 8000c42:	2110      	movs	r1, #16
 8000c44:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c48:	f001 f8be 	bl	8001dc8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5);
 8000c4c:	2138      	movs	r1, #56	@ 0x38
 8000c4e:	480c      	ldr	r0, [pc, #48]	@ (8000c80 <HAL_SPI_MspDeInit+0x74>)
 8000c50:	f001 f8ba 	bl	8001dc8 <HAL_GPIO_DeInit>

    /* SPI1 DMA DeInit */
    HAL_DMA_DeInit(hspi->hdmatx);
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f000 fc13 	bl	8001484 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hspi->hdmarx);
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c62:	4618      	mov	r0, r3
 8000c64:	f000 fc0e 	bl	8001484 <HAL_DMA_DeInit>

    /* SPI1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(SPI1_IRQn);
 8000c68:	2023      	movs	r0, #35	@ 0x23
 8000c6a:	f000 fb48 	bl	80012fe <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN SPI1_MspDeInit 1 */

    /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 8000c6e:	bf00      	nop
 8000c70:	3708      	adds	r7, #8
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	40013000 	.word	0x40013000
 8000c7c:	40021000 	.word	0x40021000
 8000c80:	48000400 	.word	0x48000400

08000c84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000c88:	bf00      	nop
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c90:	4770      	bx	lr

08000c92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c92:	b480      	push	{r7}
 8000c94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c96:	bf00      	nop
 8000c98:	e7fd      	b.n	8000c96 <HardFault_Handler+0x4>

08000c9a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c9a:	b480      	push	{r7}
 8000c9c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c9e:	bf00      	nop
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr

08000ca8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cac:	bf00      	nop
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr

08000cb6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cb6:	b580      	push	{r7, lr}
 8000cb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cba:	f000 f9b9 	bl	8001030 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cbe:	bf00      	nop
 8000cc0:	bd80      	pop	{r7, pc}
	...

08000cc4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8000cc8:	4802      	ldr	r0, [pc, #8]	@ (8000cd4 <DMA1_Channel2_IRQHandler+0x10>)
 8000cca:	f000 fdac 	bl	8001826 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000cce:	bf00      	nop
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	20004150 	.word	0x20004150

08000cd8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8000cdc:	4802      	ldr	r0, [pc, #8]	@ (8000ce8 <DMA1_Channel3_IRQHandler+0x10>)
 8000cde:	f000 fda2 	bl	8001826 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8000ce2:	bf00      	nop
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	200040f0 	.word	0x200040f0

08000cec <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8000cf0:	4802      	ldr	r0, [pc, #8]	@ (8000cfc <SPI1_IRQHandler+0x10>)
 8000cf2:	f002 faf7 	bl	80032e4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000cf6:	bf00      	nop
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	2000408c 	.word	0x2000408c

08000d00 <EXTI4_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI4_IRQHandler(void)   // <----- The ISR Function We're Looking For!
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8000d04:	2010      	movs	r0, #16
 8000d06:	f001 f971 	bl	8001fec <HAL_GPIO_EXTI_IRQHandler>
}
 8000d0a:	bf00      	nop
 8000d0c:	bd80      	pop	{r7, pc}

08000d0e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000d0e:	b480      	push	{r7}
 8000d10:	af00      	add	r7, sp, #0
  return 1;
 8000d12:	2301      	movs	r3, #1
}
 8000d14:	4618      	mov	r0, r3
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr

08000d1e <_kill>:

int _kill(int pid, int sig)
{
 8000d1e:	b580      	push	{r7, lr}
 8000d20:	b082      	sub	sp, #8
 8000d22:	af00      	add	r7, sp, #0
 8000d24:	6078      	str	r0, [r7, #4]
 8000d26:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000d28:	f003 f968 	bl	8003ffc <__errno>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2216      	movs	r2, #22
 8000d30:	601a      	str	r2, [r3, #0]
  return -1;
 8000d32:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	3708      	adds	r7, #8
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}

08000d3e <_exit>:

void _exit (int status)
{
 8000d3e:	b580      	push	{r7, lr}
 8000d40:	b082      	sub	sp, #8
 8000d42:	af00      	add	r7, sp, #0
 8000d44:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000d46:	f04f 31ff 	mov.w	r1, #4294967295
 8000d4a:	6878      	ldr	r0, [r7, #4]
 8000d4c:	f7ff ffe7 	bl	8000d1e <_kill>
  while (1) {}    /* Make sure we hang here */
 8000d50:	bf00      	nop
 8000d52:	e7fd      	b.n	8000d50 <_exit+0x12>

08000d54 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b086      	sub	sp, #24
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	60f8      	str	r0, [r7, #12]
 8000d5c:	60b9      	str	r1, [r7, #8]
 8000d5e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d60:	2300      	movs	r3, #0
 8000d62:	617b      	str	r3, [r7, #20]
 8000d64:	e00a      	b.n	8000d7c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d66:	f3af 8000 	nop.w
 8000d6a:	4601      	mov	r1, r0
 8000d6c:	68bb      	ldr	r3, [r7, #8]
 8000d6e:	1c5a      	adds	r2, r3, #1
 8000d70:	60ba      	str	r2, [r7, #8]
 8000d72:	b2ca      	uxtb	r2, r1
 8000d74:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	3301      	adds	r3, #1
 8000d7a:	617b      	str	r3, [r7, #20]
 8000d7c:	697a      	ldr	r2, [r7, #20]
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	429a      	cmp	r2, r3
 8000d82:	dbf0      	blt.n	8000d66 <_read+0x12>
  }

  return len;
 8000d84:	687b      	ldr	r3, [r7, #4]
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	3718      	adds	r7, #24
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}

08000d8e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d8e:	b580      	push	{r7, lr}
 8000d90:	b086      	sub	sp, #24
 8000d92:	af00      	add	r7, sp, #0
 8000d94:	60f8      	str	r0, [r7, #12]
 8000d96:	60b9      	str	r1, [r7, #8]
 8000d98:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	617b      	str	r3, [r7, #20]
 8000d9e:	e009      	b.n	8000db4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000da0:	68bb      	ldr	r3, [r7, #8]
 8000da2:	1c5a      	adds	r2, r3, #1
 8000da4:	60ba      	str	r2, [r7, #8]
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	4618      	mov	r0, r3
 8000daa:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	3301      	adds	r3, #1
 8000db2:	617b      	str	r3, [r7, #20]
 8000db4:	697a      	ldr	r2, [r7, #20]
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	429a      	cmp	r2, r3
 8000dba:	dbf1      	blt.n	8000da0 <_write+0x12>
  }
  return len;
 8000dbc:	687b      	ldr	r3, [r7, #4]
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	3718      	adds	r7, #24
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}

08000dc6 <_close>:

int _close(int file)
{
 8000dc6:	b480      	push	{r7}
 8000dc8:	b083      	sub	sp, #12
 8000dca:	af00      	add	r7, sp, #0
 8000dcc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000dce:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	370c      	adds	r7, #12
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ddc:	4770      	bx	lr

08000dde <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000dde:	b480      	push	{r7}
 8000de0:	b083      	sub	sp, #12
 8000de2:	af00      	add	r7, sp, #0
 8000de4:	6078      	str	r0, [r7, #4]
 8000de6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000dee:	605a      	str	r2, [r3, #4]
  return 0;
 8000df0:	2300      	movs	r3, #0
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	370c      	adds	r7, #12
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr

08000dfe <_isatty>:

int _isatty(int file)
{
 8000dfe:	b480      	push	{r7}
 8000e00:	b083      	sub	sp, #12
 8000e02:	af00      	add	r7, sp, #0
 8000e04:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e06:	2301      	movs	r3, #1
}
 8000e08:	4618      	mov	r0, r3
 8000e0a:	370c      	adds	r7, #12
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e12:	4770      	bx	lr

08000e14 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e14:	b480      	push	{r7}
 8000e16:	b085      	sub	sp, #20
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	60f8      	str	r0, [r7, #12]
 8000e1c:	60b9      	str	r1, [r7, #8]
 8000e1e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000e20:	2300      	movs	r3, #0
}
 8000e22:	4618      	mov	r0, r3
 8000e24:	3714      	adds	r7, #20
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr
	...

08000e30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b086      	sub	sp, #24
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e38:	4a14      	ldr	r2, [pc, #80]	@ (8000e8c <_sbrk+0x5c>)
 8000e3a:	4b15      	ldr	r3, [pc, #84]	@ (8000e90 <_sbrk+0x60>)
 8000e3c:	1ad3      	subs	r3, r2, r3
 8000e3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e44:	4b13      	ldr	r3, [pc, #76]	@ (8000e94 <_sbrk+0x64>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d102      	bne.n	8000e52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e4c:	4b11      	ldr	r3, [pc, #68]	@ (8000e94 <_sbrk+0x64>)
 8000e4e:	4a12      	ldr	r2, [pc, #72]	@ (8000e98 <_sbrk+0x68>)
 8000e50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e52:	4b10      	ldr	r3, [pc, #64]	@ (8000e94 <_sbrk+0x64>)
 8000e54:	681a      	ldr	r2, [r3, #0]
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	4413      	add	r3, r2
 8000e5a:	693a      	ldr	r2, [r7, #16]
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	d207      	bcs.n	8000e70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e60:	f003 f8cc 	bl	8003ffc <__errno>
 8000e64:	4603      	mov	r3, r0
 8000e66:	220c      	movs	r2, #12
 8000e68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e6a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e6e:	e009      	b.n	8000e84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e70:	4b08      	ldr	r3, [pc, #32]	@ (8000e94 <_sbrk+0x64>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e76:	4b07      	ldr	r3, [pc, #28]	@ (8000e94 <_sbrk+0x64>)
 8000e78:	681a      	ldr	r2, [r3, #0]
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	4413      	add	r3, r2
 8000e7e:	4a05      	ldr	r2, [pc, #20]	@ (8000e94 <_sbrk+0x64>)
 8000e80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e82:	68fb      	ldr	r3, [r7, #12]
}
 8000e84:	4618      	mov	r0, r3
 8000e86:	3718      	adds	r7, #24
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}
 8000e8c:	20020000 	.word	0x20020000
 8000e90:	00000400 	.word	0x00000400
 8000e94:	200081fc 	.word	0x200081fc
 8000e98:	20008350 	.word	0x20008350

08000e9c <BSP_LED_Init>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b088      	sub	sp, #32
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;

  /* Enable the GPIO LED Clock */
  LED2_GPIO_CLK_ENABLE();
 8000ea6:	4b16      	ldr	r3, [pc, #88]	@ (8000f00 <BSP_LED_Init+0x64>)
 8000ea8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eaa:	4a15      	ldr	r2, [pc, #84]	@ (8000f00 <BSP_LED_Init+0x64>)
 8000eac:	f043 0301 	orr.w	r3, r3, #1
 8000eb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eb2:	4b13      	ldr	r3, [pc, #76]	@ (8000f00 <BSP_LED_Init+0x64>)
 8000eb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eb6:	f003 0301 	and.w	r3, r3, #1
 8000eba:	60bb      	str	r3, [r7, #8]
 8000ebc:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = LED_PIN[Led];
 8000ebe:	2320      	movs	r3, #32
 8000ec0:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eca:	2303      	movs	r3, #3
 8000ecc:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000ece:	79fb      	ldrb	r3, [r7, #7]
 8000ed0:	4a0c      	ldr	r2, [pc, #48]	@ (8000f04 <BSP_LED_Init+0x68>)
 8000ed2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ed6:	f107 020c 	add.w	r2, r7, #12
 8000eda:	4611      	mov	r1, r2
 8000edc:	4618      	mov	r0, r3
 8000ede:	f000 fdf1 	bl	8001ac4 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000ee2:	79fb      	ldrb	r3, [r7, #7]
 8000ee4:	4a07      	ldr	r2, [pc, #28]	@ (8000f04 <BSP_LED_Init+0x68>)
 8000ee6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000eea:	2120      	movs	r1, #32
 8000eec:	2200      	movs	r2, #0
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f001 f864 	bl	8001fbc <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8000ef4:	2300      	movs	r3, #0
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	3720      	adds	r7, #32
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	40021000 	.word	0x40021000
 8000f04:	20004004 	.word	0x20004004

08000f08 <BSP_LED_On>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	4603      	mov	r3, r0
 8000f10:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8000f12:	79fb      	ldrb	r3, [r7, #7]
 8000f14:	4a06      	ldr	r2, [pc, #24]	@ (8000f30 <BSP_LED_On+0x28>)
 8000f16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f1a:	2120      	movs	r1, #32
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f001 f84c 	bl	8001fbc <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8000f24:	2300      	movs	r3, #0
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	3708      	adds	r7, #8
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	20004004 	.word	0x20004004

08000f34 <BSP_LED_Off>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000f3e:	79fb      	ldrb	r3, [r7, #7]
 8000f40:	4a06      	ldr	r2, [pc, #24]	@ (8000f5c <BSP_LED_Off+0x28>)
 8000f42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f46:	2120      	movs	r1, #32
 8000f48:	2200      	movs	r2, #0
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f001 f836 	bl	8001fbc <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8000f50:	2300      	movs	r3, #0
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	3708      	adds	r7, #8
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	20004004 	.word	0x20004004

08000f60 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000f64:	4b08      	ldr	r3, [pc, #32]	@ (8000f88 <SystemInit+0x28>)
 8000f66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f6a:	4a07      	ldr	r2, [pc, #28]	@ (8000f88 <SystemInit+0x28>)
 8000f6c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f70:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000f74:	4b04      	ldr	r3, [pc, #16]	@ (8000f88 <SystemInit+0x28>)
 8000f76:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000f7a:	609a      	str	r2, [r3, #8]
#endif
}
 8000f7c:	bf00      	nop
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	e000ed00 	.word	0xe000ed00

08000f8c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f92:	2300      	movs	r3, #0
 8000f94:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f96:	2003      	movs	r0, #3
 8000f98:	f000 f97e 	bl	8001298 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f9c:	2000      	movs	r0, #0
 8000f9e:	f000 f80d 	bl	8000fbc <HAL_InitTick>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d002      	beq.n	8000fae <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000fa8:	2301      	movs	r3, #1
 8000faa:	71fb      	strb	r3, [r7, #7]
 8000fac:	e001      	b.n	8000fb2 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000fae:	f7ff fd45 	bl	8000a3c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000fb2:	79fb      	ldrb	r3, [r7, #7]

}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	3708      	adds	r7, #8
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}

08000fbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b084      	sub	sp, #16
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000fc8:	4b16      	ldr	r3, [pc, #88]	@ (8001024 <HAL_InitTick+0x68>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d022      	beq.n	8001016 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000fd0:	4b15      	ldr	r3, [pc, #84]	@ (8001028 <HAL_InitTick+0x6c>)
 8000fd2:	681a      	ldr	r2, [r3, #0]
 8000fd4:	4b13      	ldr	r3, [pc, #76]	@ (8001024 <HAL_InitTick+0x68>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000fdc:	fbb1 f3f3 	udiv	r3, r1, r3
 8000fe0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f000 f998 	bl	800131a <HAL_SYSTICK_Config>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d10f      	bne.n	8001010 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	2b0f      	cmp	r3, #15
 8000ff4:	d809      	bhi.n	800100a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	6879      	ldr	r1, [r7, #4]
 8000ffa:	f04f 30ff 	mov.w	r0, #4294967295
 8000ffe:	f000 f956 	bl	80012ae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001002:	4a0a      	ldr	r2, [pc, #40]	@ (800102c <HAL_InitTick+0x70>)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6013      	str	r3, [r2, #0]
 8001008:	e007      	b.n	800101a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800100a:	2301      	movs	r3, #1
 800100c:	73fb      	strb	r3, [r7, #15]
 800100e:	e004      	b.n	800101a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001010:	2301      	movs	r3, #1
 8001012:	73fb      	strb	r3, [r7, #15]
 8001014:	e001      	b.n	800101a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001016:	2301      	movs	r3, #1
 8001018:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800101a:	7bfb      	ldrb	r3, [r7, #15]
}
 800101c:	4618      	mov	r0, r3
 800101e:	3710      	adds	r7, #16
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	20004010 	.word	0x20004010
 8001028:	20004008 	.word	0x20004008
 800102c:	2000400c 	.word	0x2000400c

08001030 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001034:	4b05      	ldr	r3, [pc, #20]	@ (800104c <HAL_IncTick+0x1c>)
 8001036:	681a      	ldr	r2, [r3, #0]
 8001038:	4b05      	ldr	r3, [pc, #20]	@ (8001050 <HAL_IncTick+0x20>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4413      	add	r3, r2
 800103e:	4a03      	ldr	r2, [pc, #12]	@ (800104c <HAL_IncTick+0x1c>)
 8001040:	6013      	str	r3, [r2, #0]
}
 8001042:	bf00      	nop
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr
 800104c:	20008200 	.word	0x20008200
 8001050:	20004010 	.word	0x20004010

08001054 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0
  return uwTick;
 8001058:	4b03      	ldr	r3, [pc, #12]	@ (8001068 <HAL_GetTick+0x14>)
 800105a:	681b      	ldr	r3, [r3, #0]
}
 800105c:	4618      	mov	r0, r3
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop
 8001068:	20008200 	.word	0x20008200

0800106c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b084      	sub	sp, #16
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001074:	f7ff ffee 	bl	8001054 <HAL_GetTick>
 8001078:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001084:	d004      	beq.n	8001090 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001086:	4b09      	ldr	r3, [pc, #36]	@ (80010ac <HAL_Delay+0x40>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	68fa      	ldr	r2, [r7, #12]
 800108c:	4413      	add	r3, r2
 800108e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001090:	bf00      	nop
 8001092:	f7ff ffdf 	bl	8001054 <HAL_GetTick>
 8001096:	4602      	mov	r2, r0
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	1ad3      	subs	r3, r2, r3
 800109c:	68fa      	ldr	r2, [r7, #12]
 800109e:	429a      	cmp	r2, r3
 80010a0:	d8f7      	bhi.n	8001092 <HAL_Delay+0x26>
  {
  }
}
 80010a2:	bf00      	nop
 80010a4:	bf00      	nop
 80010a6:	3710      	adds	r7, #16
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	20004010 	.word	0x20004010

080010b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b085      	sub	sp, #20
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	f003 0307 	and.w	r3, r3, #7
 80010be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010c0:	4b0c      	ldr	r3, [pc, #48]	@ (80010f4 <__NVIC_SetPriorityGrouping+0x44>)
 80010c2:	68db      	ldr	r3, [r3, #12]
 80010c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010c6:	68ba      	ldr	r2, [r7, #8]
 80010c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80010cc:	4013      	ands	r3, r2
 80010ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010d4:	68bb      	ldr	r3, [r7, #8]
 80010d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80010dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010e2:	4a04      	ldr	r2, [pc, #16]	@ (80010f4 <__NVIC_SetPriorityGrouping+0x44>)
 80010e4:	68bb      	ldr	r3, [r7, #8]
 80010e6:	60d3      	str	r3, [r2, #12]
}
 80010e8:	bf00      	nop
 80010ea:	3714      	adds	r7, #20
 80010ec:	46bd      	mov	sp, r7
 80010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f2:	4770      	bx	lr
 80010f4:	e000ed00 	.word	0xe000ed00

080010f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010fc:	4b04      	ldr	r3, [pc, #16]	@ (8001110 <__NVIC_GetPriorityGrouping+0x18>)
 80010fe:	68db      	ldr	r3, [r3, #12]
 8001100:	0a1b      	lsrs	r3, r3, #8
 8001102:	f003 0307 	and.w	r3, r3, #7
}
 8001106:	4618      	mov	r0, r3
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr
 8001110:	e000ed00 	.word	0xe000ed00

08001114 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001114:	b480      	push	{r7}
 8001116:	b083      	sub	sp, #12
 8001118:	af00      	add	r7, sp, #0
 800111a:	4603      	mov	r3, r0
 800111c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800111e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001122:	2b00      	cmp	r3, #0
 8001124:	db0b      	blt.n	800113e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001126:	79fb      	ldrb	r3, [r7, #7]
 8001128:	f003 021f 	and.w	r2, r3, #31
 800112c:	4907      	ldr	r1, [pc, #28]	@ (800114c <__NVIC_EnableIRQ+0x38>)
 800112e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001132:	095b      	lsrs	r3, r3, #5
 8001134:	2001      	movs	r0, #1
 8001136:	fa00 f202 	lsl.w	r2, r0, r2
 800113a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800113e:	bf00      	nop
 8001140:	370c      	adds	r7, #12
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	e000e100 	.word	0xe000e100

08001150 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
 8001156:	4603      	mov	r3, r0
 8001158:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800115a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800115e:	2b00      	cmp	r3, #0
 8001160:	db12      	blt.n	8001188 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001162:	79fb      	ldrb	r3, [r7, #7]
 8001164:	f003 021f 	and.w	r2, r3, #31
 8001168:	490a      	ldr	r1, [pc, #40]	@ (8001194 <__NVIC_DisableIRQ+0x44>)
 800116a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800116e:	095b      	lsrs	r3, r3, #5
 8001170:	2001      	movs	r0, #1
 8001172:	fa00 f202 	lsl.w	r2, r0, r2
 8001176:	3320      	adds	r3, #32
 8001178:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800117c:	f3bf 8f4f 	dsb	sy
}
 8001180:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001182:	f3bf 8f6f 	isb	sy
}
 8001186:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001188:	bf00      	nop
 800118a:	370c      	adds	r7, #12
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr
 8001194:	e000e100 	.word	0xe000e100

08001198 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001198:	b480      	push	{r7}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
 800119e:	4603      	mov	r3, r0
 80011a0:	6039      	str	r1, [r7, #0]
 80011a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	db0a      	blt.n	80011c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	b2da      	uxtb	r2, r3
 80011b0:	490c      	ldr	r1, [pc, #48]	@ (80011e4 <__NVIC_SetPriority+0x4c>)
 80011b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011b6:	0112      	lsls	r2, r2, #4
 80011b8:	b2d2      	uxtb	r2, r2
 80011ba:	440b      	add	r3, r1
 80011bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011c0:	e00a      	b.n	80011d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	b2da      	uxtb	r2, r3
 80011c6:	4908      	ldr	r1, [pc, #32]	@ (80011e8 <__NVIC_SetPriority+0x50>)
 80011c8:	79fb      	ldrb	r3, [r7, #7]
 80011ca:	f003 030f 	and.w	r3, r3, #15
 80011ce:	3b04      	subs	r3, #4
 80011d0:	0112      	lsls	r2, r2, #4
 80011d2:	b2d2      	uxtb	r2, r2
 80011d4:	440b      	add	r3, r1
 80011d6:	761a      	strb	r2, [r3, #24]
}
 80011d8:	bf00      	nop
 80011da:	370c      	adds	r7, #12
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr
 80011e4:	e000e100 	.word	0xe000e100
 80011e8:	e000ed00 	.word	0xe000ed00

080011ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b089      	sub	sp, #36	@ 0x24
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	60f8      	str	r0, [r7, #12]
 80011f4:	60b9      	str	r1, [r7, #8]
 80011f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	f003 0307 	and.w	r3, r3, #7
 80011fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001200:	69fb      	ldr	r3, [r7, #28]
 8001202:	f1c3 0307 	rsb	r3, r3, #7
 8001206:	2b04      	cmp	r3, #4
 8001208:	bf28      	it	cs
 800120a:	2304      	movcs	r3, #4
 800120c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800120e:	69fb      	ldr	r3, [r7, #28]
 8001210:	3304      	adds	r3, #4
 8001212:	2b06      	cmp	r3, #6
 8001214:	d902      	bls.n	800121c <NVIC_EncodePriority+0x30>
 8001216:	69fb      	ldr	r3, [r7, #28]
 8001218:	3b03      	subs	r3, #3
 800121a:	e000      	b.n	800121e <NVIC_EncodePriority+0x32>
 800121c:	2300      	movs	r3, #0
 800121e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001220:	f04f 32ff 	mov.w	r2, #4294967295
 8001224:	69bb      	ldr	r3, [r7, #24]
 8001226:	fa02 f303 	lsl.w	r3, r2, r3
 800122a:	43da      	mvns	r2, r3
 800122c:	68bb      	ldr	r3, [r7, #8]
 800122e:	401a      	ands	r2, r3
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001234:	f04f 31ff 	mov.w	r1, #4294967295
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	fa01 f303 	lsl.w	r3, r1, r3
 800123e:	43d9      	mvns	r1, r3
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001244:	4313      	orrs	r3, r2
         );
}
 8001246:	4618      	mov	r0, r3
 8001248:	3724      	adds	r7, #36	@ 0x24
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr
	...

08001254 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	3b01      	subs	r3, #1
 8001260:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001264:	d301      	bcc.n	800126a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001266:	2301      	movs	r3, #1
 8001268:	e00f      	b.n	800128a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800126a:	4a0a      	ldr	r2, [pc, #40]	@ (8001294 <SysTick_Config+0x40>)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	3b01      	subs	r3, #1
 8001270:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001272:	210f      	movs	r1, #15
 8001274:	f04f 30ff 	mov.w	r0, #4294967295
 8001278:	f7ff ff8e 	bl	8001198 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800127c:	4b05      	ldr	r3, [pc, #20]	@ (8001294 <SysTick_Config+0x40>)
 800127e:	2200      	movs	r2, #0
 8001280:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001282:	4b04      	ldr	r3, [pc, #16]	@ (8001294 <SysTick_Config+0x40>)
 8001284:	2207      	movs	r2, #7
 8001286:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001288:	2300      	movs	r3, #0
}
 800128a:	4618      	mov	r0, r3
 800128c:	3708      	adds	r7, #8
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	e000e010 	.word	0xe000e010

08001298 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012a0:	6878      	ldr	r0, [r7, #4]
 80012a2:	f7ff ff05 	bl	80010b0 <__NVIC_SetPriorityGrouping>
}
 80012a6:	bf00      	nop
 80012a8:	3708      	adds	r7, #8
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}

080012ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012ae:	b580      	push	{r7, lr}
 80012b0:	b086      	sub	sp, #24
 80012b2:	af00      	add	r7, sp, #0
 80012b4:	4603      	mov	r3, r0
 80012b6:	60b9      	str	r1, [r7, #8]
 80012b8:	607a      	str	r2, [r7, #4]
 80012ba:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80012bc:	f7ff ff1c 	bl	80010f8 <__NVIC_GetPriorityGrouping>
 80012c0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012c2:	687a      	ldr	r2, [r7, #4]
 80012c4:	68b9      	ldr	r1, [r7, #8]
 80012c6:	6978      	ldr	r0, [r7, #20]
 80012c8:	f7ff ff90 	bl	80011ec <NVIC_EncodePriority>
 80012cc:	4602      	mov	r2, r0
 80012ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012d2:	4611      	mov	r1, r2
 80012d4:	4618      	mov	r0, r3
 80012d6:	f7ff ff5f 	bl	8001198 <__NVIC_SetPriority>
}
 80012da:	bf00      	nop
 80012dc:	3718      	adds	r7, #24
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}

080012e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012e2:	b580      	push	{r7, lr}
 80012e4:	b082      	sub	sp, #8
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	4603      	mov	r3, r0
 80012ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff ff0f 	bl	8001114 <__NVIC_EnableIRQ>
}
 80012f6:	bf00      	nop
 80012f8:	3708      	adds	r7, #8
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}

080012fe <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80012fe:	b580      	push	{r7, lr}
 8001300:	b082      	sub	sp, #8
 8001302:	af00      	add	r7, sp, #0
 8001304:	4603      	mov	r3, r0
 8001306:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001308:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff ff1f 	bl	8001150 <__NVIC_DisableIRQ>
}
 8001312:	bf00      	nop
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}

0800131a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800131a:	b580      	push	{r7, lr}
 800131c:	b082      	sub	sp, #8
 800131e:	af00      	add	r7, sp, #0
 8001320:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001322:	6878      	ldr	r0, [r7, #4]
 8001324:	f7ff ff96 	bl	8001254 <SysTick_Config>
 8001328:	4603      	mov	r3, r0
}
 800132a:	4618      	mov	r0, r3
 800132c:	3708      	adds	r7, #8
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
	...

08001334 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b084      	sub	sp, #16
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d101      	bne.n	8001346 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001342:	2301      	movs	r3, #1
 8001344:	e08d      	b.n	8001462 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	461a      	mov	r2, r3
 800134c:	4b47      	ldr	r3, [pc, #284]	@ (800146c <HAL_DMA_Init+0x138>)
 800134e:	429a      	cmp	r2, r3
 8001350:	d80f      	bhi.n	8001372 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	461a      	mov	r2, r3
 8001358:	4b45      	ldr	r3, [pc, #276]	@ (8001470 <HAL_DMA_Init+0x13c>)
 800135a:	4413      	add	r3, r2
 800135c:	4a45      	ldr	r2, [pc, #276]	@ (8001474 <HAL_DMA_Init+0x140>)
 800135e:	fba2 2303 	umull	r2, r3, r2, r3
 8001362:	091b      	lsrs	r3, r3, #4
 8001364:	009a      	lsls	r2, r3, #2
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	4a42      	ldr	r2, [pc, #264]	@ (8001478 <HAL_DMA_Init+0x144>)
 800136e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001370:	e00e      	b.n	8001390 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	461a      	mov	r2, r3
 8001378:	4b40      	ldr	r3, [pc, #256]	@ (800147c <HAL_DMA_Init+0x148>)
 800137a:	4413      	add	r3, r2
 800137c:	4a3d      	ldr	r2, [pc, #244]	@ (8001474 <HAL_DMA_Init+0x140>)
 800137e:	fba2 2303 	umull	r2, r3, r2, r3
 8001382:	091b      	lsrs	r3, r3, #4
 8001384:	009a      	lsls	r2, r3, #2
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	4a3c      	ldr	r2, [pc, #240]	@ (8001480 <HAL_DMA_Init+0x14c>)
 800138e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2202      	movs	r2, #2
 8001394:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80013a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80013aa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80013b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	691b      	ldr	r3, [r3, #16]
 80013ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	699b      	ldr	r3, [r3, #24]
 80013c6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013cc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6a1b      	ldr	r3, [r3, #32]
 80013d2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80013d4:	68fa      	ldr	r2, [r7, #12]
 80013d6:	4313      	orrs	r3, r2
 80013d8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	68fa      	ldr	r2, [r7, #12]
 80013e0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80013e2:	6878      	ldr	r0, [r7, #4]
 80013e4:	f000 fb0c 	bl	8001a00 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	689b      	ldr	r3, [r3, #8]
 80013ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80013f0:	d102      	bne.n	80013f8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	2200      	movs	r2, #0
 80013f6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	685a      	ldr	r2, [r3, #4]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001400:	b2d2      	uxtb	r2, r2
 8001402:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001408:	687a      	ldr	r2, [r7, #4]
 800140a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800140c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d010      	beq.n	8001438 <HAL_DMA_Init+0x104>
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	2b04      	cmp	r3, #4
 800141c:	d80c      	bhi.n	8001438 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f000 fb2c 	bl	8001a7c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001428:	2200      	movs	r2, #0
 800142a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001430:	687a      	ldr	r2, [r7, #4]
 8001432:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001434:	605a      	str	r2, [r3, #4]
 8001436:	e008      	b.n	800144a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2200      	movs	r2, #0
 800143c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	2200      	movs	r2, #0
 8001442:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2200      	movs	r2, #0
 8001448:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2200      	movs	r2, #0
 800144e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2201      	movs	r2, #1
 8001454:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2200      	movs	r2, #0
 800145c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001460:	2300      	movs	r3, #0
}
 8001462:	4618      	mov	r0, r3
 8001464:	3710      	adds	r7, #16
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	40020407 	.word	0x40020407
 8001470:	bffdfff8 	.word	0xbffdfff8
 8001474:	cccccccd 	.word	0xcccccccd
 8001478:	40020000 	.word	0x40020000
 800147c:	bffdfbf8 	.word	0xbffdfbf8
 8001480:	40020400 	.word	0x40020400

08001484 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d101      	bne.n	8001496 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001492:	2301      	movs	r3, #1
 8001494:	e07b      	b.n	800158e <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	681a      	ldr	r2, [r3, #0]
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f022 0201 	bic.w	r2, r2, #1
 80014a4:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	461a      	mov	r2, r3
 80014ac:	4b3a      	ldr	r3, [pc, #232]	@ (8001598 <HAL_DMA_DeInit+0x114>)
 80014ae:	429a      	cmp	r2, r3
 80014b0:	d80f      	bhi.n	80014d2 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	461a      	mov	r2, r3
 80014b8:	4b38      	ldr	r3, [pc, #224]	@ (800159c <HAL_DMA_DeInit+0x118>)
 80014ba:	4413      	add	r3, r2
 80014bc:	4a38      	ldr	r2, [pc, #224]	@ (80015a0 <HAL_DMA_DeInit+0x11c>)
 80014be:	fba2 2303 	umull	r2, r3, r2, r3
 80014c2:	091b      	lsrs	r3, r3, #4
 80014c4:	009a      	lsls	r2, r3, #2
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4a35      	ldr	r2, [pc, #212]	@ (80015a4 <HAL_DMA_DeInit+0x120>)
 80014ce:	641a      	str	r2, [r3, #64]	@ 0x40
 80014d0:	e00e      	b.n	80014f0 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	461a      	mov	r2, r3
 80014d8:	4b33      	ldr	r3, [pc, #204]	@ (80015a8 <HAL_DMA_DeInit+0x124>)
 80014da:	4413      	add	r3, r2
 80014dc:	4a30      	ldr	r2, [pc, #192]	@ (80015a0 <HAL_DMA_DeInit+0x11c>)
 80014de:	fba2 2303 	umull	r2, r3, r2, r3
 80014e2:	091b      	lsrs	r3, r3, #4
 80014e4:	009a      	lsls	r2, r3, #2
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	4a2f      	ldr	r2, [pc, #188]	@ (80015ac <HAL_DMA_DeInit+0x128>)
 80014ee:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	2200      	movs	r2, #0
 80014f6:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014fc:	f003 021f 	and.w	r2, r3, #31
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001504:	2101      	movs	r1, #1
 8001506:	fa01 f202 	lsl.w	r2, r1, r2
 800150a:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800150c:	6878      	ldr	r0, [r7, #4]
 800150e:	f000 fa77 	bl	8001a00 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001516:	2200      	movs	r2, #0
 8001518:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800151e:	687a      	ldr	r2, [r7, #4]
 8001520:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001522:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d00f      	beq.n	800154c <HAL_DMA_DeInit+0xc8>
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	2b04      	cmp	r3, #4
 8001532:	d80b      	bhi.n	800154c <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001534:	6878      	ldr	r0, [r7, #4]
 8001536:	f000 faa1 	bl	8001a7c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800153e:	2200      	movs	r2, #0
 8001540:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001546:	687a      	ldr	r2, [r7, #4]
 8001548:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800154a:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2200      	movs	r2, #0
 8001550:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2200      	movs	r2, #0
 8001556:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	2200      	movs	r2, #0
 800155c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	2200      	movs	r2, #0
 8001562:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2200      	movs	r2, #0
 8001568:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2200      	movs	r2, #0
 800156e:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2200      	movs	r2, #0
 8001574:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2200      	movs	r2, #0
 800157a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2200      	movs	r2, #0
 8001580:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2200      	movs	r2, #0
 8001588:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800158c:	2300      	movs	r3, #0
}
 800158e:	4618      	mov	r0, r3
 8001590:	3708      	adds	r7, #8
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	40020407 	.word	0x40020407
 800159c:	bffdfff8 	.word	0xbffdfff8
 80015a0:	cccccccd 	.word	0xcccccccd
 80015a4:	40020000 	.word	0x40020000
 80015a8:	bffdfbf8 	.word	0xbffdfbf8
 80015ac:	40020400 	.word	0x40020400

080015b0 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b086      	sub	sp, #24
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	60f8      	str	r0, [r7, #12]
 80015b8:	60b9      	str	r1, [r7, #8]
 80015ba:	607a      	str	r2, [r7, #4]
 80015bc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80015be:	2300      	movs	r3, #0
 80015c0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80015c8:	2b01      	cmp	r3, #1
 80015ca:	d101      	bne.n	80015d0 <HAL_DMA_Start_IT+0x20>
 80015cc:	2302      	movs	r3, #2
 80015ce:	e066      	b.n	800169e <HAL_DMA_Start_IT+0xee>
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	2201      	movs	r2, #1
 80015d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80015de:	b2db      	uxtb	r3, r3
 80015e0:	2b01      	cmp	r3, #1
 80015e2:	d155      	bne.n	8001690 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	2202      	movs	r2, #2
 80015e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	2200      	movs	r2, #0
 80015f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f022 0201 	bic.w	r2, r2, #1
 8001600:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	687a      	ldr	r2, [r7, #4]
 8001606:	68b9      	ldr	r1, [r7, #8]
 8001608:	68f8      	ldr	r0, [r7, #12]
 800160a:	f000 f9bb 	bl	8001984 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001612:	2b00      	cmp	r3, #0
 8001614:	d008      	beq.n	8001628 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f042 020e 	orr.w	r2, r2, #14
 8001624:	601a      	str	r2, [r3, #0]
 8001626:	e00f      	b.n	8001648 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f022 0204 	bic.w	r2, r2, #4
 8001636:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f042 020a 	orr.w	r2, r2, #10
 8001646:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001652:	2b00      	cmp	r3, #0
 8001654:	d007      	beq.n	8001666 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800165a:	681a      	ldr	r2, [r3, #0]
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001660:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001664:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800166a:	2b00      	cmp	r3, #0
 800166c:	d007      	beq.n	800167e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001678:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800167c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f042 0201 	orr.w	r2, r2, #1
 800168c:	601a      	str	r2, [r3, #0]
 800168e:	e005      	b.n	800169c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	2200      	movs	r2, #0
 8001694:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001698:	2302      	movs	r3, #2
 800169a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800169c:	7dfb      	ldrb	r3, [r7, #23]
}
 800169e:	4618      	mov	r0, r3
 80016a0:	3718      	adds	r7, #24
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}

080016a6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80016a6:	b480      	push	{r7}
 80016a8:	b085      	sub	sp, #20
 80016aa:	af00      	add	r7, sp, #0
 80016ac:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80016ae:	2300      	movs	r3, #0
 80016b0:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	2b02      	cmp	r3, #2
 80016bc:	d005      	beq.n	80016ca <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2204      	movs	r2, #4
 80016c2:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80016c4:	2301      	movs	r3, #1
 80016c6:	73fb      	strb	r3, [r7, #15]
 80016c8:	e037      	b.n	800173a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	681a      	ldr	r2, [r3, #0]
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f022 020e 	bic.w	r2, r2, #14
 80016d8:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80016e8:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	681a      	ldr	r2, [r3, #0]
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f022 0201 	bic.w	r2, r2, #1
 80016f8:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016fe:	f003 021f 	and.w	r2, r3, #31
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001706:	2101      	movs	r1, #1
 8001708:	fa01 f202 	lsl.w	r2, r1, r2
 800170c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001716:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800171c:	2b00      	cmp	r3, #0
 800171e:	d00c      	beq.n	800173a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800172a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800172e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001734:	687a      	ldr	r2, [r7, #4]
 8001736:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001738:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2201      	movs	r2, #1
 800173e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2200      	movs	r2, #0
 8001746:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800174a:	7bfb      	ldrb	r3, [r7, #15]
}
 800174c:	4618      	mov	r0, r3
 800174e:	3714      	adds	r7, #20
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr

08001758 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b084      	sub	sp, #16
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001760:	2300      	movs	r3, #0
 8001762:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800176a:	b2db      	uxtb	r3, r3
 800176c:	2b02      	cmp	r3, #2
 800176e:	d00d      	beq.n	800178c <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2204      	movs	r2, #4
 8001774:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2201      	movs	r2, #1
 800177a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2200      	movs	r2, #0
 8001782:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8001786:	2301      	movs	r3, #1
 8001788:	73fb      	strb	r3, [r7, #15]
 800178a:	e047      	b.n	800181c <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f022 020e 	bic.w	r2, r2, #14
 800179a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f022 0201 	bic.w	r2, r2, #1
 80017aa:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017b0:	681a      	ldr	r2, [r3, #0]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017b6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80017ba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017c0:	f003 021f 	and.w	r2, r3, #31
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017c8:	2101      	movs	r1, #1
 80017ca:	fa01 f202 	lsl.w	r2, r1, r2
 80017ce:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017d4:	687a      	ldr	r2, [r7, #4]
 80017d6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80017d8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d00c      	beq.n	80017fc <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017ec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80017f0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017f6:	687a      	ldr	r2, [r7, #4]
 80017f8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80017fa:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2201      	movs	r2, #1
 8001800:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2200      	movs	r2, #0
 8001808:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001810:	2b00      	cmp	r3, #0
 8001812:	d003      	beq.n	800181c <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001818:	6878      	ldr	r0, [r7, #4]
 800181a:	4798      	blx	r3
    }
  }
  return status;
 800181c:	7bfb      	ldrb	r3, [r7, #15]
}
 800181e:	4618      	mov	r0, r3
 8001820:	3710      	adds	r7, #16
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}

08001826 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001826:	b580      	push	{r7, lr}
 8001828:	b084      	sub	sp, #16
 800182a:	af00      	add	r7, sp, #0
 800182c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001842:	f003 031f 	and.w	r3, r3, #31
 8001846:	2204      	movs	r2, #4
 8001848:	409a      	lsls	r2, r3
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	4013      	ands	r3, r2
 800184e:	2b00      	cmp	r3, #0
 8001850:	d026      	beq.n	80018a0 <HAL_DMA_IRQHandler+0x7a>
 8001852:	68bb      	ldr	r3, [r7, #8]
 8001854:	f003 0304 	and.w	r3, r3, #4
 8001858:	2b00      	cmp	r3, #0
 800185a:	d021      	beq.n	80018a0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f003 0320 	and.w	r3, r3, #32
 8001866:	2b00      	cmp	r3, #0
 8001868:	d107      	bne.n	800187a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	681a      	ldr	r2, [r3, #0]
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f022 0204 	bic.w	r2, r2, #4
 8001878:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800187e:	f003 021f 	and.w	r2, r3, #31
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001886:	2104      	movs	r1, #4
 8001888:	fa01 f202 	lsl.w	r2, r1, r2
 800188c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001892:	2b00      	cmp	r3, #0
 8001894:	d071      	beq.n	800197a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189a:	6878      	ldr	r0, [r7, #4]
 800189c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800189e:	e06c      	b.n	800197a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018a4:	f003 031f 	and.w	r3, r3, #31
 80018a8:	2202      	movs	r2, #2
 80018aa:	409a      	lsls	r2, r3
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	4013      	ands	r3, r2
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d02e      	beq.n	8001912 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	f003 0302 	and.w	r3, r3, #2
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d029      	beq.n	8001912 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f003 0320 	and.w	r3, r3, #32
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d10b      	bne.n	80018e4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f022 020a 	bic.w	r2, r2, #10
 80018da:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2201      	movs	r2, #1
 80018e0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018e8:	f003 021f 	and.w	r2, r3, #31
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018f0:	2102      	movs	r1, #2
 80018f2:	fa01 f202 	lsl.w	r2, r1, r2
 80018f6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2200      	movs	r2, #0
 80018fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001904:	2b00      	cmp	r3, #0
 8001906:	d038      	beq.n	800197a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800190c:	6878      	ldr	r0, [r7, #4]
 800190e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001910:	e033      	b.n	800197a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001916:	f003 031f 	and.w	r3, r3, #31
 800191a:	2208      	movs	r2, #8
 800191c:	409a      	lsls	r2, r3
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	4013      	ands	r3, r2
 8001922:	2b00      	cmp	r3, #0
 8001924:	d02a      	beq.n	800197c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8001926:	68bb      	ldr	r3, [r7, #8]
 8001928:	f003 0308 	and.w	r3, r3, #8
 800192c:	2b00      	cmp	r3, #0
 800192e:	d025      	beq.n	800197c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f022 020e 	bic.w	r2, r2, #14
 800193e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001944:	f003 021f 	and.w	r2, r3, #31
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800194c:	2101      	movs	r1, #1
 800194e:	fa01 f202 	lsl.w	r2, r1, r2
 8001952:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2201      	movs	r2, #1
 8001958:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2201      	movs	r2, #1
 800195e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2200      	movs	r2, #0
 8001966:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800196e:	2b00      	cmp	r3, #0
 8001970:	d004      	beq.n	800197c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001976:	6878      	ldr	r0, [r7, #4]
 8001978:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800197a:	bf00      	nop
 800197c:	bf00      	nop
}
 800197e:	3710      	adds	r7, #16
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}

08001984 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001984:	b480      	push	{r7}
 8001986:	b085      	sub	sp, #20
 8001988:	af00      	add	r7, sp, #0
 800198a:	60f8      	str	r0, [r7, #12]
 800198c:	60b9      	str	r1, [r7, #8]
 800198e:	607a      	str	r2, [r7, #4]
 8001990:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001996:	68fa      	ldr	r2, [r7, #12]
 8001998:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800199a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d004      	beq.n	80019ae <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019a8:	68fa      	ldr	r2, [r7, #12]
 80019aa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80019ac:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019b2:	f003 021f 	and.w	r2, r3, #31
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ba:	2101      	movs	r1, #1
 80019bc:	fa01 f202 	lsl.w	r2, r1, r2
 80019c0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	683a      	ldr	r2, [r7, #0]
 80019c8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	689b      	ldr	r3, [r3, #8]
 80019ce:	2b10      	cmp	r3, #16
 80019d0:	d108      	bne.n	80019e4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	687a      	ldr	r2, [r7, #4]
 80019d8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	68ba      	ldr	r2, [r7, #8]
 80019e0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80019e2:	e007      	b.n	80019f4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	68ba      	ldr	r2, [r7, #8]
 80019ea:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	687a      	ldr	r2, [r7, #4]
 80019f2:	60da      	str	r2, [r3, #12]
}
 80019f4:	bf00      	nop
 80019f6:	3714      	adds	r7, #20
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr

08001a00 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b087      	sub	sp, #28
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	4b16      	ldr	r3, [pc, #88]	@ (8001a68 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8001a10:	429a      	cmp	r2, r3
 8001a12:	d802      	bhi.n	8001a1a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8001a14:	4b15      	ldr	r3, [pc, #84]	@ (8001a6c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001a16:	617b      	str	r3, [r7, #20]
 8001a18:	e001      	b.n	8001a1e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8001a1a:	4b15      	ldr	r3, [pc, #84]	@ (8001a70 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8001a1c:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	3b08      	subs	r3, #8
 8001a2a:	4a12      	ldr	r2, [pc, #72]	@ (8001a74 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8001a2c:	fba2 2303 	umull	r2, r3, r2, r3
 8001a30:	091b      	lsrs	r3, r3, #4
 8001a32:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a38:	089b      	lsrs	r3, r3, #2
 8001a3a:	009a      	lsls	r2, r3, #2
 8001a3c:	693b      	ldr	r3, [r7, #16]
 8001a3e:	4413      	add	r3, r2
 8001a40:	461a      	mov	r2, r3
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	4a0b      	ldr	r2, [pc, #44]	@ (8001a78 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8001a4a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	f003 031f 	and.w	r3, r3, #31
 8001a52:	2201      	movs	r2, #1
 8001a54:	409a      	lsls	r2, r3
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8001a5a:	bf00      	nop
 8001a5c:	371c      	adds	r7, #28
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop
 8001a68:	40020407 	.word	0x40020407
 8001a6c:	40020800 	.word	0x40020800
 8001a70:	40020820 	.word	0x40020820
 8001a74:	cccccccd 	.word	0xcccccccd
 8001a78:	40020880 	.word	0x40020880

08001a7c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b085      	sub	sp, #20
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001a8c:	68fa      	ldr	r2, [r7, #12]
 8001a8e:	4b0b      	ldr	r3, [pc, #44]	@ (8001abc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001a90:	4413      	add	r3, r2
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	461a      	mov	r2, r3
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	4a08      	ldr	r2, [pc, #32]	@ (8001ac0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001a9e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	3b01      	subs	r3, #1
 8001aa4:	f003 031f 	and.w	r3, r3, #31
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	409a      	lsls	r2, r3
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8001ab0:	bf00      	nop
 8001ab2:	3714      	adds	r7, #20
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aba:	4770      	bx	lr
 8001abc:	1000823f 	.word	0x1000823f
 8001ac0:	40020940 	.word	0x40020940

08001ac4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b087      	sub	sp, #28
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001ad2:	e15a      	b.n	8001d8a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	681a      	ldr	r2, [r3, #0]
 8001ad8:	2101      	movs	r1, #1
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	f000 814c 	beq.w	8001d84 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	f003 0303 	and.w	r3, r3, #3
 8001af4:	2b01      	cmp	r3, #1
 8001af6:	d005      	beq.n	8001b04 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001b00:	2b02      	cmp	r3, #2
 8001b02:	d130      	bne.n	8001b66 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	005b      	lsls	r3, r3, #1
 8001b0e:	2203      	movs	r2, #3
 8001b10:	fa02 f303 	lsl.w	r3, r2, r3
 8001b14:	43db      	mvns	r3, r3
 8001b16:	693a      	ldr	r2, [r7, #16]
 8001b18:	4013      	ands	r3, r2
 8001b1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	68da      	ldr	r2, [r3, #12]
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	005b      	lsls	r3, r3, #1
 8001b24:	fa02 f303 	lsl.w	r3, r2, r3
 8001b28:	693a      	ldr	r2, [r7, #16]
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	693a      	ldr	r2, [r7, #16]
 8001b32:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b42:	43db      	mvns	r3, r3
 8001b44:	693a      	ldr	r2, [r7, #16]
 8001b46:	4013      	ands	r3, r2
 8001b48:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	091b      	lsrs	r3, r3, #4
 8001b50:	f003 0201 	and.w	r2, r3, #1
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5a:	693a      	ldr	r2, [r7, #16]
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	693a      	ldr	r2, [r7, #16]
 8001b64:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	f003 0303 	and.w	r3, r3, #3
 8001b6e:	2b03      	cmp	r3, #3
 8001b70:	d017      	beq.n	8001ba2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	68db      	ldr	r3, [r3, #12]
 8001b76:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001b78:	697b      	ldr	r3, [r7, #20]
 8001b7a:	005b      	lsls	r3, r3, #1
 8001b7c:	2203      	movs	r2, #3
 8001b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b82:	43db      	mvns	r3, r3
 8001b84:	693a      	ldr	r2, [r7, #16]
 8001b86:	4013      	ands	r3, r2
 8001b88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	689a      	ldr	r2, [r3, #8]
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	005b      	lsls	r3, r3, #1
 8001b92:	fa02 f303 	lsl.w	r3, r2, r3
 8001b96:	693a      	ldr	r2, [r7, #16]
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	693a      	ldr	r2, [r7, #16]
 8001ba0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	f003 0303 	and.w	r3, r3, #3
 8001baa:	2b02      	cmp	r3, #2
 8001bac:	d123      	bne.n	8001bf6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	08da      	lsrs	r2, r3, #3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	3208      	adds	r2, #8
 8001bb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	f003 0307 	and.w	r3, r3, #7
 8001bc2:	009b      	lsls	r3, r3, #2
 8001bc4:	220f      	movs	r2, #15
 8001bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bca:	43db      	mvns	r3, r3
 8001bcc:	693a      	ldr	r2, [r7, #16]
 8001bce:	4013      	ands	r3, r2
 8001bd0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	691a      	ldr	r2, [r3, #16]
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	f003 0307 	and.w	r3, r3, #7
 8001bdc:	009b      	lsls	r3, r3, #2
 8001bde:	fa02 f303 	lsl.w	r3, r2, r3
 8001be2:	693a      	ldr	r2, [r7, #16]
 8001be4:	4313      	orrs	r3, r2
 8001be6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	08da      	lsrs	r2, r3, #3
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	3208      	adds	r2, #8
 8001bf0:	6939      	ldr	r1, [r7, #16]
 8001bf2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	005b      	lsls	r3, r3, #1
 8001c00:	2203      	movs	r2, #3
 8001c02:	fa02 f303 	lsl.w	r3, r2, r3
 8001c06:	43db      	mvns	r3, r3
 8001c08:	693a      	ldr	r2, [r7, #16]
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	f003 0203 	and.w	r2, r3, #3
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	005b      	lsls	r3, r3, #1
 8001c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1e:	693a      	ldr	r2, [r7, #16]
 8001c20:	4313      	orrs	r3, r2
 8001c22:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	693a      	ldr	r2, [r7, #16]
 8001c28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	f000 80a6 	beq.w	8001d84 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c38:	4b5b      	ldr	r3, [pc, #364]	@ (8001da8 <HAL_GPIO_Init+0x2e4>)
 8001c3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c3c:	4a5a      	ldr	r2, [pc, #360]	@ (8001da8 <HAL_GPIO_Init+0x2e4>)
 8001c3e:	f043 0301 	orr.w	r3, r3, #1
 8001c42:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c44:	4b58      	ldr	r3, [pc, #352]	@ (8001da8 <HAL_GPIO_Init+0x2e4>)
 8001c46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c48:	f003 0301 	and.w	r3, r3, #1
 8001c4c:	60bb      	str	r3, [r7, #8]
 8001c4e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c50:	4a56      	ldr	r2, [pc, #344]	@ (8001dac <HAL_GPIO_Init+0x2e8>)
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	089b      	lsrs	r3, r3, #2
 8001c56:	3302      	adds	r3, #2
 8001c58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c5c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001c5e:	697b      	ldr	r3, [r7, #20]
 8001c60:	f003 0303 	and.w	r3, r3, #3
 8001c64:	009b      	lsls	r3, r3, #2
 8001c66:	220f      	movs	r2, #15
 8001c68:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6c:	43db      	mvns	r3, r3
 8001c6e:	693a      	ldr	r2, [r7, #16]
 8001c70:	4013      	ands	r3, r2
 8001c72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001c7a:	d01f      	beq.n	8001cbc <HAL_GPIO_Init+0x1f8>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	4a4c      	ldr	r2, [pc, #304]	@ (8001db0 <HAL_GPIO_Init+0x2ec>)
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d019      	beq.n	8001cb8 <HAL_GPIO_Init+0x1f4>
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	4a4b      	ldr	r2, [pc, #300]	@ (8001db4 <HAL_GPIO_Init+0x2f0>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d013      	beq.n	8001cb4 <HAL_GPIO_Init+0x1f0>
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	4a4a      	ldr	r2, [pc, #296]	@ (8001db8 <HAL_GPIO_Init+0x2f4>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d00d      	beq.n	8001cb0 <HAL_GPIO_Init+0x1ec>
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	4a49      	ldr	r2, [pc, #292]	@ (8001dbc <HAL_GPIO_Init+0x2f8>)
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d007      	beq.n	8001cac <HAL_GPIO_Init+0x1e8>
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	4a48      	ldr	r2, [pc, #288]	@ (8001dc0 <HAL_GPIO_Init+0x2fc>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d101      	bne.n	8001ca8 <HAL_GPIO_Init+0x1e4>
 8001ca4:	2305      	movs	r3, #5
 8001ca6:	e00a      	b.n	8001cbe <HAL_GPIO_Init+0x1fa>
 8001ca8:	2306      	movs	r3, #6
 8001caa:	e008      	b.n	8001cbe <HAL_GPIO_Init+0x1fa>
 8001cac:	2304      	movs	r3, #4
 8001cae:	e006      	b.n	8001cbe <HAL_GPIO_Init+0x1fa>
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	e004      	b.n	8001cbe <HAL_GPIO_Init+0x1fa>
 8001cb4:	2302      	movs	r3, #2
 8001cb6:	e002      	b.n	8001cbe <HAL_GPIO_Init+0x1fa>
 8001cb8:	2301      	movs	r3, #1
 8001cba:	e000      	b.n	8001cbe <HAL_GPIO_Init+0x1fa>
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	697a      	ldr	r2, [r7, #20]
 8001cc0:	f002 0203 	and.w	r2, r2, #3
 8001cc4:	0092      	lsls	r2, r2, #2
 8001cc6:	4093      	lsls	r3, r2
 8001cc8:	693a      	ldr	r2, [r7, #16]
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001cce:	4937      	ldr	r1, [pc, #220]	@ (8001dac <HAL_GPIO_Init+0x2e8>)
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	089b      	lsrs	r3, r3, #2
 8001cd4:	3302      	adds	r3, #2
 8001cd6:	693a      	ldr	r2, [r7, #16]
 8001cd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001cdc:	4b39      	ldr	r3, [pc, #228]	@ (8001dc4 <HAL_GPIO_Init+0x300>)
 8001cde:	689b      	ldr	r3, [r3, #8]
 8001ce0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	43db      	mvns	r3, r3
 8001ce6:	693a      	ldr	r2, [r7, #16]
 8001ce8:	4013      	ands	r3, r2
 8001cea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d003      	beq.n	8001d00 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001cf8:	693a      	ldr	r2, [r7, #16]
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001d00:	4a30      	ldr	r2, [pc, #192]	@ (8001dc4 <HAL_GPIO_Init+0x300>)
 8001d02:	693b      	ldr	r3, [r7, #16]
 8001d04:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001d06:	4b2f      	ldr	r3, [pc, #188]	@ (8001dc4 <HAL_GPIO_Init+0x300>)
 8001d08:	68db      	ldr	r3, [r3, #12]
 8001d0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	43db      	mvns	r3, r3
 8001d10:	693a      	ldr	r2, [r7, #16]
 8001d12:	4013      	ands	r3, r2
 8001d14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d003      	beq.n	8001d2a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001d22:	693a      	ldr	r2, [r7, #16]
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	4313      	orrs	r3, r2
 8001d28:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001d2a:	4a26      	ldr	r2, [pc, #152]	@ (8001dc4 <HAL_GPIO_Init+0x300>)
 8001d2c:	693b      	ldr	r3, [r7, #16]
 8001d2e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001d30:	4b24      	ldr	r3, [pc, #144]	@ (8001dc4 <HAL_GPIO_Init+0x300>)
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	43db      	mvns	r3, r3
 8001d3a:	693a      	ldr	r2, [r7, #16]
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d003      	beq.n	8001d54 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001d4c:	693a      	ldr	r2, [r7, #16]
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	4313      	orrs	r3, r2
 8001d52:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001d54:	4a1b      	ldr	r2, [pc, #108]	@ (8001dc4 <HAL_GPIO_Init+0x300>)
 8001d56:	693b      	ldr	r3, [r7, #16]
 8001d58:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001d5a:	4b1a      	ldr	r3, [pc, #104]	@ (8001dc4 <HAL_GPIO_Init+0x300>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	43db      	mvns	r3, r3
 8001d64:	693a      	ldr	r2, [r7, #16]
 8001d66:	4013      	ands	r3, r2
 8001d68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d003      	beq.n	8001d7e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001d76:	693a      	ldr	r2, [r7, #16]
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001d7e:	4a11      	ldr	r2, [pc, #68]	@ (8001dc4 <HAL_GPIO_Init+0x300>)
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	3301      	adds	r3, #1
 8001d88:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	681a      	ldr	r2, [r3, #0]
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	fa22 f303 	lsr.w	r3, r2, r3
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	f47f ae9d 	bne.w	8001ad4 <HAL_GPIO_Init+0x10>
  }
}
 8001d9a:	bf00      	nop
 8001d9c:	bf00      	nop
 8001d9e:	371c      	adds	r7, #28
 8001da0:	46bd      	mov	sp, r7
 8001da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da6:	4770      	bx	lr
 8001da8:	40021000 	.word	0x40021000
 8001dac:	40010000 	.word	0x40010000
 8001db0:	48000400 	.word	0x48000400
 8001db4:	48000800 	.word	0x48000800
 8001db8:	48000c00 	.word	0x48000c00
 8001dbc:	48001000 	.word	0x48001000
 8001dc0:	48001400 	.word	0x48001400
 8001dc4:	40010400 	.word	0x40010400

08001dc8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b087      	sub	sp, #28
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
 8001dd0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8001dd6:	e0bd      	b.n	8001f54 <HAL_GPIO_DeInit+0x18c>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8001dd8:	2201      	movs	r2, #1
 8001dda:	697b      	ldr	r3, [r7, #20]
 8001ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8001de0:	683a      	ldr	r2, [r7, #0]
 8001de2:	4013      	ands	r3, r2
 8001de4:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	f000 80b0 	beq.w	8001f4e <HAL_GPIO_DeInit+0x186>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 8001dee:	4a60      	ldr	r2, [pc, #384]	@ (8001f70 <HAL_GPIO_DeInit+0x1a8>)
 8001df0:	697b      	ldr	r3, [r7, #20]
 8001df2:	089b      	lsrs	r3, r3, #2
 8001df4:	3302      	adds	r3, #2
 8001df6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dfa:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	f003 0303 	and.w	r3, r3, #3
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	220f      	movs	r2, #15
 8001e06:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0a:	68fa      	ldr	r2, [r7, #12]
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001e16:	d01f      	beq.n	8001e58 <HAL_GPIO_DeInit+0x90>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	4a56      	ldr	r2, [pc, #344]	@ (8001f74 <HAL_GPIO_DeInit+0x1ac>)
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	d019      	beq.n	8001e54 <HAL_GPIO_DeInit+0x8c>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	4a55      	ldr	r2, [pc, #340]	@ (8001f78 <HAL_GPIO_DeInit+0x1b0>)
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d013      	beq.n	8001e50 <HAL_GPIO_DeInit+0x88>
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	4a54      	ldr	r2, [pc, #336]	@ (8001f7c <HAL_GPIO_DeInit+0x1b4>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d00d      	beq.n	8001e4c <HAL_GPIO_DeInit+0x84>
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	4a53      	ldr	r2, [pc, #332]	@ (8001f80 <HAL_GPIO_DeInit+0x1b8>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d007      	beq.n	8001e48 <HAL_GPIO_DeInit+0x80>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	4a52      	ldr	r2, [pc, #328]	@ (8001f84 <HAL_GPIO_DeInit+0x1bc>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d101      	bne.n	8001e44 <HAL_GPIO_DeInit+0x7c>
 8001e40:	2305      	movs	r3, #5
 8001e42:	e00a      	b.n	8001e5a <HAL_GPIO_DeInit+0x92>
 8001e44:	2306      	movs	r3, #6
 8001e46:	e008      	b.n	8001e5a <HAL_GPIO_DeInit+0x92>
 8001e48:	2304      	movs	r3, #4
 8001e4a:	e006      	b.n	8001e5a <HAL_GPIO_DeInit+0x92>
 8001e4c:	2303      	movs	r3, #3
 8001e4e:	e004      	b.n	8001e5a <HAL_GPIO_DeInit+0x92>
 8001e50:	2302      	movs	r3, #2
 8001e52:	e002      	b.n	8001e5a <HAL_GPIO_DeInit+0x92>
 8001e54:	2301      	movs	r3, #1
 8001e56:	e000      	b.n	8001e5a <HAL_GPIO_DeInit+0x92>
 8001e58:	2300      	movs	r3, #0
 8001e5a:	697a      	ldr	r2, [r7, #20]
 8001e5c:	f002 0203 	and.w	r2, r2, #3
 8001e60:	0092      	lsls	r2, r2, #2
 8001e62:	4093      	lsls	r3, r2
 8001e64:	68fa      	ldr	r2, [r7, #12]
 8001e66:	429a      	cmp	r2, r3
 8001e68:	d132      	bne.n	8001ed0 <HAL_GPIO_DeInit+0x108>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8001e6a:	4b47      	ldr	r3, [pc, #284]	@ (8001f88 <HAL_GPIO_DeInit+0x1c0>)
 8001e6c:	681a      	ldr	r2, [r3, #0]
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	43db      	mvns	r3, r3
 8001e72:	4945      	ldr	r1, [pc, #276]	@ (8001f88 <HAL_GPIO_DeInit+0x1c0>)
 8001e74:	4013      	ands	r3, r2
 8001e76:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8001e78:	4b43      	ldr	r3, [pc, #268]	@ (8001f88 <HAL_GPIO_DeInit+0x1c0>)
 8001e7a:	685a      	ldr	r2, [r3, #4]
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	43db      	mvns	r3, r3
 8001e80:	4941      	ldr	r1, [pc, #260]	@ (8001f88 <HAL_GPIO_DeInit+0x1c0>)
 8001e82:	4013      	ands	r3, r2
 8001e84:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8001e86:	4b40      	ldr	r3, [pc, #256]	@ (8001f88 <HAL_GPIO_DeInit+0x1c0>)
 8001e88:	68da      	ldr	r2, [r3, #12]
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	43db      	mvns	r3, r3
 8001e8e:	493e      	ldr	r1, [pc, #248]	@ (8001f88 <HAL_GPIO_DeInit+0x1c0>)
 8001e90:	4013      	ands	r3, r2
 8001e92:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8001e94:	4b3c      	ldr	r3, [pc, #240]	@ (8001f88 <HAL_GPIO_DeInit+0x1c0>)
 8001e96:	689a      	ldr	r2, [r3, #8]
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	43db      	mvns	r3, r3
 8001e9c:	493a      	ldr	r1, [pc, #232]	@ (8001f88 <HAL_GPIO_DeInit+0x1c0>)
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	608b      	str	r3, [r1, #8]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	f003 0303 	and.w	r3, r3, #3
 8001ea8:	009b      	lsls	r3, r3, #2
 8001eaa:	220f      	movs	r2, #15
 8001eac:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb0:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8001eb2:	4a2f      	ldr	r2, [pc, #188]	@ (8001f70 <HAL_GPIO_DeInit+0x1a8>)
 8001eb4:	697b      	ldr	r3, [r7, #20]
 8001eb6:	089b      	lsrs	r3, r3, #2
 8001eb8:	3302      	adds	r3, #2
 8001eba:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	43da      	mvns	r2, r3
 8001ec2:	482b      	ldr	r0, [pc, #172]	@ (8001f70 <HAL_GPIO_DeInit+0x1a8>)
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	089b      	lsrs	r3, r3, #2
 8001ec8:	400a      	ands	r2, r1
 8001eca:	3302      	adds	r3, #2
 8001ecc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	2103      	movs	r1, #3
 8001eda:	fa01 f303 	lsl.w	r3, r1, r3
 8001ede:	431a      	orrs	r2, r3
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	08da      	lsrs	r2, r3, #3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	3208      	adds	r2, #8
 8001eec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	f003 0307 	and.w	r3, r3, #7
 8001ef6:	009b      	lsls	r3, r3, #2
 8001ef8:	220f      	movs	r2, #15
 8001efa:	fa02 f303 	lsl.w	r3, r2, r3
 8001efe:	43db      	mvns	r3, r3
 8001f00:	697a      	ldr	r2, [r7, #20]
 8001f02:	08d2      	lsrs	r2, r2, #3
 8001f04:	4019      	ands	r1, r3
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	3208      	adds	r2, #8
 8001f0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	68da      	ldr	r2, [r3, #12]
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	005b      	lsls	r3, r3, #1
 8001f16:	2103      	movs	r1, #3
 8001f18:	fa01 f303 	lsl.w	r3, r1, r3
 8001f1c:	43db      	mvns	r3, r3
 8001f1e:	401a      	ands	r2, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	685a      	ldr	r2, [r3, #4]
 8001f28:	2101      	movs	r1, #1
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f30:	43db      	mvns	r3, r3
 8001f32:	401a      	ands	r2, r3
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	689a      	ldr	r2, [r3, #8]
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	005b      	lsls	r3, r3, #1
 8001f40:	2103      	movs	r1, #3
 8001f42:	fa01 f303 	lsl.w	r3, r1, r3
 8001f46:	43db      	mvns	r3, r3
 8001f48:	401a      	ands	r2, r3
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	609a      	str	r2, [r3, #8]
    }

    position++;
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	3301      	adds	r3, #1
 8001f52:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 8001f54:	683a      	ldr	r2, [r7, #0]
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	fa22 f303 	lsr.w	r3, r2, r3
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	f47f af3b 	bne.w	8001dd8 <HAL_GPIO_DeInit+0x10>
  }
}
 8001f62:	bf00      	nop
 8001f64:	bf00      	nop
 8001f66:	371c      	adds	r7, #28
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr
 8001f70:	40010000 	.word	0x40010000
 8001f74:	48000400 	.word	0x48000400
 8001f78:	48000800 	.word	0x48000800
 8001f7c:	48000c00 	.word	0x48000c00
 8001f80:	48001000 	.word	0x48001000
 8001f84:	48001400 	.word	0x48001400
 8001f88:	40010400 	.word	0x40010400

08001f8c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b085      	sub	sp, #20
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
 8001f94:	460b      	mov	r3, r1
 8001f96:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	691a      	ldr	r2, [r3, #16]
 8001f9c:	887b      	ldrh	r3, [r7, #2]
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d002      	beq.n	8001faa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	73fb      	strb	r3, [r7, #15]
 8001fa8:	e001      	b.n	8001fae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001faa:	2300      	movs	r3, #0
 8001fac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001fae:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	3714      	adds	r7, #20
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr

08001fbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
 8001fc4:	460b      	mov	r3, r1
 8001fc6:	807b      	strh	r3, [r7, #2]
 8001fc8:	4613      	mov	r3, r2
 8001fca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001fcc:	787b      	ldrb	r3, [r7, #1]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d003      	beq.n	8001fda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001fd2:	887a      	ldrh	r2, [r7, #2]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001fd8:	e002      	b.n	8001fe0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001fda:	887a      	ldrh	r2, [r7, #2]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001fe0:	bf00      	nop
 8001fe2:	370c      	adds	r7, #12
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr

08001fec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b082      	sub	sp, #8
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001ff6:	4b08      	ldr	r3, [pc, #32]	@ (8002018 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ff8:	695a      	ldr	r2, [r3, #20]
 8001ffa:	88fb      	ldrh	r3, [r7, #6]
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d006      	beq.n	8002010 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002002:	4a05      	ldr	r2, [pc, #20]	@ (8002018 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002004:	88fb      	ldrh	r3, [r7, #6]
 8002006:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002008:	88fb      	ldrh	r3, [r7, #6]
 800200a:	4618      	mov	r0, r3
 800200c:	f7fe fae4 	bl	80005d8 <HAL_GPIO_EXTI_Callback>
  }
}
 8002010:	bf00      	nop
 8002012:	3708      	adds	r7, #8
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	40010400 	.word	0x40010400

0800201c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800201c:	b480      	push	{r7}
 800201e:	b085      	sub	sp, #20
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d141      	bne.n	80020ae <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800202a:	4b4b      	ldr	r3, [pc, #300]	@ (8002158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002032:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002036:	d131      	bne.n	800209c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002038:	4b47      	ldr	r3, [pc, #284]	@ (8002158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800203a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800203e:	4a46      	ldr	r2, [pc, #280]	@ (8002158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002040:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002044:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002048:	4b43      	ldr	r3, [pc, #268]	@ (8002158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002050:	4a41      	ldr	r2, [pc, #260]	@ (8002158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002052:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002056:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002058:	4b40      	ldr	r3, [pc, #256]	@ (800215c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	2232      	movs	r2, #50	@ 0x32
 800205e:	fb02 f303 	mul.w	r3, r2, r3
 8002062:	4a3f      	ldr	r2, [pc, #252]	@ (8002160 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002064:	fba2 2303 	umull	r2, r3, r2, r3
 8002068:	0c9b      	lsrs	r3, r3, #18
 800206a:	3301      	adds	r3, #1
 800206c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800206e:	e002      	b.n	8002076 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	3b01      	subs	r3, #1
 8002074:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002076:	4b38      	ldr	r3, [pc, #224]	@ (8002158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002078:	695b      	ldr	r3, [r3, #20]
 800207a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800207e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002082:	d102      	bne.n	800208a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d1f2      	bne.n	8002070 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800208a:	4b33      	ldr	r3, [pc, #204]	@ (8002158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800208c:	695b      	ldr	r3, [r3, #20]
 800208e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002092:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002096:	d158      	bne.n	800214a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002098:	2303      	movs	r3, #3
 800209a:	e057      	b.n	800214c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800209c:	4b2e      	ldr	r3, [pc, #184]	@ (8002158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800209e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020a2:	4a2d      	ldr	r2, [pc, #180]	@ (8002158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80020a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80020ac:	e04d      	b.n	800214a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80020b4:	d141      	bne.n	800213a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80020b6:	4b28      	ldr	r3, [pc, #160]	@ (8002158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80020be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020c2:	d131      	bne.n	8002128 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80020c4:	4b24      	ldr	r3, [pc, #144]	@ (8002158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020ca:	4a23      	ldr	r2, [pc, #140]	@ (8002158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020d0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80020d4:	4b20      	ldr	r3, [pc, #128]	@ (8002158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80020dc:	4a1e      	ldr	r2, [pc, #120]	@ (8002158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80020e2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80020e4:	4b1d      	ldr	r3, [pc, #116]	@ (800215c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	2232      	movs	r2, #50	@ 0x32
 80020ea:	fb02 f303 	mul.w	r3, r2, r3
 80020ee:	4a1c      	ldr	r2, [pc, #112]	@ (8002160 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80020f0:	fba2 2303 	umull	r2, r3, r2, r3
 80020f4:	0c9b      	lsrs	r3, r3, #18
 80020f6:	3301      	adds	r3, #1
 80020f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80020fa:	e002      	b.n	8002102 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	3b01      	subs	r3, #1
 8002100:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002102:	4b15      	ldr	r3, [pc, #84]	@ (8002158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002104:	695b      	ldr	r3, [r3, #20]
 8002106:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800210a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800210e:	d102      	bne.n	8002116 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d1f2      	bne.n	80020fc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002116:	4b10      	ldr	r3, [pc, #64]	@ (8002158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002118:	695b      	ldr	r3, [r3, #20]
 800211a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800211e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002122:	d112      	bne.n	800214a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002124:	2303      	movs	r3, #3
 8002126:	e011      	b.n	800214c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002128:	4b0b      	ldr	r3, [pc, #44]	@ (8002158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800212a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800212e:	4a0a      	ldr	r2, [pc, #40]	@ (8002158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002130:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002134:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002138:	e007      	b.n	800214a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800213a:	4b07      	ldr	r3, [pc, #28]	@ (8002158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002142:	4a05      	ldr	r2, [pc, #20]	@ (8002158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002144:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002148:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800214a:	2300      	movs	r3, #0
}
 800214c:	4618      	mov	r0, r3
 800214e:	3714      	adds	r7, #20
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr
 8002158:	40007000 	.word	0x40007000
 800215c:	20004008 	.word	0x20004008
 8002160:	431bde83 	.word	0x431bde83

08002164 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002168:	4b05      	ldr	r3, [pc, #20]	@ (8002180 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	4a04      	ldr	r2, [pc, #16]	@ (8002180 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800216e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002172:	6093      	str	r3, [r2, #8]
}
 8002174:	bf00      	nop
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr
 800217e:	bf00      	nop
 8002180:	40007000 	.word	0x40007000

08002184 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b088      	sub	sp, #32
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d101      	bne.n	8002196 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	e2fe      	b.n	8002794 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f003 0301 	and.w	r3, r3, #1
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d075      	beq.n	800228e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021a2:	4b97      	ldr	r3, [pc, #604]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 80021a4:	689b      	ldr	r3, [r3, #8]
 80021a6:	f003 030c 	and.w	r3, r3, #12
 80021aa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021ac:	4b94      	ldr	r3, [pc, #592]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 80021ae:	68db      	ldr	r3, [r3, #12]
 80021b0:	f003 0303 	and.w	r3, r3, #3
 80021b4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80021b6:	69bb      	ldr	r3, [r7, #24]
 80021b8:	2b0c      	cmp	r3, #12
 80021ba:	d102      	bne.n	80021c2 <HAL_RCC_OscConfig+0x3e>
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	2b03      	cmp	r3, #3
 80021c0:	d002      	beq.n	80021c8 <HAL_RCC_OscConfig+0x44>
 80021c2:	69bb      	ldr	r3, [r7, #24]
 80021c4:	2b08      	cmp	r3, #8
 80021c6:	d10b      	bne.n	80021e0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021c8:	4b8d      	ldr	r3, [pc, #564]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d05b      	beq.n	800228c <HAL_RCC_OscConfig+0x108>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d157      	bne.n	800228c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80021dc:	2301      	movs	r3, #1
 80021de:	e2d9      	b.n	8002794 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021e8:	d106      	bne.n	80021f8 <HAL_RCC_OscConfig+0x74>
 80021ea:	4b85      	ldr	r3, [pc, #532]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a84      	ldr	r2, [pc, #528]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 80021f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021f4:	6013      	str	r3, [r2, #0]
 80021f6:	e01d      	b.n	8002234 <HAL_RCC_OscConfig+0xb0>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002200:	d10c      	bne.n	800221c <HAL_RCC_OscConfig+0x98>
 8002202:	4b7f      	ldr	r3, [pc, #508]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a7e      	ldr	r2, [pc, #504]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 8002208:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800220c:	6013      	str	r3, [r2, #0]
 800220e:	4b7c      	ldr	r3, [pc, #496]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4a7b      	ldr	r2, [pc, #492]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 8002214:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002218:	6013      	str	r3, [r2, #0]
 800221a:	e00b      	b.n	8002234 <HAL_RCC_OscConfig+0xb0>
 800221c:	4b78      	ldr	r3, [pc, #480]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a77      	ldr	r2, [pc, #476]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 8002222:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002226:	6013      	str	r3, [r2, #0]
 8002228:	4b75      	ldr	r3, [pc, #468]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a74      	ldr	r2, [pc, #464]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 800222e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002232:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d013      	beq.n	8002264 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800223c:	f7fe ff0a 	bl	8001054 <HAL_GetTick>
 8002240:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002242:	e008      	b.n	8002256 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002244:	f7fe ff06 	bl	8001054 <HAL_GetTick>
 8002248:	4602      	mov	r2, r0
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	1ad3      	subs	r3, r2, r3
 800224e:	2b64      	cmp	r3, #100	@ 0x64
 8002250:	d901      	bls.n	8002256 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002252:	2303      	movs	r3, #3
 8002254:	e29e      	b.n	8002794 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002256:	4b6a      	ldr	r3, [pc, #424]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800225e:	2b00      	cmp	r3, #0
 8002260:	d0f0      	beq.n	8002244 <HAL_RCC_OscConfig+0xc0>
 8002262:	e014      	b.n	800228e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002264:	f7fe fef6 	bl	8001054 <HAL_GetTick>
 8002268:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800226a:	e008      	b.n	800227e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800226c:	f7fe fef2 	bl	8001054 <HAL_GetTick>
 8002270:	4602      	mov	r2, r0
 8002272:	693b      	ldr	r3, [r7, #16]
 8002274:	1ad3      	subs	r3, r2, r3
 8002276:	2b64      	cmp	r3, #100	@ 0x64
 8002278:	d901      	bls.n	800227e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800227a:	2303      	movs	r3, #3
 800227c:	e28a      	b.n	8002794 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800227e:	4b60      	ldr	r3, [pc, #384]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002286:	2b00      	cmp	r3, #0
 8002288:	d1f0      	bne.n	800226c <HAL_RCC_OscConfig+0xe8>
 800228a:	e000      	b.n	800228e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800228c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f003 0302 	and.w	r3, r3, #2
 8002296:	2b00      	cmp	r3, #0
 8002298:	d075      	beq.n	8002386 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800229a:	4b59      	ldr	r3, [pc, #356]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	f003 030c 	and.w	r3, r3, #12
 80022a2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022a4:	4b56      	ldr	r3, [pc, #344]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 80022a6:	68db      	ldr	r3, [r3, #12]
 80022a8:	f003 0303 	and.w	r3, r3, #3
 80022ac:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80022ae:	69bb      	ldr	r3, [r7, #24]
 80022b0:	2b0c      	cmp	r3, #12
 80022b2:	d102      	bne.n	80022ba <HAL_RCC_OscConfig+0x136>
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	2b02      	cmp	r3, #2
 80022b8:	d002      	beq.n	80022c0 <HAL_RCC_OscConfig+0x13c>
 80022ba:	69bb      	ldr	r3, [r7, #24]
 80022bc:	2b04      	cmp	r3, #4
 80022be:	d11f      	bne.n	8002300 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022c0:	4b4f      	ldr	r3, [pc, #316]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d005      	beq.n	80022d8 <HAL_RCC_OscConfig+0x154>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	68db      	ldr	r3, [r3, #12]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d101      	bne.n	80022d8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80022d4:	2301      	movs	r3, #1
 80022d6:	e25d      	b.n	8002794 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022d8:	4b49      	ldr	r3, [pc, #292]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	691b      	ldr	r3, [r3, #16]
 80022e4:	061b      	lsls	r3, r3, #24
 80022e6:	4946      	ldr	r1, [pc, #280]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 80022e8:	4313      	orrs	r3, r2
 80022ea:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80022ec:	4b45      	ldr	r3, [pc, #276]	@ (8002404 <HAL_RCC_OscConfig+0x280>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4618      	mov	r0, r3
 80022f2:	f7fe fe63 	bl	8000fbc <HAL_InitTick>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d043      	beq.n	8002384 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80022fc:	2301      	movs	r3, #1
 80022fe:	e249      	b.n	8002794 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	68db      	ldr	r3, [r3, #12]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d023      	beq.n	8002350 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002308:	4b3d      	ldr	r3, [pc, #244]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a3c      	ldr	r2, [pc, #240]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 800230e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002312:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002314:	f7fe fe9e 	bl	8001054 <HAL_GetTick>
 8002318:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800231a:	e008      	b.n	800232e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800231c:	f7fe fe9a 	bl	8001054 <HAL_GetTick>
 8002320:	4602      	mov	r2, r0
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	2b02      	cmp	r3, #2
 8002328:	d901      	bls.n	800232e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800232a:	2303      	movs	r3, #3
 800232c:	e232      	b.n	8002794 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800232e:	4b34      	ldr	r3, [pc, #208]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002336:	2b00      	cmp	r3, #0
 8002338:	d0f0      	beq.n	800231c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800233a:	4b31      	ldr	r3, [pc, #196]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	691b      	ldr	r3, [r3, #16]
 8002346:	061b      	lsls	r3, r3, #24
 8002348:	492d      	ldr	r1, [pc, #180]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 800234a:	4313      	orrs	r3, r2
 800234c:	604b      	str	r3, [r1, #4]
 800234e:	e01a      	b.n	8002386 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002350:	4b2b      	ldr	r3, [pc, #172]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a2a      	ldr	r2, [pc, #168]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 8002356:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800235a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800235c:	f7fe fe7a 	bl	8001054 <HAL_GetTick>
 8002360:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002362:	e008      	b.n	8002376 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002364:	f7fe fe76 	bl	8001054 <HAL_GetTick>
 8002368:	4602      	mov	r2, r0
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	2b02      	cmp	r3, #2
 8002370:	d901      	bls.n	8002376 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002372:	2303      	movs	r3, #3
 8002374:	e20e      	b.n	8002794 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002376:	4b22      	ldr	r3, [pc, #136]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800237e:	2b00      	cmp	r3, #0
 8002380:	d1f0      	bne.n	8002364 <HAL_RCC_OscConfig+0x1e0>
 8002382:	e000      	b.n	8002386 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002384:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0308 	and.w	r3, r3, #8
 800238e:	2b00      	cmp	r3, #0
 8002390:	d041      	beq.n	8002416 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	695b      	ldr	r3, [r3, #20]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d01c      	beq.n	80023d4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800239a:	4b19      	ldr	r3, [pc, #100]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 800239c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023a0:	4a17      	ldr	r2, [pc, #92]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 80023a2:	f043 0301 	orr.w	r3, r3, #1
 80023a6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023aa:	f7fe fe53 	bl	8001054 <HAL_GetTick>
 80023ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80023b0:	e008      	b.n	80023c4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023b2:	f7fe fe4f 	bl	8001054 <HAL_GetTick>
 80023b6:	4602      	mov	r2, r0
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	1ad3      	subs	r3, r2, r3
 80023bc:	2b02      	cmp	r3, #2
 80023be:	d901      	bls.n	80023c4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80023c0:	2303      	movs	r3, #3
 80023c2:	e1e7      	b.n	8002794 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80023c4:	4b0e      	ldr	r3, [pc, #56]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 80023c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023ca:	f003 0302 	and.w	r3, r3, #2
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d0ef      	beq.n	80023b2 <HAL_RCC_OscConfig+0x22e>
 80023d2:	e020      	b.n	8002416 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 80023d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023da:	4a09      	ldr	r2, [pc, #36]	@ (8002400 <HAL_RCC_OscConfig+0x27c>)
 80023dc:	f023 0301 	bic.w	r3, r3, #1
 80023e0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023e4:	f7fe fe36 	bl	8001054 <HAL_GetTick>
 80023e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80023ea:	e00d      	b.n	8002408 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023ec:	f7fe fe32 	bl	8001054 <HAL_GetTick>
 80023f0:	4602      	mov	r2, r0
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	1ad3      	subs	r3, r2, r3
 80023f6:	2b02      	cmp	r3, #2
 80023f8:	d906      	bls.n	8002408 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80023fa:	2303      	movs	r3, #3
 80023fc:	e1ca      	b.n	8002794 <HAL_RCC_OscConfig+0x610>
 80023fe:	bf00      	nop
 8002400:	40021000 	.word	0x40021000
 8002404:	2000400c 	.word	0x2000400c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002408:	4b8c      	ldr	r3, [pc, #560]	@ (800263c <HAL_RCC_OscConfig+0x4b8>)
 800240a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800240e:	f003 0302 	and.w	r3, r3, #2
 8002412:	2b00      	cmp	r3, #0
 8002414:	d1ea      	bne.n	80023ec <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 0304 	and.w	r3, r3, #4
 800241e:	2b00      	cmp	r3, #0
 8002420:	f000 80a6 	beq.w	8002570 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002424:	2300      	movs	r3, #0
 8002426:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002428:	4b84      	ldr	r3, [pc, #528]	@ (800263c <HAL_RCC_OscConfig+0x4b8>)
 800242a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800242c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002430:	2b00      	cmp	r3, #0
 8002432:	d101      	bne.n	8002438 <HAL_RCC_OscConfig+0x2b4>
 8002434:	2301      	movs	r3, #1
 8002436:	e000      	b.n	800243a <HAL_RCC_OscConfig+0x2b6>
 8002438:	2300      	movs	r3, #0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d00d      	beq.n	800245a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800243e:	4b7f      	ldr	r3, [pc, #508]	@ (800263c <HAL_RCC_OscConfig+0x4b8>)
 8002440:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002442:	4a7e      	ldr	r2, [pc, #504]	@ (800263c <HAL_RCC_OscConfig+0x4b8>)
 8002444:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002448:	6593      	str	r3, [r2, #88]	@ 0x58
 800244a:	4b7c      	ldr	r3, [pc, #496]	@ (800263c <HAL_RCC_OscConfig+0x4b8>)
 800244c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800244e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002452:	60fb      	str	r3, [r7, #12]
 8002454:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002456:	2301      	movs	r3, #1
 8002458:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800245a:	4b79      	ldr	r3, [pc, #484]	@ (8002640 <HAL_RCC_OscConfig+0x4bc>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002462:	2b00      	cmp	r3, #0
 8002464:	d118      	bne.n	8002498 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002466:	4b76      	ldr	r3, [pc, #472]	@ (8002640 <HAL_RCC_OscConfig+0x4bc>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4a75      	ldr	r2, [pc, #468]	@ (8002640 <HAL_RCC_OscConfig+0x4bc>)
 800246c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002470:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002472:	f7fe fdef 	bl	8001054 <HAL_GetTick>
 8002476:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002478:	e008      	b.n	800248c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800247a:	f7fe fdeb 	bl	8001054 <HAL_GetTick>
 800247e:	4602      	mov	r2, r0
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	1ad3      	subs	r3, r2, r3
 8002484:	2b02      	cmp	r3, #2
 8002486:	d901      	bls.n	800248c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002488:	2303      	movs	r3, #3
 800248a:	e183      	b.n	8002794 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800248c:	4b6c      	ldr	r3, [pc, #432]	@ (8002640 <HAL_RCC_OscConfig+0x4bc>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002494:	2b00      	cmp	r3, #0
 8002496:	d0f0      	beq.n	800247a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	2b01      	cmp	r3, #1
 800249e:	d108      	bne.n	80024b2 <HAL_RCC_OscConfig+0x32e>
 80024a0:	4b66      	ldr	r3, [pc, #408]	@ (800263c <HAL_RCC_OscConfig+0x4b8>)
 80024a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024a6:	4a65      	ldr	r2, [pc, #404]	@ (800263c <HAL_RCC_OscConfig+0x4b8>)
 80024a8:	f043 0301 	orr.w	r3, r3, #1
 80024ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80024b0:	e024      	b.n	80024fc <HAL_RCC_OscConfig+0x378>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	689b      	ldr	r3, [r3, #8]
 80024b6:	2b05      	cmp	r3, #5
 80024b8:	d110      	bne.n	80024dc <HAL_RCC_OscConfig+0x358>
 80024ba:	4b60      	ldr	r3, [pc, #384]	@ (800263c <HAL_RCC_OscConfig+0x4b8>)
 80024bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024c0:	4a5e      	ldr	r2, [pc, #376]	@ (800263c <HAL_RCC_OscConfig+0x4b8>)
 80024c2:	f043 0304 	orr.w	r3, r3, #4
 80024c6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80024ca:	4b5c      	ldr	r3, [pc, #368]	@ (800263c <HAL_RCC_OscConfig+0x4b8>)
 80024cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024d0:	4a5a      	ldr	r2, [pc, #360]	@ (800263c <HAL_RCC_OscConfig+0x4b8>)
 80024d2:	f043 0301 	orr.w	r3, r3, #1
 80024d6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80024da:	e00f      	b.n	80024fc <HAL_RCC_OscConfig+0x378>
 80024dc:	4b57      	ldr	r3, [pc, #348]	@ (800263c <HAL_RCC_OscConfig+0x4b8>)
 80024de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024e2:	4a56      	ldr	r2, [pc, #344]	@ (800263c <HAL_RCC_OscConfig+0x4b8>)
 80024e4:	f023 0301 	bic.w	r3, r3, #1
 80024e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80024ec:	4b53      	ldr	r3, [pc, #332]	@ (800263c <HAL_RCC_OscConfig+0x4b8>)
 80024ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024f2:	4a52      	ldr	r2, [pc, #328]	@ (800263c <HAL_RCC_OscConfig+0x4b8>)
 80024f4:	f023 0304 	bic.w	r3, r3, #4
 80024f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d016      	beq.n	8002532 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002504:	f7fe fda6 	bl	8001054 <HAL_GetTick>
 8002508:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800250a:	e00a      	b.n	8002522 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800250c:	f7fe fda2 	bl	8001054 <HAL_GetTick>
 8002510:	4602      	mov	r2, r0
 8002512:	693b      	ldr	r3, [r7, #16]
 8002514:	1ad3      	subs	r3, r2, r3
 8002516:	f241 3288 	movw	r2, #5000	@ 0x1388
 800251a:	4293      	cmp	r3, r2
 800251c:	d901      	bls.n	8002522 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800251e:	2303      	movs	r3, #3
 8002520:	e138      	b.n	8002794 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002522:	4b46      	ldr	r3, [pc, #280]	@ (800263c <HAL_RCC_OscConfig+0x4b8>)
 8002524:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002528:	f003 0302 	and.w	r3, r3, #2
 800252c:	2b00      	cmp	r3, #0
 800252e:	d0ed      	beq.n	800250c <HAL_RCC_OscConfig+0x388>
 8002530:	e015      	b.n	800255e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002532:	f7fe fd8f 	bl	8001054 <HAL_GetTick>
 8002536:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002538:	e00a      	b.n	8002550 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800253a:	f7fe fd8b 	bl	8001054 <HAL_GetTick>
 800253e:	4602      	mov	r2, r0
 8002540:	693b      	ldr	r3, [r7, #16]
 8002542:	1ad3      	subs	r3, r2, r3
 8002544:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002548:	4293      	cmp	r3, r2
 800254a:	d901      	bls.n	8002550 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800254c:	2303      	movs	r3, #3
 800254e:	e121      	b.n	8002794 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002550:	4b3a      	ldr	r3, [pc, #232]	@ (800263c <HAL_RCC_OscConfig+0x4b8>)
 8002552:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002556:	f003 0302 	and.w	r3, r3, #2
 800255a:	2b00      	cmp	r3, #0
 800255c:	d1ed      	bne.n	800253a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800255e:	7ffb      	ldrb	r3, [r7, #31]
 8002560:	2b01      	cmp	r3, #1
 8002562:	d105      	bne.n	8002570 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002564:	4b35      	ldr	r3, [pc, #212]	@ (800263c <HAL_RCC_OscConfig+0x4b8>)
 8002566:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002568:	4a34      	ldr	r2, [pc, #208]	@ (800263c <HAL_RCC_OscConfig+0x4b8>)
 800256a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800256e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 0320 	and.w	r3, r3, #32
 8002578:	2b00      	cmp	r3, #0
 800257a:	d03c      	beq.n	80025f6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	699b      	ldr	r3, [r3, #24]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d01c      	beq.n	80025be <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002584:	4b2d      	ldr	r3, [pc, #180]	@ (800263c <HAL_RCC_OscConfig+0x4b8>)
 8002586:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800258a:	4a2c      	ldr	r2, [pc, #176]	@ (800263c <HAL_RCC_OscConfig+0x4b8>)
 800258c:	f043 0301 	orr.w	r3, r3, #1
 8002590:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002594:	f7fe fd5e 	bl	8001054 <HAL_GetTick>
 8002598:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800259a:	e008      	b.n	80025ae <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800259c:	f7fe fd5a 	bl	8001054 <HAL_GetTick>
 80025a0:	4602      	mov	r2, r0
 80025a2:	693b      	ldr	r3, [r7, #16]
 80025a4:	1ad3      	subs	r3, r2, r3
 80025a6:	2b02      	cmp	r3, #2
 80025a8:	d901      	bls.n	80025ae <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80025aa:	2303      	movs	r3, #3
 80025ac:	e0f2      	b.n	8002794 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80025ae:	4b23      	ldr	r3, [pc, #140]	@ (800263c <HAL_RCC_OscConfig+0x4b8>)
 80025b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80025b4:	f003 0302 	and.w	r3, r3, #2
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d0ef      	beq.n	800259c <HAL_RCC_OscConfig+0x418>
 80025bc:	e01b      	b.n	80025f6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80025be:	4b1f      	ldr	r3, [pc, #124]	@ (800263c <HAL_RCC_OscConfig+0x4b8>)
 80025c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80025c4:	4a1d      	ldr	r2, [pc, #116]	@ (800263c <HAL_RCC_OscConfig+0x4b8>)
 80025c6:	f023 0301 	bic.w	r3, r3, #1
 80025ca:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025ce:	f7fe fd41 	bl	8001054 <HAL_GetTick>
 80025d2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80025d4:	e008      	b.n	80025e8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80025d6:	f7fe fd3d 	bl	8001054 <HAL_GetTick>
 80025da:	4602      	mov	r2, r0
 80025dc:	693b      	ldr	r3, [r7, #16]
 80025de:	1ad3      	subs	r3, r2, r3
 80025e0:	2b02      	cmp	r3, #2
 80025e2:	d901      	bls.n	80025e8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80025e4:	2303      	movs	r3, #3
 80025e6:	e0d5      	b.n	8002794 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80025e8:	4b14      	ldr	r3, [pc, #80]	@ (800263c <HAL_RCC_OscConfig+0x4b8>)
 80025ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80025ee:	f003 0302 	and.w	r3, r3, #2
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d1ef      	bne.n	80025d6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	69db      	ldr	r3, [r3, #28]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	f000 80c9 	beq.w	8002792 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002600:	4b0e      	ldr	r3, [pc, #56]	@ (800263c <HAL_RCC_OscConfig+0x4b8>)
 8002602:	689b      	ldr	r3, [r3, #8]
 8002604:	f003 030c 	and.w	r3, r3, #12
 8002608:	2b0c      	cmp	r3, #12
 800260a:	f000 8083 	beq.w	8002714 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	69db      	ldr	r3, [r3, #28]
 8002612:	2b02      	cmp	r3, #2
 8002614:	d15e      	bne.n	80026d4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002616:	4b09      	ldr	r3, [pc, #36]	@ (800263c <HAL_RCC_OscConfig+0x4b8>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a08      	ldr	r2, [pc, #32]	@ (800263c <HAL_RCC_OscConfig+0x4b8>)
 800261c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002620:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002622:	f7fe fd17 	bl	8001054 <HAL_GetTick>
 8002626:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002628:	e00c      	b.n	8002644 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800262a:	f7fe fd13 	bl	8001054 <HAL_GetTick>
 800262e:	4602      	mov	r2, r0
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	1ad3      	subs	r3, r2, r3
 8002634:	2b02      	cmp	r3, #2
 8002636:	d905      	bls.n	8002644 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002638:	2303      	movs	r3, #3
 800263a:	e0ab      	b.n	8002794 <HAL_RCC_OscConfig+0x610>
 800263c:	40021000 	.word	0x40021000
 8002640:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002644:	4b55      	ldr	r3, [pc, #340]	@ (800279c <HAL_RCC_OscConfig+0x618>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800264c:	2b00      	cmp	r3, #0
 800264e:	d1ec      	bne.n	800262a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002650:	4b52      	ldr	r3, [pc, #328]	@ (800279c <HAL_RCC_OscConfig+0x618>)
 8002652:	68da      	ldr	r2, [r3, #12]
 8002654:	4b52      	ldr	r3, [pc, #328]	@ (80027a0 <HAL_RCC_OscConfig+0x61c>)
 8002656:	4013      	ands	r3, r2
 8002658:	687a      	ldr	r2, [r7, #4]
 800265a:	6a11      	ldr	r1, [r2, #32]
 800265c:	687a      	ldr	r2, [r7, #4]
 800265e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002660:	3a01      	subs	r2, #1
 8002662:	0112      	lsls	r2, r2, #4
 8002664:	4311      	orrs	r1, r2
 8002666:	687a      	ldr	r2, [r7, #4]
 8002668:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800266a:	0212      	lsls	r2, r2, #8
 800266c:	4311      	orrs	r1, r2
 800266e:	687a      	ldr	r2, [r7, #4]
 8002670:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002672:	0852      	lsrs	r2, r2, #1
 8002674:	3a01      	subs	r2, #1
 8002676:	0552      	lsls	r2, r2, #21
 8002678:	4311      	orrs	r1, r2
 800267a:	687a      	ldr	r2, [r7, #4]
 800267c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800267e:	0852      	lsrs	r2, r2, #1
 8002680:	3a01      	subs	r2, #1
 8002682:	0652      	lsls	r2, r2, #25
 8002684:	4311      	orrs	r1, r2
 8002686:	687a      	ldr	r2, [r7, #4]
 8002688:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800268a:	06d2      	lsls	r2, r2, #27
 800268c:	430a      	orrs	r2, r1
 800268e:	4943      	ldr	r1, [pc, #268]	@ (800279c <HAL_RCC_OscConfig+0x618>)
 8002690:	4313      	orrs	r3, r2
 8002692:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002694:	4b41      	ldr	r3, [pc, #260]	@ (800279c <HAL_RCC_OscConfig+0x618>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a40      	ldr	r2, [pc, #256]	@ (800279c <HAL_RCC_OscConfig+0x618>)
 800269a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800269e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80026a0:	4b3e      	ldr	r3, [pc, #248]	@ (800279c <HAL_RCC_OscConfig+0x618>)
 80026a2:	68db      	ldr	r3, [r3, #12]
 80026a4:	4a3d      	ldr	r2, [pc, #244]	@ (800279c <HAL_RCC_OscConfig+0x618>)
 80026a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026aa:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026ac:	f7fe fcd2 	bl	8001054 <HAL_GetTick>
 80026b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026b2:	e008      	b.n	80026c6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026b4:	f7fe fcce 	bl	8001054 <HAL_GetTick>
 80026b8:	4602      	mov	r2, r0
 80026ba:	693b      	ldr	r3, [r7, #16]
 80026bc:	1ad3      	subs	r3, r2, r3
 80026be:	2b02      	cmp	r3, #2
 80026c0:	d901      	bls.n	80026c6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80026c2:	2303      	movs	r3, #3
 80026c4:	e066      	b.n	8002794 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026c6:	4b35      	ldr	r3, [pc, #212]	@ (800279c <HAL_RCC_OscConfig+0x618>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d0f0      	beq.n	80026b4 <HAL_RCC_OscConfig+0x530>
 80026d2:	e05e      	b.n	8002792 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026d4:	4b31      	ldr	r3, [pc, #196]	@ (800279c <HAL_RCC_OscConfig+0x618>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a30      	ldr	r2, [pc, #192]	@ (800279c <HAL_RCC_OscConfig+0x618>)
 80026da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80026de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026e0:	f7fe fcb8 	bl	8001054 <HAL_GetTick>
 80026e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026e6:	e008      	b.n	80026fa <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026e8:	f7fe fcb4 	bl	8001054 <HAL_GetTick>
 80026ec:	4602      	mov	r2, r0
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	1ad3      	subs	r3, r2, r3
 80026f2:	2b02      	cmp	r3, #2
 80026f4:	d901      	bls.n	80026fa <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80026f6:	2303      	movs	r3, #3
 80026f8:	e04c      	b.n	8002794 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026fa:	4b28      	ldr	r3, [pc, #160]	@ (800279c <HAL_RCC_OscConfig+0x618>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002702:	2b00      	cmp	r3, #0
 8002704:	d1f0      	bne.n	80026e8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002706:	4b25      	ldr	r3, [pc, #148]	@ (800279c <HAL_RCC_OscConfig+0x618>)
 8002708:	68da      	ldr	r2, [r3, #12]
 800270a:	4924      	ldr	r1, [pc, #144]	@ (800279c <HAL_RCC_OscConfig+0x618>)
 800270c:	4b25      	ldr	r3, [pc, #148]	@ (80027a4 <HAL_RCC_OscConfig+0x620>)
 800270e:	4013      	ands	r3, r2
 8002710:	60cb      	str	r3, [r1, #12]
 8002712:	e03e      	b.n	8002792 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	69db      	ldr	r3, [r3, #28]
 8002718:	2b01      	cmp	r3, #1
 800271a:	d101      	bne.n	8002720 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800271c:	2301      	movs	r3, #1
 800271e:	e039      	b.n	8002794 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002720:	4b1e      	ldr	r3, [pc, #120]	@ (800279c <HAL_RCC_OscConfig+0x618>)
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	f003 0203 	and.w	r2, r3, #3
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6a1b      	ldr	r3, [r3, #32]
 8002730:	429a      	cmp	r2, r3
 8002732:	d12c      	bne.n	800278e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800273e:	3b01      	subs	r3, #1
 8002740:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002742:	429a      	cmp	r2, r3
 8002744:	d123      	bne.n	800278e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002750:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002752:	429a      	cmp	r2, r3
 8002754:	d11b      	bne.n	800278e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002760:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002762:	429a      	cmp	r2, r3
 8002764:	d113      	bne.n	800278e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002770:	085b      	lsrs	r3, r3, #1
 8002772:	3b01      	subs	r3, #1
 8002774:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002776:	429a      	cmp	r2, r3
 8002778:	d109      	bne.n	800278e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002784:	085b      	lsrs	r3, r3, #1
 8002786:	3b01      	subs	r3, #1
 8002788:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800278a:	429a      	cmp	r2, r3
 800278c:	d001      	beq.n	8002792 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800278e:	2301      	movs	r3, #1
 8002790:	e000      	b.n	8002794 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002792:	2300      	movs	r3, #0
}
 8002794:	4618      	mov	r0, r3
 8002796:	3720      	adds	r7, #32
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}
 800279c:	40021000 	.word	0x40021000
 80027a0:	019f800c 	.word	0x019f800c
 80027a4:	feeefffc 	.word	0xfeeefffc

080027a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b086      	sub	sp, #24
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80027b2:	2300      	movs	r3, #0
 80027b4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d101      	bne.n	80027c0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80027bc:	2301      	movs	r3, #1
 80027be:	e11e      	b.n	80029fe <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80027c0:	4b91      	ldr	r3, [pc, #580]	@ (8002a08 <HAL_RCC_ClockConfig+0x260>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f003 030f 	and.w	r3, r3, #15
 80027c8:	683a      	ldr	r2, [r7, #0]
 80027ca:	429a      	cmp	r2, r3
 80027cc:	d910      	bls.n	80027f0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027ce:	4b8e      	ldr	r3, [pc, #568]	@ (8002a08 <HAL_RCC_ClockConfig+0x260>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f023 020f 	bic.w	r2, r3, #15
 80027d6:	498c      	ldr	r1, [pc, #560]	@ (8002a08 <HAL_RCC_ClockConfig+0x260>)
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	4313      	orrs	r3, r2
 80027dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027de:	4b8a      	ldr	r3, [pc, #552]	@ (8002a08 <HAL_RCC_ClockConfig+0x260>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 030f 	and.w	r3, r3, #15
 80027e6:	683a      	ldr	r2, [r7, #0]
 80027e8:	429a      	cmp	r2, r3
 80027ea:	d001      	beq.n	80027f0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	e106      	b.n	80029fe <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f003 0301 	and.w	r3, r3, #1
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d073      	beq.n	80028e4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	2b03      	cmp	r3, #3
 8002802:	d129      	bne.n	8002858 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002804:	4b81      	ldr	r3, [pc, #516]	@ (8002a0c <HAL_RCC_ClockConfig+0x264>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800280c:	2b00      	cmp	r3, #0
 800280e:	d101      	bne.n	8002814 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	e0f4      	b.n	80029fe <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002814:	f000 f966 	bl	8002ae4 <RCC_GetSysClockFreqFromPLLSource>
 8002818:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	4a7c      	ldr	r2, [pc, #496]	@ (8002a10 <HAL_RCC_ClockConfig+0x268>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d93f      	bls.n	80028a2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002822:	4b7a      	ldr	r3, [pc, #488]	@ (8002a0c <HAL_RCC_ClockConfig+0x264>)
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800282a:	2b00      	cmp	r3, #0
 800282c:	d009      	beq.n	8002842 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002836:	2b00      	cmp	r3, #0
 8002838:	d033      	beq.n	80028a2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800283e:	2b00      	cmp	r3, #0
 8002840:	d12f      	bne.n	80028a2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002842:	4b72      	ldr	r3, [pc, #456]	@ (8002a0c <HAL_RCC_ClockConfig+0x264>)
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800284a:	4a70      	ldr	r2, [pc, #448]	@ (8002a0c <HAL_RCC_ClockConfig+0x264>)
 800284c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002850:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002852:	2380      	movs	r3, #128	@ 0x80
 8002854:	617b      	str	r3, [r7, #20]
 8002856:	e024      	b.n	80028a2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	2b02      	cmp	r3, #2
 800285e:	d107      	bne.n	8002870 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002860:	4b6a      	ldr	r3, [pc, #424]	@ (8002a0c <HAL_RCC_ClockConfig+0x264>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002868:	2b00      	cmp	r3, #0
 800286a:	d109      	bne.n	8002880 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800286c:	2301      	movs	r3, #1
 800286e:	e0c6      	b.n	80029fe <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002870:	4b66      	ldr	r3, [pc, #408]	@ (8002a0c <HAL_RCC_ClockConfig+0x264>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002878:	2b00      	cmp	r3, #0
 800287a:	d101      	bne.n	8002880 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	e0be      	b.n	80029fe <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002880:	f000 f8ce 	bl	8002a20 <HAL_RCC_GetSysClockFreq>
 8002884:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	4a61      	ldr	r2, [pc, #388]	@ (8002a10 <HAL_RCC_ClockConfig+0x268>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d909      	bls.n	80028a2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800288e:	4b5f      	ldr	r3, [pc, #380]	@ (8002a0c <HAL_RCC_ClockConfig+0x264>)
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002896:	4a5d      	ldr	r2, [pc, #372]	@ (8002a0c <HAL_RCC_ClockConfig+0x264>)
 8002898:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800289c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800289e:	2380      	movs	r3, #128	@ 0x80
 80028a0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80028a2:	4b5a      	ldr	r3, [pc, #360]	@ (8002a0c <HAL_RCC_ClockConfig+0x264>)
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	f023 0203 	bic.w	r2, r3, #3
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	4957      	ldr	r1, [pc, #348]	@ (8002a0c <HAL_RCC_ClockConfig+0x264>)
 80028b0:	4313      	orrs	r3, r2
 80028b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80028b4:	f7fe fbce 	bl	8001054 <HAL_GetTick>
 80028b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028ba:	e00a      	b.n	80028d2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028bc:	f7fe fbca 	bl	8001054 <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d901      	bls.n	80028d2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e095      	b.n	80029fe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028d2:	4b4e      	ldr	r3, [pc, #312]	@ (8002a0c <HAL_RCC_ClockConfig+0x264>)
 80028d4:	689b      	ldr	r3, [r3, #8]
 80028d6:	f003 020c 	and.w	r2, r3, #12
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	009b      	lsls	r3, r3, #2
 80028e0:	429a      	cmp	r2, r3
 80028e2:	d1eb      	bne.n	80028bc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f003 0302 	and.w	r3, r3, #2
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d023      	beq.n	8002938 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f003 0304 	and.w	r3, r3, #4
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d005      	beq.n	8002908 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028fc:	4b43      	ldr	r3, [pc, #268]	@ (8002a0c <HAL_RCC_ClockConfig+0x264>)
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	4a42      	ldr	r2, [pc, #264]	@ (8002a0c <HAL_RCC_ClockConfig+0x264>)
 8002902:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002906:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f003 0308 	and.w	r3, r3, #8
 8002910:	2b00      	cmp	r3, #0
 8002912:	d007      	beq.n	8002924 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002914:	4b3d      	ldr	r3, [pc, #244]	@ (8002a0c <HAL_RCC_ClockConfig+0x264>)
 8002916:	689b      	ldr	r3, [r3, #8]
 8002918:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800291c:	4a3b      	ldr	r2, [pc, #236]	@ (8002a0c <HAL_RCC_ClockConfig+0x264>)
 800291e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002922:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002924:	4b39      	ldr	r3, [pc, #228]	@ (8002a0c <HAL_RCC_ClockConfig+0x264>)
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	689b      	ldr	r3, [r3, #8]
 8002930:	4936      	ldr	r1, [pc, #216]	@ (8002a0c <HAL_RCC_ClockConfig+0x264>)
 8002932:	4313      	orrs	r3, r2
 8002934:	608b      	str	r3, [r1, #8]
 8002936:	e008      	b.n	800294a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	2b80      	cmp	r3, #128	@ 0x80
 800293c:	d105      	bne.n	800294a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800293e:	4b33      	ldr	r3, [pc, #204]	@ (8002a0c <HAL_RCC_ClockConfig+0x264>)
 8002940:	689b      	ldr	r3, [r3, #8]
 8002942:	4a32      	ldr	r2, [pc, #200]	@ (8002a0c <HAL_RCC_ClockConfig+0x264>)
 8002944:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002948:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800294a:	4b2f      	ldr	r3, [pc, #188]	@ (8002a08 <HAL_RCC_ClockConfig+0x260>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 030f 	and.w	r3, r3, #15
 8002952:	683a      	ldr	r2, [r7, #0]
 8002954:	429a      	cmp	r2, r3
 8002956:	d21d      	bcs.n	8002994 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002958:	4b2b      	ldr	r3, [pc, #172]	@ (8002a08 <HAL_RCC_ClockConfig+0x260>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f023 020f 	bic.w	r2, r3, #15
 8002960:	4929      	ldr	r1, [pc, #164]	@ (8002a08 <HAL_RCC_ClockConfig+0x260>)
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	4313      	orrs	r3, r2
 8002966:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002968:	f7fe fb74 	bl	8001054 <HAL_GetTick>
 800296c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800296e:	e00a      	b.n	8002986 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002970:	f7fe fb70 	bl	8001054 <HAL_GetTick>
 8002974:	4602      	mov	r2, r0
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	1ad3      	subs	r3, r2, r3
 800297a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800297e:	4293      	cmp	r3, r2
 8002980:	d901      	bls.n	8002986 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002982:	2303      	movs	r3, #3
 8002984:	e03b      	b.n	80029fe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002986:	4b20      	ldr	r3, [pc, #128]	@ (8002a08 <HAL_RCC_ClockConfig+0x260>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 030f 	and.w	r3, r3, #15
 800298e:	683a      	ldr	r2, [r7, #0]
 8002990:	429a      	cmp	r2, r3
 8002992:	d1ed      	bne.n	8002970 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f003 0304 	and.w	r3, r3, #4
 800299c:	2b00      	cmp	r3, #0
 800299e:	d008      	beq.n	80029b2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029a0:	4b1a      	ldr	r3, [pc, #104]	@ (8002a0c <HAL_RCC_ClockConfig+0x264>)
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	68db      	ldr	r3, [r3, #12]
 80029ac:	4917      	ldr	r1, [pc, #92]	@ (8002a0c <HAL_RCC_ClockConfig+0x264>)
 80029ae:	4313      	orrs	r3, r2
 80029b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 0308 	and.w	r3, r3, #8
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d009      	beq.n	80029d2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029be:	4b13      	ldr	r3, [pc, #76]	@ (8002a0c <HAL_RCC_ClockConfig+0x264>)
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	691b      	ldr	r3, [r3, #16]
 80029ca:	00db      	lsls	r3, r3, #3
 80029cc:	490f      	ldr	r1, [pc, #60]	@ (8002a0c <HAL_RCC_ClockConfig+0x264>)
 80029ce:	4313      	orrs	r3, r2
 80029d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80029d2:	f000 f825 	bl	8002a20 <HAL_RCC_GetSysClockFreq>
 80029d6:	4602      	mov	r2, r0
 80029d8:	4b0c      	ldr	r3, [pc, #48]	@ (8002a0c <HAL_RCC_ClockConfig+0x264>)
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	091b      	lsrs	r3, r3, #4
 80029de:	f003 030f 	and.w	r3, r3, #15
 80029e2:	490c      	ldr	r1, [pc, #48]	@ (8002a14 <HAL_RCC_ClockConfig+0x26c>)
 80029e4:	5ccb      	ldrb	r3, [r1, r3]
 80029e6:	f003 031f 	and.w	r3, r3, #31
 80029ea:	fa22 f303 	lsr.w	r3, r2, r3
 80029ee:	4a0a      	ldr	r2, [pc, #40]	@ (8002a18 <HAL_RCC_ClockConfig+0x270>)
 80029f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80029f2:	4b0a      	ldr	r3, [pc, #40]	@ (8002a1c <HAL_RCC_ClockConfig+0x274>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4618      	mov	r0, r3
 80029f8:	f7fe fae0 	bl	8000fbc <HAL_InitTick>
 80029fc:	4603      	mov	r3, r0
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	3718      	adds	r7, #24
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop
 8002a08:	40022000 	.word	0x40022000
 8002a0c:	40021000 	.word	0x40021000
 8002a10:	04c4b400 	.word	0x04c4b400
 8002a14:	08005038 	.word	0x08005038
 8002a18:	20004008 	.word	0x20004008
 8002a1c:	2000400c 	.word	0x2000400c

08002a20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b087      	sub	sp, #28
 8002a24:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002a26:	4b2c      	ldr	r3, [pc, #176]	@ (8002ad8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	f003 030c 	and.w	r3, r3, #12
 8002a2e:	2b04      	cmp	r3, #4
 8002a30:	d102      	bne.n	8002a38 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002a32:	4b2a      	ldr	r3, [pc, #168]	@ (8002adc <HAL_RCC_GetSysClockFreq+0xbc>)
 8002a34:	613b      	str	r3, [r7, #16]
 8002a36:	e047      	b.n	8002ac8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002a38:	4b27      	ldr	r3, [pc, #156]	@ (8002ad8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	f003 030c 	and.w	r3, r3, #12
 8002a40:	2b08      	cmp	r3, #8
 8002a42:	d102      	bne.n	8002a4a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002a44:	4b26      	ldr	r3, [pc, #152]	@ (8002ae0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002a46:	613b      	str	r3, [r7, #16]
 8002a48:	e03e      	b.n	8002ac8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002a4a:	4b23      	ldr	r3, [pc, #140]	@ (8002ad8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	f003 030c 	and.w	r3, r3, #12
 8002a52:	2b0c      	cmp	r3, #12
 8002a54:	d136      	bne.n	8002ac4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002a56:	4b20      	ldr	r3, [pc, #128]	@ (8002ad8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a58:	68db      	ldr	r3, [r3, #12]
 8002a5a:	f003 0303 	and.w	r3, r3, #3
 8002a5e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002a60:	4b1d      	ldr	r3, [pc, #116]	@ (8002ad8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	091b      	lsrs	r3, r3, #4
 8002a66:	f003 030f 	and.w	r3, r3, #15
 8002a6a:	3301      	adds	r3, #1
 8002a6c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	2b03      	cmp	r3, #3
 8002a72:	d10c      	bne.n	8002a8e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002a74:	4a1a      	ldr	r2, [pc, #104]	@ (8002ae0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a7c:	4a16      	ldr	r2, [pc, #88]	@ (8002ad8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a7e:	68d2      	ldr	r2, [r2, #12]
 8002a80:	0a12      	lsrs	r2, r2, #8
 8002a82:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002a86:	fb02 f303 	mul.w	r3, r2, r3
 8002a8a:	617b      	str	r3, [r7, #20]
      break;
 8002a8c:	e00c      	b.n	8002aa8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002a8e:	4a13      	ldr	r2, [pc, #76]	@ (8002adc <HAL_RCC_GetSysClockFreq+0xbc>)
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a96:	4a10      	ldr	r2, [pc, #64]	@ (8002ad8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a98:	68d2      	ldr	r2, [r2, #12]
 8002a9a:	0a12      	lsrs	r2, r2, #8
 8002a9c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002aa0:	fb02 f303 	mul.w	r3, r2, r3
 8002aa4:	617b      	str	r3, [r7, #20]
      break;
 8002aa6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002aa8:	4b0b      	ldr	r3, [pc, #44]	@ (8002ad8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	0e5b      	lsrs	r3, r3, #25
 8002aae:	f003 0303 	and.w	r3, r3, #3
 8002ab2:	3301      	adds	r3, #1
 8002ab4:	005b      	lsls	r3, r3, #1
 8002ab6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002ab8:	697a      	ldr	r2, [r7, #20]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ac0:	613b      	str	r3, [r7, #16]
 8002ac2:	e001      	b.n	8002ac8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002ac8:	693b      	ldr	r3, [r7, #16]
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	371c      	adds	r7, #28
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr
 8002ad6:	bf00      	nop
 8002ad8:	40021000 	.word	0x40021000
 8002adc:	00f42400 	.word	0x00f42400
 8002ae0:	016e3600 	.word	0x016e3600

08002ae4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b087      	sub	sp, #28
 8002ae8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002aea:	4b1e      	ldr	r3, [pc, #120]	@ (8002b64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002aec:	68db      	ldr	r3, [r3, #12]
 8002aee:	f003 0303 	and.w	r3, r3, #3
 8002af2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002af4:	4b1b      	ldr	r3, [pc, #108]	@ (8002b64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002af6:	68db      	ldr	r3, [r3, #12]
 8002af8:	091b      	lsrs	r3, r3, #4
 8002afa:	f003 030f 	and.w	r3, r3, #15
 8002afe:	3301      	adds	r3, #1
 8002b00:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	2b03      	cmp	r3, #3
 8002b06:	d10c      	bne.n	8002b22 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002b08:	4a17      	ldr	r2, [pc, #92]	@ (8002b68 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b10:	4a14      	ldr	r2, [pc, #80]	@ (8002b64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002b12:	68d2      	ldr	r2, [r2, #12]
 8002b14:	0a12      	lsrs	r2, r2, #8
 8002b16:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002b1a:	fb02 f303 	mul.w	r3, r2, r3
 8002b1e:	617b      	str	r3, [r7, #20]
    break;
 8002b20:	e00c      	b.n	8002b3c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002b22:	4a12      	ldr	r2, [pc, #72]	@ (8002b6c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b2a:	4a0e      	ldr	r2, [pc, #56]	@ (8002b64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002b2c:	68d2      	ldr	r2, [r2, #12]
 8002b2e:	0a12      	lsrs	r2, r2, #8
 8002b30:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002b34:	fb02 f303 	mul.w	r3, r2, r3
 8002b38:	617b      	str	r3, [r7, #20]
    break;
 8002b3a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002b3c:	4b09      	ldr	r3, [pc, #36]	@ (8002b64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002b3e:	68db      	ldr	r3, [r3, #12]
 8002b40:	0e5b      	lsrs	r3, r3, #25
 8002b42:	f003 0303 	and.w	r3, r3, #3
 8002b46:	3301      	adds	r3, #1
 8002b48:	005b      	lsls	r3, r3, #1
 8002b4a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002b4c:	697a      	ldr	r2, [r7, #20]
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b54:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002b56:	687b      	ldr	r3, [r7, #4]
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	371c      	adds	r7, #28
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b62:	4770      	bx	lr
 8002b64:	40021000 	.word	0x40021000
 8002b68:	016e3600 	.word	0x016e3600
 8002b6c:	00f42400 	.word	0x00f42400

08002b70 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b084      	sub	sp, #16
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d101      	bne.n	8002b82 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e09d      	b.n	8002cbe <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d108      	bne.n	8002b9c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002b92:	d009      	beq.n	8002ba8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2200      	movs	r2, #0
 8002b98:	61da      	str	r2, [r3, #28]
 8002b9a:	e005      	b.n	8002ba8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2200      	movs	r2, #0
 8002bac:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d106      	bne.n	8002bc8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f7fd ff5e 	bl	8000a84 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2202      	movs	r2, #2
 8002bcc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002bde:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	68db      	ldr	r3, [r3, #12]
 8002be4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002be8:	d902      	bls.n	8002bf0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002bea:	2300      	movs	r3, #0
 8002bec:	60fb      	str	r3, [r7, #12]
 8002bee:	e002      	b.n	8002bf6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002bf0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002bf4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	68db      	ldr	r3, [r3, #12]
 8002bfa:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8002bfe:	d007      	beq.n	8002c10 <HAL_SPI_Init+0xa0>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002c08:	d002      	beq.n	8002c10 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002c20:	431a      	orrs	r2, r3
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	691b      	ldr	r3, [r3, #16]
 8002c26:	f003 0302 	and.w	r3, r3, #2
 8002c2a:	431a      	orrs	r2, r3
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	695b      	ldr	r3, [r3, #20]
 8002c30:	f003 0301 	and.w	r3, r3, #1
 8002c34:	431a      	orrs	r2, r3
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	699b      	ldr	r3, [r3, #24]
 8002c3a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c3e:	431a      	orrs	r2, r3
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	69db      	ldr	r3, [r3, #28]
 8002c44:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002c48:	431a      	orrs	r2, r3
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6a1b      	ldr	r3, [r3, #32]
 8002c4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c52:	ea42 0103 	orr.w	r1, r2, r3
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c5a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	430a      	orrs	r2, r1
 8002c64:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	699b      	ldr	r3, [r3, #24]
 8002c6a:	0c1b      	lsrs	r3, r3, #16
 8002c6c:	f003 0204 	and.w	r2, r3, #4
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c74:	f003 0310 	and.w	r3, r3, #16
 8002c78:	431a      	orrs	r2, r3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c7e:	f003 0308 	and.w	r3, r3, #8
 8002c82:	431a      	orrs	r2, r3
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	68db      	ldr	r3, [r3, #12]
 8002c88:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002c8c:	ea42 0103 	orr.w	r1, r2, r3
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	430a      	orrs	r2, r1
 8002c9c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	69da      	ldr	r2, [r3, #28]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002cac:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8002cbc:	2300      	movs	r3, #0
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	3710      	adds	r7, #16
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}

08002cc6 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8002cc6:	b580      	push	{r7, lr}
 8002cc8:	b082      	sub	sp, #8
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d101      	bne.n	8002cd8 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e01a      	b.n	8002d0e <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2202      	movs	r2, #2
 8002cdc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	681a      	ldr	r2, [r3, #0]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002cee:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8002cf0:	6878      	ldr	r0, [r7, #4]
 8002cf2:	f7fd ff8b 	bl	8000c0c <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2200      	movs	r2, #0
 8002d08:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  return HAL_OK;
 8002d0c:	2300      	movs	r3, #0
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3708      	adds	r7, #8
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
	...

08002d18 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b086      	sub	sp, #24
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	60f8      	str	r0, [r7, #12]
 8002d20:	60b9      	str	r1, [r7, #8]
 8002d22:	607a      	str	r2, [r7, #4]
 8002d24:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002d2c:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8002d34:	7dfb      	ldrb	r3, [r7, #23]
 8002d36:	2b01      	cmp	r3, #1
 8002d38:	d00c      	beq.n	8002d54 <HAL_SPI_TransmitReceive_DMA+0x3c>
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002d40:	d106      	bne.n	8002d50 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d102      	bne.n	8002d50 <HAL_SPI_TransmitReceive_DMA+0x38>
 8002d4a:	7dfb      	ldrb	r3, [r7, #23]
 8002d4c:	2b04      	cmp	r3, #4
 8002d4e:	d001      	beq.n	8002d54 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002d50:	2302      	movs	r3, #2
 8002d52:	e158      	b.n	8003006 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d005      	beq.n	8002d66 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d002      	beq.n	8002d66 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8002d60:	887b      	ldrh	r3, [r7, #2]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d101      	bne.n	8002d6a <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e14d      	b.n	8003006 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002d70:	2b01      	cmp	r3, #1
 8002d72:	d101      	bne.n	8002d78 <HAL_SPI_TransmitReceive_DMA+0x60>
 8002d74:	2302      	movs	r3, #2
 8002d76:	e146      	b.n	8003006 <HAL_SPI_TransmitReceive_DMA+0x2ee>
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	2b04      	cmp	r3, #4
 8002d8a:	d003      	beq.n	8002d94 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	2205      	movs	r2, #5
 8002d90:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2200      	movs	r2, #0
 8002d98:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	68ba      	ldr	r2, [r7, #8]
 8002d9e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	887a      	ldrh	r2, [r7, #2]
 8002da4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	887a      	ldrh	r2, [r7, #2]
 8002daa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	687a      	ldr	r2, [r7, #4]
 8002db0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	887a      	ldrh	r2, [r7, #2]
 8002db6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	887a      	ldrh	r2, [r7, #2]
 8002dbe:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	685a      	ldr	r2, [r3, #4]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 8002ddc:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	68db      	ldr	r3, [r3, #12]
 8002de2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002de6:	d908      	bls.n	8002dfa <HAL_SPI_TransmitReceive_DMA+0xe2>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	685a      	ldr	r2, [r3, #4]
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002df6:	605a      	str	r2, [r3, #4]
 8002df8:	e06f      	b.n	8002eda <HAL_SPI_TransmitReceive_DMA+0x1c2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	685a      	ldr	r2, [r3, #4]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002e08:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e0e:	699b      	ldr	r3, [r3, #24]
 8002e10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e14:	d126      	bne.n	8002e64 <HAL_SPI_TransmitReceive_DMA+0x14c>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8002e1a:	f003 0301 	and.w	r3, r3, #1
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d10f      	bne.n	8002e42 <HAL_SPI_TransmitReceive_DMA+0x12a>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	685a      	ldr	r2, [r3, #4]
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002e30:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e36:	b29b      	uxth	r3, r3
 8002e38:	085b      	lsrs	r3, r3, #1
 8002e3a:	b29a      	uxth	r2, r3
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002e40:	e010      	b.n	8002e64 <HAL_SPI_TransmitReceive_DMA+0x14c>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	685a      	ldr	r2, [r3, #4]
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002e50:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e56:	b29b      	uxth	r3, r3
 8002e58:	085b      	lsrs	r3, r3, #1
 8002e5a:	b29b      	uxth	r3, r3
 8002e5c:	3301      	adds	r3, #1
 8002e5e:	b29a      	uxth	r2, r3
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e68:	699b      	ldr	r3, [r3, #24]
 8002e6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e6e:	d134      	bne.n	8002eda <HAL_SPI_TransmitReceive_DMA+0x1c2>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	685a      	ldr	r2, [r3, #4]
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002e7e:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002e86:	b29b      	uxth	r3, r3
 8002e88:	f003 0301 	and.w	r3, r3, #1
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d111      	bne.n	8002eb4 <HAL_SPI_TransmitReceive_DMA+0x19c>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	685a      	ldr	r2, [r3, #4]
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002e9e:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002ea6:	b29b      	uxth	r3, r3
 8002ea8:	085b      	lsrs	r3, r3, #1
 8002eaa:	b29a      	uxth	r2, r3
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8002eb2:	e012      	b.n	8002eda <HAL_SPI_TransmitReceive_DMA+0x1c2>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	685a      	ldr	r2, [r3, #4]
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002ec2:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002eca:	b29b      	uxth	r3, r3
 8002ecc:	085b      	lsrs	r3, r3, #1
 8002ece:	b29b      	uxth	r3, r3
 8002ed0:	3301      	adds	r3, #1
 8002ed2:	b29a      	uxth	r2, r3
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	2b04      	cmp	r3, #4
 8002ee4:	d108      	bne.n	8002ef8 <HAL_SPI_TransmitReceive_DMA+0x1e0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eea:	4a49      	ldr	r2, [pc, #292]	@ (8003010 <HAL_SPI_TransmitReceive_DMA+0x2f8>)
 8002eec:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ef2:	4a48      	ldr	r2, [pc, #288]	@ (8003014 <HAL_SPI_TransmitReceive_DMA+0x2fc>)
 8002ef4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002ef6:	e007      	b.n	8002f08 <HAL_SPI_TransmitReceive_DMA+0x1f0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002efc:	4a46      	ldr	r2, [pc, #280]	@ (8003018 <HAL_SPI_TransmitReceive_DMA+0x300>)
 8002efe:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f04:	4a45      	ldr	r2, [pc, #276]	@ (800301c <HAL_SPI_TransmitReceive_DMA+0x304>)
 8002f06:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f0c:	4a44      	ldr	r2, [pc, #272]	@ (8003020 <HAL_SPI_TransmitReceive_DMA+0x308>)
 8002f0e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f14:	2200      	movs	r2, #0
 8002f16:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	330c      	adds	r3, #12
 8002f22:	4619      	mov	r1, r3
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f28:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002f30:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8002f32:	f7fe fb3d 	bl	80015b0 <HAL_DMA_Start_IT>
 8002f36:	4603      	mov	r3, r0
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d00b      	beq.n	8002f54 <HAL_SPI_TransmitReceive_DMA+0x23c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f40:	f043 0210 	orr.w	r2, r3, #16
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	e058      	b.n	8003006 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	685a      	ldr	r2, [r3, #4]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f042 0201 	orr.w	r2, r2, #1
 8002f62:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f68:	2200      	movs	r2, #0
 8002f6a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f70:	2200      	movs	r2, #0
 8002f72:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f78:	2200      	movs	r2, #0
 8002f7a:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f80:	2200      	movs	r2, #0
 8002f82:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f8c:	4619      	mov	r1, r3
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	330c      	adds	r3, #12
 8002f94:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f9a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002f9c:	f7fe fb08 	bl	80015b0 <HAL_DMA_Start_IT>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d00b      	beq.n	8002fbe <HAL_SPI_TransmitReceive_DMA+0x2a6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002faa:	f043 0210 	orr.w	r2, r3, #16
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e023      	b.n	8003006 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fc8:	2b40      	cmp	r3, #64	@ 0x40
 8002fca:	d007      	beq.n	8002fdc <HAL_SPI_TransmitReceive_DMA+0x2c4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002fda:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	685a      	ldr	r2, [r3, #4]
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f042 0220 	orr.w	r2, r2, #32
 8002ff2:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	685a      	ldr	r2, [r3, #4]
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f042 0202 	orr.w	r2, r2, #2
 8003002:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8003004:	2300      	movs	r3, #0
}
 8003006:	4618      	mov	r0, r3
 8003008:	3718      	adds	r7, #24
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	08003675 	.word	0x08003675
 8003014:	0800353d 	.word	0x0800353d
 8003018:	08003691 	.word	0x08003691
 800301c:	080035e5 	.word	0x080035e5
 8003020:	080036ad 	.word	0x080036ad

08003024 <HAL_SPI_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b08a      	sub	sp, #40	@ 0x28
 8003028:	af02      	add	r7, sp, #8
 800302a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 800302c:	2300      	movs	r3, #0
 800302e:	77fb      	strb	r3, [r7, #31]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8003030:	4b88      	ldr	r3, [pc, #544]	@ (8003254 <HAL_SPI_Abort+0x230>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a88      	ldr	r2, [pc, #544]	@ (8003258 <HAL_SPI_Abort+0x234>)
 8003036:	fba2 2303 	umull	r2, r3, r2, r3
 800303a:	0a5b      	lsrs	r3, r3, #9
 800303c:	2264      	movs	r2, #100	@ 0x64
 800303e:	fb02 f303 	mul.w	r3, r2, r3
 8003042:	617b      	str	r3, [r7, #20]
  count = resetcount;
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	61bb      	str	r3, [r7, #24]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	685a      	ldr	r2, [r3, #4]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f022 0220 	bic.w	r2, r2, #32
 8003056:	605a      	str	r2, [r3, #4]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003062:	2b80      	cmp	r3, #128	@ 0x80
 8003064:	d117      	bne.n	8003096 <HAL_SPI_Abort+0x72>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	4a7c      	ldr	r2, [pc, #496]	@ (800325c <HAL_SPI_Abort+0x238>)
 800306a:	651a      	str	r2, [r3, #80]	@ 0x50
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 800306c:	69bb      	ldr	r3, [r7, #24]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d106      	bne.n	8003080 <HAL_SPI_Abort+0x5c>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003076:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800307e:	e008      	b.n	8003092 <HAL_SPI_Abort+0x6e>
      }
      count--;
 8003080:	69bb      	ldr	r3, [r7, #24]
 8003082:	3b01      	subs	r3, #1
 8003084:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800308c:	b2db      	uxtb	r3, r3
 800308e:	2b07      	cmp	r3, #7
 8003090:	d1ec      	bne.n	800306c <HAL_SPI_Abort+0x48>
    /* Reset Timeout Counter */
    count = resetcount;
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	61bb      	str	r3, [r7, #24]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030a0:	2b40      	cmp	r3, #64	@ 0x40
 80030a2:	d117      	bne.n	80030d4 <HAL_SPI_Abort+0xb0>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	4a6e      	ldr	r2, [pc, #440]	@ (8003260 <HAL_SPI_Abort+0x23c>)
 80030a8:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 80030aa:	69bb      	ldr	r3, [r7, #24]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d106      	bne.n	80030be <HAL_SPI_Abort+0x9a>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030b4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 80030bc:	e008      	b.n	80030d0 <HAL_SPI_Abort+0xac>
      }
      count--;
 80030be:	69bb      	ldr	r3, [r7, #24]
 80030c0:	3b01      	subs	r3, #1
 80030c2:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80030ca:	b2db      	uxtb	r3, r3
 80030cc:	2b07      	cmp	r3, #7
 80030ce:	d1ec      	bne.n	80030aa <HAL_SPI_Abort+0x86>
    /* Reset Timeout Counter */
    count = resetcount;
 80030d0:	697b      	ldr	r3, [r7, #20]
 80030d2:	61bb      	str	r3, [r7, #24]
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	f003 0302 	and.w	r3, r3, #2
 80030de:	2b02      	cmp	r3, #2
 80030e0:	d141      	bne.n	8003166 <HAL_SPI_Abort+0x142>
  {
    /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmatx != NULL)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d03d      	beq.n	8003166 <HAL_SPI_Abort+0x142>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmatx->XferAbortCallback = NULL;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030ee:	2200      	movs	r2, #0
 80030f0:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030f6:	4618      	mov	r0, r3
 80030f8:	f7fe fad5 	bl	80016a6 <HAL_DMA_Abort>
 80030fc:	4603      	mov	r3, r0
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d002      	beq.n	8003108 <HAL_SPI_Abort+0xe4>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2240      	movs	r2, #64	@ 0x40
 8003106:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Tx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	685a      	ldr	r2, [r3, #4]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f022 0202 	bic.w	r2, r2, #2
 8003116:	605a      	str	r2, [r3, #4]

      if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8003118:	f7fd ff9c 	bl	8001054 <HAL_GetTick>
 800311c:	4603      	mov	r3, r0
 800311e:	461a      	mov	r2, r3
 8003120:	2164      	movs	r1, #100	@ 0x64
 8003122:	6878      	ldr	r0, [r7, #4]
 8003124:	f000 fc6e 	bl	8003a04 <SPI_EndRxTxTransaction>
 8003128:	4603      	mov	r3, r0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d002      	beq.n	8003134 <HAL_SPI_Abort+0x110>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2240      	movs	r2, #64	@ 0x40
 8003132:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable SPI Peripheral */
      __HAL_SPI_DISABLE(hspi);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	681a      	ldr	r2, [r3, #0]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003142:	601a      	str	r2, [r3, #0]

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8003144:	f7fd ff86 	bl	8001054 <HAL_GetTick>
 8003148:	4603      	mov	r3, r0
 800314a:	9300      	str	r3, [sp, #0]
 800314c:	2364      	movs	r3, #100	@ 0x64
 800314e:	2200      	movs	r2, #0
 8003150:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003154:	6878      	ldr	r0, [r7, #4]
 8003156:	f000 fb67 	bl	8003828 <SPI_WaitFifoStateUntilTimeout>
 800315a:	4603      	mov	r3, r0
 800315c:	2b00      	cmp	r3, #0
 800315e:	d002      	beq.n	8003166 <HAL_SPI_Abort+0x142>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2240      	movs	r2, #64	@ 0x40
 8003164:	661a      	str	r2, [r3, #96]	@ 0x60
      }
    }
  }

  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	f003 0301 	and.w	r3, r3, #1
 8003170:	2b01      	cmp	r3, #1
 8003172:	d143      	bne.n	80031fc <HAL_SPI_Abort+0x1d8>
  {
    /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmarx != NULL)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003178:	2b00      	cmp	r3, #0
 800317a:	d03f      	beq.n	80031fc <HAL_SPI_Abort+0x1d8>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmarx->XferAbortCallback = NULL;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003180:	2200      	movs	r2, #0
 8003182:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003188:	4618      	mov	r0, r3
 800318a:	f7fe fa8c 	bl	80016a6 <HAL_DMA_Abort>
 800318e:	4603      	mov	r3, r0
 8003190:	2b00      	cmp	r3, #0
 8003192:	d002      	beq.n	800319a <HAL_SPI_Abort+0x176>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2240      	movs	r2, #64	@ 0x40
 8003198:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable peripheral */
      __HAL_SPI_DISABLE(hspi);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80031a8:	601a      	str	r2, [r3, #0]

      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80031aa:	f7fd ff53 	bl	8001054 <HAL_GetTick>
 80031ae:	4603      	mov	r3, r0
 80031b0:	9300      	str	r3, [sp, #0]
 80031b2:	2364      	movs	r3, #100	@ 0x64
 80031b4:	2200      	movs	r2, #0
 80031b6:	2180      	movs	r1, #128	@ 0x80
 80031b8:	6878      	ldr	r0, [r7, #4]
 80031ba:	f000 faad 	bl	8003718 <SPI_WaitFlagStateUntilTimeout>
 80031be:	4603      	mov	r3, r0
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d002      	beq.n	80031ca <HAL_SPI_Abort+0x1a6>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2240      	movs	r2, #64	@ 0x40
 80031c8:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 80031ca:	f7fd ff43 	bl	8001054 <HAL_GetTick>
 80031ce:	4603      	mov	r3, r0
 80031d0:	9300      	str	r3, [sp, #0]
 80031d2:	2364      	movs	r3, #100	@ 0x64
 80031d4:	2200      	movs	r2, #0
 80031d6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f000 fb24 	bl	8003828 <SPI_WaitFifoStateUntilTimeout>
 80031e0:	4603      	mov	r3, r0
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d002      	beq.n	80031ec <HAL_SPI_Abort+0x1c8>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2240      	movs	r2, #64	@ 0x40
 80031ea:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Rx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	685a      	ldr	r2, [r3, #4]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f022 0201 	bic.w	r2, r2, #1
 80031fa:	605a      	str	r2, [r3, #4]
    }
  }
  /* Reset Tx and Rx transfer counters */
  hspi->RxXferCount = 0U;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2200      	movs	r2, #0
 8003200:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2200      	movs	r2, #0
 8003208:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Check error during Abort procedure */
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800320e:	2b40      	cmp	r3, #64	@ 0x40
 8003210:	d102      	bne.n	8003218 <HAL_SPI_Abort+0x1f4>
  {
    /* return HAL_Error in case of error during Abort procedure */
    errorcode = HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	77fb      	strb	r3, [r7, #31]
 8003216:	e002      	b.n	800321e <HAL_SPI_Abort+0x1fa>
  }
  else
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2200      	movs	r2, #0
 800321c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800321e:	2300      	movs	r3, #0
 8003220:	613b      	str	r3, [r7, #16]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	613b      	str	r3, [r7, #16]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	613b      	str	r3, [r7, #16]
 8003232:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003234:	2300      	movs	r3, #0
 8003236:	60fb      	str	r3, [r7, #12]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	60fb      	str	r3, [r7, #12]
 8003240:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->state to ready */
  hspi->State = HAL_SPI_STATE_READY;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2201      	movs	r2, #1
 8003246:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return errorcode;
 800324a:	7ffb      	ldrb	r3, [r7, #31]
}
 800324c:	4618      	mov	r0, r3
 800324e:	3720      	adds	r7, #32
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}
 8003254:	20004008 	.word	0x20004008
 8003258:	057619f1 	.word	0x057619f1
 800325c:	08003b51 	.word	0x08003b51
 8003260:	08003a91 	.word	0x08003a91

08003264 <HAL_SPI_DMAStop>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b084      	sub	sp, #16
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800326c:	2300      	movs	r3, #0
 800326e:	73fb      	strb	r3, [r7, #15]
     and the correspond call back is executed HAL_SPI_TxCpltCallback() or HAL_SPI_RxCpltCallback() or
     HAL_SPI_TxRxCpltCallback()
     */

  /* Abort the SPI DMA tx Stream/Channel  */
  if (hspi->hdmatx != NULL)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003274:	2b00      	cmp	r3, #0
 8003276:	d00f      	beq.n	8003298 <HAL_SPI_DMAStop+0x34>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx))
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800327c:	4618      	mov	r0, r3
 800327e:	f7fe fa12 	bl	80016a6 <HAL_DMA_Abort>
 8003282:	4603      	mov	r3, r0
 8003284:	2b00      	cmp	r3, #0
 8003286:	d007      	beq.n	8003298 <HAL_SPI_DMAStop+0x34>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800328c:	f043 0210 	orr.w	r2, r3, #16
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	661a      	str	r2, [r3, #96]	@ 0x60
      errorcode = HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	73fb      	strb	r3, [r7, #15]
    }
  }
  /* Abort the SPI DMA rx Stream/Channel  */
  if (hspi->hdmarx != NULL)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800329c:	2b00      	cmp	r3, #0
 800329e:	d00f      	beq.n	80032c0 <HAL_SPI_DMAStop+0x5c>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx))
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032a4:	4618      	mov	r0, r3
 80032a6:	f7fe f9fe 	bl	80016a6 <HAL_DMA_Abort>
 80032aa:	4603      	mov	r3, r0
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d007      	beq.n	80032c0 <HAL_SPI_DMAStop+0x5c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032b4:	f043 0210 	orr.w	r2, r3, #16
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	661a      	str	r2, [r3, #96]	@ 0x60
      errorcode = HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Disable the SPI DMA Tx & Rx requests */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	685a      	ldr	r2, [r3, #4]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f022 0203 	bic.w	r2, r2, #3
 80032ce:	605a      	str	r2, [r3, #4]
  hspi->State = HAL_SPI_STATE_READY;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2201      	movs	r2, #1
 80032d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  return errorcode;
 80032d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80032da:	4618      	mov	r0, r3
 80032dc:	3710      	adds	r7, #16
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}
	...

080032e4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b088      	sub	sp, #32
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80032fc:	69bb      	ldr	r3, [r7, #24]
 80032fe:	099b      	lsrs	r3, r3, #6
 8003300:	f003 0301 	and.w	r3, r3, #1
 8003304:	2b00      	cmp	r3, #0
 8003306:	d10f      	bne.n	8003328 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003308:	69bb      	ldr	r3, [r7, #24]
 800330a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800330e:	2b00      	cmp	r3, #0
 8003310:	d00a      	beq.n	8003328 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	099b      	lsrs	r3, r3, #6
 8003316:	f003 0301 	and.w	r3, r3, #1
 800331a:	2b00      	cmp	r3, #0
 800331c:	d004      	beq.n	8003328 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003322:	6878      	ldr	r0, [r7, #4]
 8003324:	4798      	blx	r3
    return;
 8003326:	e0d7      	b.n	80034d8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003328:	69bb      	ldr	r3, [r7, #24]
 800332a:	085b      	lsrs	r3, r3, #1
 800332c:	f003 0301 	and.w	r3, r3, #1
 8003330:	2b00      	cmp	r3, #0
 8003332:	d00a      	beq.n	800334a <HAL_SPI_IRQHandler+0x66>
 8003334:	69fb      	ldr	r3, [r7, #28]
 8003336:	09db      	lsrs	r3, r3, #7
 8003338:	f003 0301 	and.w	r3, r3, #1
 800333c:	2b00      	cmp	r3, #0
 800333e:	d004      	beq.n	800334a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003344:	6878      	ldr	r0, [r7, #4]
 8003346:	4798      	blx	r3
    return;
 8003348:	e0c6      	b.n	80034d8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800334a:	69bb      	ldr	r3, [r7, #24]
 800334c:	095b      	lsrs	r3, r3, #5
 800334e:	f003 0301 	and.w	r3, r3, #1
 8003352:	2b00      	cmp	r3, #0
 8003354:	d10c      	bne.n	8003370 <HAL_SPI_IRQHandler+0x8c>
 8003356:	69bb      	ldr	r3, [r7, #24]
 8003358:	099b      	lsrs	r3, r3, #6
 800335a:	f003 0301 	and.w	r3, r3, #1
 800335e:	2b00      	cmp	r3, #0
 8003360:	d106      	bne.n	8003370 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003362:	69bb      	ldr	r3, [r7, #24]
 8003364:	0a1b      	lsrs	r3, r3, #8
 8003366:	f003 0301 	and.w	r3, r3, #1
 800336a:	2b00      	cmp	r3, #0
 800336c:	f000 80b4 	beq.w	80034d8 <HAL_SPI_IRQHandler+0x1f4>
 8003370:	69fb      	ldr	r3, [r7, #28]
 8003372:	095b      	lsrs	r3, r3, #5
 8003374:	f003 0301 	and.w	r3, r3, #1
 8003378:	2b00      	cmp	r3, #0
 800337a:	f000 80ad 	beq.w	80034d8 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800337e:	69bb      	ldr	r3, [r7, #24]
 8003380:	099b      	lsrs	r3, r3, #6
 8003382:	f003 0301 	and.w	r3, r3, #1
 8003386:	2b00      	cmp	r3, #0
 8003388:	d023      	beq.n	80033d2 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003390:	b2db      	uxtb	r3, r3
 8003392:	2b03      	cmp	r3, #3
 8003394:	d011      	beq.n	80033ba <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800339a:	f043 0204 	orr.w	r2, r3, #4
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80033a2:	2300      	movs	r3, #0
 80033a4:	617b      	str	r3, [r7, #20]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	68db      	ldr	r3, [r3, #12]
 80033ac:	617b      	str	r3, [r7, #20]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	689b      	ldr	r3, [r3, #8]
 80033b4:	617b      	str	r3, [r7, #20]
 80033b6:	697b      	ldr	r3, [r7, #20]
 80033b8:	e00b      	b.n	80033d2 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80033ba:	2300      	movs	r3, #0
 80033bc:	613b      	str	r3, [r7, #16]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	613b      	str	r3, [r7, #16]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	613b      	str	r3, [r7, #16]
 80033ce:	693b      	ldr	r3, [r7, #16]
        return;
 80033d0:	e082      	b.n	80034d8 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80033d2:	69bb      	ldr	r3, [r7, #24]
 80033d4:	095b      	lsrs	r3, r3, #5
 80033d6:	f003 0301 	and.w	r3, r3, #1
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d014      	beq.n	8003408 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033e2:	f043 0201 	orr.w	r2, r3, #1
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80033ea:	2300      	movs	r3, #0
 80033ec:	60fb      	str	r3, [r7, #12]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	689b      	ldr	r3, [r3, #8]
 80033f4:	60fb      	str	r3, [r7, #12]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003404:	601a      	str	r2, [r3, #0]
 8003406:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003408:	69bb      	ldr	r3, [r7, #24]
 800340a:	0a1b      	lsrs	r3, r3, #8
 800340c:	f003 0301 	and.w	r3, r3, #1
 8003410:	2b00      	cmp	r3, #0
 8003412:	d00c      	beq.n	800342e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003418:	f043 0208 	orr.w	r2, r3, #8
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003420:	2300      	movs	r3, #0
 8003422:	60bb      	str	r3, [r7, #8]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	60bb      	str	r3, [r7, #8]
 800342c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003432:	2b00      	cmp	r3, #0
 8003434:	d04f      	beq.n	80034d6 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	685a      	ldr	r2, [r3, #4]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003444:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2201      	movs	r2, #1
 800344a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800344e:	69fb      	ldr	r3, [r7, #28]
 8003450:	f003 0302 	and.w	r3, r3, #2
 8003454:	2b00      	cmp	r3, #0
 8003456:	d104      	bne.n	8003462 <HAL_SPI_IRQHandler+0x17e>
 8003458:	69fb      	ldr	r3, [r7, #28]
 800345a:	f003 0301 	and.w	r3, r3, #1
 800345e:	2b00      	cmp	r3, #0
 8003460:	d034      	beq.n	80034cc <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	685a      	ldr	r2, [r3, #4]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f022 0203 	bic.w	r2, r2, #3
 8003470:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003476:	2b00      	cmp	r3, #0
 8003478:	d011      	beq.n	800349e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800347e:	4a18      	ldr	r2, [pc, #96]	@ (80034e0 <HAL_SPI_IRQHandler+0x1fc>)
 8003480:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003486:	4618      	mov	r0, r3
 8003488:	f7fe f966 	bl	8001758 <HAL_DMA_Abort_IT>
 800348c:	4603      	mov	r3, r0
 800348e:	2b00      	cmp	r3, #0
 8003490:	d005      	beq.n	800349e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003496:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d016      	beq.n	80034d4 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034aa:	4a0d      	ldr	r2, [pc, #52]	@ (80034e0 <HAL_SPI_IRQHandler+0x1fc>)
 80034ac:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034b2:	4618      	mov	r0, r3
 80034b4:	f7fe f950 	bl	8001758 <HAL_DMA_Abort_IT>
 80034b8:	4603      	mov	r3, r0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d00a      	beq.n	80034d4 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034c2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 80034ca:	e003      	b.n	80034d4 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80034cc:	6878      	ldr	r0, [r7, #4]
 80034ce:	f7fd fa93 	bl	80009f8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80034d2:	e000      	b.n	80034d6 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80034d4:	bf00      	nop
    return;
 80034d6:	bf00      	nop
  }
}
 80034d8:	3720      	adds	r7, #32
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}
 80034de:	bf00      	nop
 80034e0:	080036ed 	.word	0x080036ed

080034e4 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b083      	sub	sp, #12
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80034ec:	bf00      	nop
 80034ee:	370c      	adds	r7, #12
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr

080034f8 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8003500:	bf00      	nop
 8003502:	370c      	adds	r7, #12
 8003504:	46bd      	mov	sp, r7
 8003506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350a:	4770      	bx	lr

0800350c <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800350c:	b480      	push	{r7}
 800350e:	b083      	sub	sp, #12
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8003514:	bf00      	nop
 8003516:	370c      	adds	r7, #12
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr

08003520 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8003520:	b480      	push	{r7}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800352e:	b2db      	uxtb	r3, r3
}
 8003530:	4618      	mov	r0, r3
 8003532:	370c      	adds	r7, #12
 8003534:	46bd      	mov	sp, r7
 8003536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353a:	4770      	bx	lr

0800353c <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b084      	sub	sp, #16
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003548:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800354a:	f7fd fd83 	bl	8001054 <HAL_GetTick>
 800354e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 0320 	and.w	r3, r3, #32
 800355a:	2b20      	cmp	r3, #32
 800355c:	d03c      	beq.n	80035d8 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	685a      	ldr	r2, [r3, #4]
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f022 0220 	bic.w	r2, r2, #32
 800356c:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d10d      	bne.n	8003592 <SPI_DMAReceiveCplt+0x56>
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800357e:	d108      	bne.n	8003592 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	685a      	ldr	r2, [r3, #4]
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f022 0203 	bic.w	r2, r2, #3
 800358e:	605a      	str	r2, [r3, #4]
 8003590:	e007      	b.n	80035a2 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	685a      	ldr	r2, [r3, #4]
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f022 0201 	bic.w	r2, r2, #1
 80035a0:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80035a2:	68ba      	ldr	r2, [r7, #8]
 80035a4:	2164      	movs	r1, #100	@ 0x64
 80035a6:	68f8      	ldr	r0, [r7, #12]
 80035a8:	f000 f9d4 	bl	8003954 <SPI_EndRxTransaction>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d002      	beq.n	80035b8 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	2220      	movs	r2, #32
 80035b6:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2200      	movs	r2, #0
 80035bc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	2201      	movs	r2, #1
 80035c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d003      	beq.n	80035d8 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80035d0:	68f8      	ldr	r0, [r7, #12]
 80035d2:	f7fd fa11 	bl	80009f8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80035d6:	e002      	b.n	80035de <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 80035d8:	68f8      	ldr	r0, [r7, #12]
 80035da:	f7ff ff83 	bl	80034e4 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80035de:	3710      	adds	r7, #16
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}

080035e4 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b084      	sub	sp, #16
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035f0:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80035f2:	f7fd fd2f 	bl	8001054 <HAL_GetTick>
 80035f6:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 0320 	and.w	r3, r3, #32
 8003602:	2b20      	cmp	r3, #32
 8003604:	d030      	beq.n	8003668 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	685a      	ldr	r2, [r3, #4]
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f022 0220 	bic.w	r2, r2, #32
 8003614:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003616:	68ba      	ldr	r2, [r7, #8]
 8003618:	2164      	movs	r1, #100	@ 0x64
 800361a:	68f8      	ldr	r0, [r7, #12]
 800361c:	f000 f9f2 	bl	8003a04 <SPI_EndRxTxTransaction>
 8003620:	4603      	mov	r3, r0
 8003622:	2b00      	cmp	r3, #0
 8003624:	d005      	beq.n	8003632 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800362a:	f043 0220 	orr.w	r2, r3, #32
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	685a      	ldr	r2, [r3, #4]
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f022 0203 	bic.w	r2, r2, #3
 8003640:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2200      	movs	r2, #0
 8003646:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	2200      	movs	r2, #0
 800364c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2201      	movs	r2, #1
 8003654:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800365c:	2b00      	cmp	r3, #0
 800365e:	d003      	beq.n	8003668 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003660:	68f8      	ldr	r0, [r7, #12]
 8003662:	f7fd f9c9 	bl	80009f8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003666:	e002      	b.n	800366e <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8003668:	68f8      	ldr	r0, [r7, #12]
 800366a:	f7fd f9b3 	bl	80009d4 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800366e:	3710      	adds	r7, #16
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}

08003674 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b084      	sub	sp, #16
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003680:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8003682:	68f8      	ldr	r0, [r7, #12]
 8003684:	f7ff ff38 	bl	80034f8 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003688:	bf00      	nop
 800368a:	3710      	adds	r7, #16
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}

08003690 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b084      	sub	sp, #16
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800369c:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800369e:	68f8      	ldr	r0, [r7, #12]
 80036a0:	f7ff ff34 	bl	800350c <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80036a4:	bf00      	nop
 80036a6:	3710      	adds	r7, #16
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd80      	pop	{r7, pc}

080036ac <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b084      	sub	sp, #16
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036b8:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	685a      	ldr	r2, [r3, #4]
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f022 0203 	bic.w	r2, r2, #3
 80036c8:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036ce:	f043 0210 	orr.w	r2, r3, #16
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	2201      	movs	r2, #1
 80036da:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80036de:	68f8      	ldr	r0, [r7, #12]
 80036e0:	f7fd f98a 	bl	80009f8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80036e4:	bf00      	nop
 80036e6:	3710      	adds	r7, #16
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bd80      	pop	{r7, pc}

080036ec <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b084      	sub	sp, #16
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036f8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	2200      	movs	r2, #0
 80036fe:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	2200      	movs	r2, #0
 8003706:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003708:	68f8      	ldr	r0, [r7, #12]
 800370a:	f7fd f975 	bl	80009f8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800370e:	bf00      	nop
 8003710:	3710      	adds	r7, #16
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}
	...

08003718 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b088      	sub	sp, #32
 800371c:	af00      	add	r7, sp, #0
 800371e:	60f8      	str	r0, [r7, #12]
 8003720:	60b9      	str	r1, [r7, #8]
 8003722:	603b      	str	r3, [r7, #0]
 8003724:	4613      	mov	r3, r2
 8003726:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003728:	f7fd fc94 	bl	8001054 <HAL_GetTick>
 800372c:	4602      	mov	r2, r0
 800372e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003730:	1a9b      	subs	r3, r3, r2
 8003732:	683a      	ldr	r2, [r7, #0]
 8003734:	4413      	add	r3, r2
 8003736:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003738:	f7fd fc8c 	bl	8001054 <HAL_GetTick>
 800373c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800373e:	4b39      	ldr	r3, [pc, #228]	@ (8003824 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	015b      	lsls	r3, r3, #5
 8003744:	0d1b      	lsrs	r3, r3, #20
 8003746:	69fa      	ldr	r2, [r7, #28]
 8003748:	fb02 f303 	mul.w	r3, r2, r3
 800374c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800374e:	e054      	b.n	80037fa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003756:	d050      	beq.n	80037fa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003758:	f7fd fc7c 	bl	8001054 <HAL_GetTick>
 800375c:	4602      	mov	r2, r0
 800375e:	69bb      	ldr	r3, [r7, #24]
 8003760:	1ad3      	subs	r3, r2, r3
 8003762:	69fa      	ldr	r2, [r7, #28]
 8003764:	429a      	cmp	r2, r3
 8003766:	d902      	bls.n	800376e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d13d      	bne.n	80037ea <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	685a      	ldr	r2, [r3, #4]
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800377c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003786:	d111      	bne.n	80037ac <SPI_WaitFlagStateUntilTimeout+0x94>
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003790:	d004      	beq.n	800379c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800379a:	d107      	bne.n	80037ac <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80037aa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037b4:	d10f      	bne.n	80037d6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	681a      	ldr	r2, [r3, #0]
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80037c4:	601a      	str	r2, [r3, #0]
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80037d4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2201      	movs	r2, #1
 80037da:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	2200      	movs	r2, #0
 80037e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80037e6:	2303      	movs	r3, #3
 80037e8:	e017      	b.n	800381a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d101      	bne.n	80037f4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80037f0:	2300      	movs	r3, #0
 80037f2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	3b01      	subs	r3, #1
 80037f8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	689a      	ldr	r2, [r3, #8]
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	4013      	ands	r3, r2
 8003804:	68ba      	ldr	r2, [r7, #8]
 8003806:	429a      	cmp	r2, r3
 8003808:	bf0c      	ite	eq
 800380a:	2301      	moveq	r3, #1
 800380c:	2300      	movne	r3, #0
 800380e:	b2db      	uxtb	r3, r3
 8003810:	461a      	mov	r2, r3
 8003812:	79fb      	ldrb	r3, [r7, #7]
 8003814:	429a      	cmp	r2, r3
 8003816:	d19b      	bne.n	8003750 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003818:	2300      	movs	r3, #0
}
 800381a:	4618      	mov	r0, r3
 800381c:	3720      	adds	r7, #32
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
 8003822:	bf00      	nop
 8003824:	20004008 	.word	0x20004008

08003828 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b08a      	sub	sp, #40	@ 0x28
 800382c:	af00      	add	r7, sp, #0
 800382e:	60f8      	str	r0, [r7, #12]
 8003830:	60b9      	str	r1, [r7, #8]
 8003832:	607a      	str	r2, [r7, #4]
 8003834:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003836:	2300      	movs	r3, #0
 8003838:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800383a:	f7fd fc0b 	bl	8001054 <HAL_GetTick>
 800383e:	4602      	mov	r2, r0
 8003840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003842:	1a9b      	subs	r3, r3, r2
 8003844:	683a      	ldr	r2, [r7, #0]
 8003846:	4413      	add	r3, r2
 8003848:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800384a:	f7fd fc03 	bl	8001054 <HAL_GetTick>
 800384e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	330c      	adds	r3, #12
 8003856:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003858:	4b3d      	ldr	r3, [pc, #244]	@ (8003950 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	4613      	mov	r3, r2
 800385e:	009b      	lsls	r3, r3, #2
 8003860:	4413      	add	r3, r2
 8003862:	00da      	lsls	r2, r3, #3
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	0d1b      	lsrs	r3, r3, #20
 8003868:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800386a:	fb02 f303 	mul.w	r3, r2, r3
 800386e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003870:	e060      	b.n	8003934 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003878:	d107      	bne.n	800388a <SPI_WaitFifoStateUntilTimeout+0x62>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d104      	bne.n	800388a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003880:	69fb      	ldr	r3, [r7, #28]
 8003882:	781b      	ldrb	r3, [r3, #0]
 8003884:	b2db      	uxtb	r3, r3
 8003886:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003888:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003890:	d050      	beq.n	8003934 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003892:	f7fd fbdf 	bl	8001054 <HAL_GetTick>
 8003896:	4602      	mov	r2, r0
 8003898:	6a3b      	ldr	r3, [r7, #32]
 800389a:	1ad3      	subs	r3, r2, r3
 800389c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800389e:	429a      	cmp	r2, r3
 80038a0:	d902      	bls.n	80038a8 <SPI_WaitFifoStateUntilTimeout+0x80>
 80038a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d13d      	bne.n	8003924 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	685a      	ldr	r2, [r3, #4]
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80038b6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80038c0:	d111      	bne.n	80038e6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038ca:	d004      	beq.n	80038d6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038d4:	d107      	bne.n	80038e6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80038e4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038ee:	d10f      	bne.n	8003910 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80038fe:	601a      	str	r2, [r3, #0]
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800390e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	2201      	movs	r2, #1
 8003914:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2200      	movs	r2, #0
 800391c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003920:	2303      	movs	r3, #3
 8003922:	e010      	b.n	8003946 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003924:	69bb      	ldr	r3, [r7, #24]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d101      	bne.n	800392e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800392a:	2300      	movs	r3, #0
 800392c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800392e:	69bb      	ldr	r3, [r7, #24]
 8003930:	3b01      	subs	r3, #1
 8003932:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	689a      	ldr	r2, [r3, #8]
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	4013      	ands	r3, r2
 800393e:	687a      	ldr	r2, [r7, #4]
 8003940:	429a      	cmp	r2, r3
 8003942:	d196      	bne.n	8003872 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003944:	2300      	movs	r3, #0
}
 8003946:	4618      	mov	r0, r3
 8003948:	3728      	adds	r7, #40	@ 0x28
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}
 800394e:	bf00      	nop
 8003950:	20004008 	.word	0x20004008

08003954 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b086      	sub	sp, #24
 8003958:	af02      	add	r7, sp, #8
 800395a:	60f8      	str	r0, [r7, #12]
 800395c:	60b9      	str	r1, [r7, #8]
 800395e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003968:	d111      	bne.n	800398e <SPI_EndRxTransaction+0x3a>
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003972:	d004      	beq.n	800397e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800397c:	d107      	bne.n	800398e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800398c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	9300      	str	r3, [sp, #0]
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	2200      	movs	r2, #0
 8003996:	2180      	movs	r1, #128	@ 0x80
 8003998:	68f8      	ldr	r0, [r7, #12]
 800399a:	f7ff febd 	bl	8003718 <SPI_WaitFlagStateUntilTimeout>
 800399e:	4603      	mov	r3, r0
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d007      	beq.n	80039b4 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039a8:	f043 0220 	orr.w	r2, r3, #32
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80039b0:	2303      	movs	r3, #3
 80039b2:	e023      	b.n	80039fc <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80039bc:	d11d      	bne.n	80039fa <SPI_EndRxTransaction+0xa6>
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	689b      	ldr	r3, [r3, #8]
 80039c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80039c6:	d004      	beq.n	80039d2 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039d0:	d113      	bne.n	80039fa <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	9300      	str	r3, [sp, #0]
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	2200      	movs	r2, #0
 80039da:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80039de:	68f8      	ldr	r0, [r7, #12]
 80039e0:	f7ff ff22 	bl	8003828 <SPI_WaitFifoStateUntilTimeout>
 80039e4:	4603      	mov	r3, r0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d007      	beq.n	80039fa <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039ee:	f043 0220 	orr.w	r2, r3, #32
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80039f6:	2303      	movs	r3, #3
 80039f8:	e000      	b.n	80039fc <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80039fa:	2300      	movs	r3, #0
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	3710      	adds	r7, #16
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bd80      	pop	{r7, pc}

08003a04 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b086      	sub	sp, #24
 8003a08:	af02      	add	r7, sp, #8
 8003a0a:	60f8      	str	r0, [r7, #12]
 8003a0c:	60b9      	str	r1, [r7, #8]
 8003a0e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	9300      	str	r3, [sp, #0]
 8003a14:	68bb      	ldr	r3, [r7, #8]
 8003a16:	2200      	movs	r2, #0
 8003a18:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003a1c:	68f8      	ldr	r0, [r7, #12]
 8003a1e:	f7ff ff03 	bl	8003828 <SPI_WaitFifoStateUntilTimeout>
 8003a22:	4603      	mov	r3, r0
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d007      	beq.n	8003a38 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a2c:	f043 0220 	orr.w	r2, r3, #32
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003a34:	2303      	movs	r3, #3
 8003a36:	e027      	b.n	8003a88 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	9300      	str	r3, [sp, #0]
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	2180      	movs	r1, #128	@ 0x80
 8003a42:	68f8      	ldr	r0, [r7, #12]
 8003a44:	f7ff fe68 	bl	8003718 <SPI_WaitFlagStateUntilTimeout>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d007      	beq.n	8003a5e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a52:	f043 0220 	orr.w	r2, r3, #32
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003a5a:	2303      	movs	r3, #3
 8003a5c:	e014      	b.n	8003a88 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	9300      	str	r3, [sp, #0]
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	2200      	movs	r2, #0
 8003a66:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003a6a:	68f8      	ldr	r0, [r7, #12]
 8003a6c:	f7ff fedc 	bl	8003828 <SPI_WaitFifoStateUntilTimeout>
 8003a70:	4603      	mov	r3, r0
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d007      	beq.n	8003a86 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a7a:	f043 0220 	orr.w	r2, r3, #32
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003a82:	2303      	movs	r3, #3
 8003a84:	e000      	b.n	8003a88 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003a86:	2300      	movs	r3, #0
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	3710      	adds	r7, #16
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}

08003a90 <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b086      	sub	sp, #24
 8003a94:	af02      	add	r7, sp, #8
 8003a96:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003aa6:	601a      	str	r2, [r3, #0]

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8003aa8:	4b27      	ldr	r3, [pc, #156]	@ (8003b48 <SPI_AbortRx_ISR+0xb8>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a27      	ldr	r2, [pc, #156]	@ (8003b4c <SPI_AbortRx_ISR+0xbc>)
 8003aae:	fba2 2303 	umull	r2, r3, r2, r3
 8003ab2:	0a5b      	lsrs	r3, r3, #9
 8003ab4:	2264      	movs	r2, #100	@ 0x64
 8003ab6:	fb02 f303 	mul.w	r3, r2, r3
 8003aba:	60fb      	str	r3, [r7, #12]

  /* Disable RXNEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	685a      	ldr	r2, [r3, #4]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003aca:	605a      	str	r2, [r3, #4]

  /* Check RXNEIE is disabled */
  do
  {
    if (count == 0U)
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d106      	bne.n	8003ae0 <SPI_AbortRx_ISR+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ad6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 8003ade:	e009      	b.n	8003af4 <SPI_AbortRx_ISR+0x64>
    }
    count--;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	3b01      	subs	r3, #1
 8003ae4:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003af0:	2b40      	cmp	r3, #64	@ 0x40
 8003af2:	d0eb      	beq.n	8003acc <SPI_AbortRx_ISR+0x3c>

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8003af4:	f7fd faae 	bl	8001054 <HAL_GetTick>
 8003af8:	4603      	mov	r3, r0
 8003afa:	9300      	str	r3, [sp, #0]
 8003afc:	2364      	movs	r3, #100	@ 0x64
 8003afe:	2200      	movs	r2, #0
 8003b00:	2180      	movs	r1, #128	@ 0x80
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	f7ff fe08 	bl	8003718 <SPI_WaitFlagStateUntilTimeout>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d002      	beq.n	8003b14 <SPI_AbortRx_ISR+0x84>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2240      	movs	r2, #64	@ 0x40
 8003b12:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8003b14:	f7fd fa9e 	bl	8001054 <HAL_GetTick>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	9300      	str	r3, [sp, #0]
 8003b1c:	2364      	movs	r3, #100	@ 0x64
 8003b1e:	2200      	movs	r2, #0
 8003b20:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003b24:	6878      	ldr	r0, [r7, #4]
 8003b26:	f7ff fe7f 	bl	8003828 <SPI_WaitFifoStateUntilTimeout>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d002      	beq.n	8003b36 <SPI_AbortRx_ISR+0xa6>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2240      	movs	r2, #64	@ 0x40
 8003b34:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  hspi->State = HAL_SPI_STATE_ABORT;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2207      	movs	r2, #7
 8003b3a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
}
 8003b3e:	bf00      	nop
 8003b40:	3710      	adds	r7, #16
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	bf00      	nop
 8003b48:	20004008 	.word	0x20004008
 8003b4c:	057619f1 	.word	0x057619f1

08003b50 <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b086      	sub	sp, #24
 8003b54:	af02      	add	r7, sp, #8
 8003b56:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8003b58:	4b4c      	ldr	r3, [pc, #304]	@ (8003c8c <SPI_AbortTx_ISR+0x13c>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a4c      	ldr	r2, [pc, #304]	@ (8003c90 <SPI_AbortTx_ISR+0x140>)
 8003b5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b62:	0a5b      	lsrs	r3, r3, #9
 8003b64:	2264      	movs	r2, #100	@ 0x64
 8003b66:	fb02 f303 	mul.w	r3, r2, r3
 8003b6a:	60fb      	str	r3, [r7, #12]

  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	685a      	ldr	r2, [r3, #4]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003b7a:	605a      	str	r2, [r3, #4]

  /* Check TXEIE is disabled */
  do
  {
    if (count == 0U)
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d106      	bne.n	8003b90 <SPI_AbortTx_ISR+0x40>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b86:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 8003b8e:	e009      	b.n	8003ba4 <SPI_AbortTx_ISR+0x54>
    }
    count--;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	3b01      	subs	r3, #1
 8003b94:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE));
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ba0:	2b80      	cmp	r3, #128	@ 0x80
 8003ba2:	d0eb      	beq.n	8003b7c <SPI_AbortTx_ISR+0x2c>

  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8003ba4:	f7fd fa56 	bl	8001054 <HAL_GetTick>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	461a      	mov	r2, r3
 8003bac:	2164      	movs	r1, #100	@ 0x64
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f7ff ff28 	bl	8003a04 <SPI_EndRxTxTransaction>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d002      	beq.n	8003bc0 <SPI_AbortTx_ISR+0x70>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2240      	movs	r2, #64	@ 0x40
 8003bbe:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003bce:	601a      	str	r2, [r3, #0]

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8003bd0:	f7fd fa40 	bl	8001054 <HAL_GetTick>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	9300      	str	r3, [sp, #0]
 8003bd8:	2364      	movs	r3, #100	@ 0x64
 8003bda:	2200      	movs	r2, #0
 8003bdc:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003be0:	6878      	ldr	r0, [r7, #4]
 8003be2:	f7ff fe21 	bl	8003828 <SPI_WaitFifoStateUntilTimeout>
 8003be6:	4603      	mov	r3, r0
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d002      	beq.n	8003bf2 <SPI_AbortTx_ISR+0xa2>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2240      	movs	r2, #64	@ 0x40
 8003bf0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Check case of Full-Duplex Mode and disable directly RXNEIE interrupt */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bfc:	2b40      	cmp	r3, #64	@ 0x40
 8003bfe:	d13c      	bne.n	8003c7a <SPI_AbortTx_ISR+0x12a>
  {
    /* Disable RXNEIE interrupt */
    CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	685a      	ldr	r2, [r3, #4]
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c0e:	605a      	str	r2, [r3, #4]

    /* Check RXNEIE is disabled */
    do
    {
      if (count == 0U)
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d106      	bne.n	8003c24 <SPI_AbortTx_ISR+0xd4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c1a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8003c22:	e009      	b.n	8003c38 <SPI_AbortTx_ISR+0xe8>
      }
      count--;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	3b01      	subs	r3, #1
 8003c28:	60fb      	str	r3, [r7, #12]
    } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c34:	2b40      	cmp	r3, #64	@ 0x40
 8003c36:	d0eb      	beq.n	8003c10 <SPI_AbortTx_ISR+0xc0>

    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8003c38:	f7fd fa0c 	bl	8001054 <HAL_GetTick>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	9300      	str	r3, [sp, #0]
 8003c40:	2364      	movs	r3, #100	@ 0x64
 8003c42:	2200      	movs	r2, #0
 8003c44:	2180      	movs	r1, #128	@ 0x80
 8003c46:	6878      	ldr	r0, [r7, #4]
 8003c48:	f7ff fd66 	bl	8003718 <SPI_WaitFlagStateUntilTimeout>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d002      	beq.n	8003c58 <SPI_AbortTx_ISR+0x108>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2240      	movs	r2, #64	@ 0x40
 8003c56:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8003c58:	f7fd f9fc 	bl	8001054 <HAL_GetTick>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	9300      	str	r3, [sp, #0]
 8003c60:	2364      	movs	r3, #100	@ 0x64
 8003c62:	2200      	movs	r2, #0
 8003c64:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003c68:	6878      	ldr	r0, [r7, #4]
 8003c6a:	f7ff fddd 	bl	8003828 <SPI_WaitFifoStateUntilTimeout>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d002      	beq.n	8003c7a <SPI_AbortTx_ISR+0x12a>
                                      HAL_GetTick()) != HAL_OK)
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2240      	movs	r2, #64	@ 0x40
 8003c78:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }
  hspi->State = HAL_SPI_STATE_ABORT;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2207      	movs	r2, #7
 8003c7e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
}
 8003c82:	bf00      	nop
 8003c84:	3710      	adds	r7, #16
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}
 8003c8a:	bf00      	nop
 8003c8c:	20004008 	.word	0x20004008
 8003c90:	057619f1 	.word	0x057619f1

08003c94 <rand>:
 8003c94:	4b16      	ldr	r3, [pc, #88]	@ (8003cf0 <rand+0x5c>)
 8003c96:	b510      	push	{r4, lr}
 8003c98:	681c      	ldr	r4, [r3, #0]
 8003c9a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003c9c:	b9b3      	cbnz	r3, 8003ccc <rand+0x38>
 8003c9e:	2018      	movs	r0, #24
 8003ca0:	f000 fa50 	bl	8004144 <malloc>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	6320      	str	r0, [r4, #48]	@ 0x30
 8003ca8:	b920      	cbnz	r0, 8003cb4 <rand+0x20>
 8003caa:	4b12      	ldr	r3, [pc, #72]	@ (8003cf4 <rand+0x60>)
 8003cac:	4812      	ldr	r0, [pc, #72]	@ (8003cf8 <rand+0x64>)
 8003cae:	2152      	movs	r1, #82	@ 0x52
 8003cb0:	f000 f9e0 	bl	8004074 <__assert_func>
 8003cb4:	4911      	ldr	r1, [pc, #68]	@ (8003cfc <rand+0x68>)
 8003cb6:	4b12      	ldr	r3, [pc, #72]	@ (8003d00 <rand+0x6c>)
 8003cb8:	e9c0 1300 	strd	r1, r3, [r0]
 8003cbc:	4b11      	ldr	r3, [pc, #68]	@ (8003d04 <rand+0x70>)
 8003cbe:	6083      	str	r3, [r0, #8]
 8003cc0:	230b      	movs	r3, #11
 8003cc2:	8183      	strh	r3, [r0, #12]
 8003cc4:	2100      	movs	r1, #0
 8003cc6:	2001      	movs	r0, #1
 8003cc8:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8003ccc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8003cce:	480e      	ldr	r0, [pc, #56]	@ (8003d08 <rand+0x74>)
 8003cd0:	690b      	ldr	r3, [r1, #16]
 8003cd2:	694c      	ldr	r4, [r1, #20]
 8003cd4:	4a0d      	ldr	r2, [pc, #52]	@ (8003d0c <rand+0x78>)
 8003cd6:	4358      	muls	r0, r3
 8003cd8:	fb02 0004 	mla	r0, r2, r4, r0
 8003cdc:	fba3 3202 	umull	r3, r2, r3, r2
 8003ce0:	3301      	adds	r3, #1
 8003ce2:	eb40 0002 	adc.w	r0, r0, r2
 8003ce6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8003cea:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8003cee:	bd10      	pop	{r4, pc}
 8003cf0:	20004020 	.word	0x20004020
 8003cf4:	08005048 	.word	0x08005048
 8003cf8:	0800505f 	.word	0x0800505f
 8003cfc:	abcd330e 	.word	0xabcd330e
 8003d00:	e66d1234 	.word	0xe66d1234
 8003d04:	0005deec 	.word	0x0005deec
 8003d08:	5851f42d 	.word	0x5851f42d
 8003d0c:	4c957f2d 	.word	0x4c957f2d

08003d10 <std>:
 8003d10:	2300      	movs	r3, #0
 8003d12:	b510      	push	{r4, lr}
 8003d14:	4604      	mov	r4, r0
 8003d16:	e9c0 3300 	strd	r3, r3, [r0]
 8003d1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003d1e:	6083      	str	r3, [r0, #8]
 8003d20:	8181      	strh	r1, [r0, #12]
 8003d22:	6643      	str	r3, [r0, #100]	@ 0x64
 8003d24:	81c2      	strh	r2, [r0, #14]
 8003d26:	6183      	str	r3, [r0, #24]
 8003d28:	4619      	mov	r1, r3
 8003d2a:	2208      	movs	r2, #8
 8003d2c:	305c      	adds	r0, #92	@ 0x5c
 8003d2e:	f000 f916 	bl	8003f5e <memset>
 8003d32:	4b0d      	ldr	r3, [pc, #52]	@ (8003d68 <std+0x58>)
 8003d34:	6263      	str	r3, [r4, #36]	@ 0x24
 8003d36:	4b0d      	ldr	r3, [pc, #52]	@ (8003d6c <std+0x5c>)
 8003d38:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8003d70 <std+0x60>)
 8003d3c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8003d74 <std+0x64>)
 8003d40:	6323      	str	r3, [r4, #48]	@ 0x30
 8003d42:	4b0d      	ldr	r3, [pc, #52]	@ (8003d78 <std+0x68>)
 8003d44:	6224      	str	r4, [r4, #32]
 8003d46:	429c      	cmp	r4, r3
 8003d48:	d006      	beq.n	8003d58 <std+0x48>
 8003d4a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003d4e:	4294      	cmp	r4, r2
 8003d50:	d002      	beq.n	8003d58 <std+0x48>
 8003d52:	33d0      	adds	r3, #208	@ 0xd0
 8003d54:	429c      	cmp	r4, r3
 8003d56:	d105      	bne.n	8003d64 <std+0x54>
 8003d58:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003d5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d60:	f000 b976 	b.w	8004050 <__retarget_lock_init_recursive>
 8003d64:	bd10      	pop	{r4, pc}
 8003d66:	bf00      	nop
 8003d68:	08003ed9 	.word	0x08003ed9
 8003d6c:	08003efb 	.word	0x08003efb
 8003d70:	08003f33 	.word	0x08003f33
 8003d74:	08003f57 	.word	0x08003f57
 8003d78:	20008204 	.word	0x20008204

08003d7c <stdio_exit_handler>:
 8003d7c:	4a02      	ldr	r2, [pc, #8]	@ (8003d88 <stdio_exit_handler+0xc>)
 8003d7e:	4903      	ldr	r1, [pc, #12]	@ (8003d8c <stdio_exit_handler+0x10>)
 8003d80:	4803      	ldr	r0, [pc, #12]	@ (8003d90 <stdio_exit_handler+0x14>)
 8003d82:	f000 b869 	b.w	8003e58 <_fwalk_sglue>
 8003d86:	bf00      	nop
 8003d88:	20004014 	.word	0x20004014
 8003d8c:	08004981 	.word	0x08004981
 8003d90:	20004024 	.word	0x20004024

08003d94 <cleanup_stdio>:
 8003d94:	6841      	ldr	r1, [r0, #4]
 8003d96:	4b0c      	ldr	r3, [pc, #48]	@ (8003dc8 <cleanup_stdio+0x34>)
 8003d98:	4299      	cmp	r1, r3
 8003d9a:	b510      	push	{r4, lr}
 8003d9c:	4604      	mov	r4, r0
 8003d9e:	d001      	beq.n	8003da4 <cleanup_stdio+0x10>
 8003da0:	f000 fdee 	bl	8004980 <_fflush_r>
 8003da4:	68a1      	ldr	r1, [r4, #8]
 8003da6:	4b09      	ldr	r3, [pc, #36]	@ (8003dcc <cleanup_stdio+0x38>)
 8003da8:	4299      	cmp	r1, r3
 8003daa:	d002      	beq.n	8003db2 <cleanup_stdio+0x1e>
 8003dac:	4620      	mov	r0, r4
 8003dae:	f000 fde7 	bl	8004980 <_fflush_r>
 8003db2:	68e1      	ldr	r1, [r4, #12]
 8003db4:	4b06      	ldr	r3, [pc, #24]	@ (8003dd0 <cleanup_stdio+0x3c>)
 8003db6:	4299      	cmp	r1, r3
 8003db8:	d004      	beq.n	8003dc4 <cleanup_stdio+0x30>
 8003dba:	4620      	mov	r0, r4
 8003dbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003dc0:	f000 bdde 	b.w	8004980 <_fflush_r>
 8003dc4:	bd10      	pop	{r4, pc}
 8003dc6:	bf00      	nop
 8003dc8:	20008204 	.word	0x20008204
 8003dcc:	2000826c 	.word	0x2000826c
 8003dd0:	200082d4 	.word	0x200082d4

08003dd4 <global_stdio_init.part.0>:
 8003dd4:	b510      	push	{r4, lr}
 8003dd6:	4b0b      	ldr	r3, [pc, #44]	@ (8003e04 <global_stdio_init.part.0+0x30>)
 8003dd8:	4c0b      	ldr	r4, [pc, #44]	@ (8003e08 <global_stdio_init.part.0+0x34>)
 8003dda:	4a0c      	ldr	r2, [pc, #48]	@ (8003e0c <global_stdio_init.part.0+0x38>)
 8003ddc:	601a      	str	r2, [r3, #0]
 8003dde:	4620      	mov	r0, r4
 8003de0:	2200      	movs	r2, #0
 8003de2:	2104      	movs	r1, #4
 8003de4:	f7ff ff94 	bl	8003d10 <std>
 8003de8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003dec:	2201      	movs	r2, #1
 8003dee:	2109      	movs	r1, #9
 8003df0:	f7ff ff8e 	bl	8003d10 <std>
 8003df4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003df8:	2202      	movs	r2, #2
 8003dfa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003dfe:	2112      	movs	r1, #18
 8003e00:	f7ff bf86 	b.w	8003d10 <std>
 8003e04:	2000833c 	.word	0x2000833c
 8003e08:	20008204 	.word	0x20008204
 8003e0c:	08003d7d 	.word	0x08003d7d

08003e10 <__sfp_lock_acquire>:
 8003e10:	4801      	ldr	r0, [pc, #4]	@ (8003e18 <__sfp_lock_acquire+0x8>)
 8003e12:	f000 b91e 	b.w	8004052 <__retarget_lock_acquire_recursive>
 8003e16:	bf00      	nop
 8003e18:	20008345 	.word	0x20008345

08003e1c <__sfp_lock_release>:
 8003e1c:	4801      	ldr	r0, [pc, #4]	@ (8003e24 <__sfp_lock_release+0x8>)
 8003e1e:	f000 b919 	b.w	8004054 <__retarget_lock_release_recursive>
 8003e22:	bf00      	nop
 8003e24:	20008345 	.word	0x20008345

08003e28 <__sinit>:
 8003e28:	b510      	push	{r4, lr}
 8003e2a:	4604      	mov	r4, r0
 8003e2c:	f7ff fff0 	bl	8003e10 <__sfp_lock_acquire>
 8003e30:	6a23      	ldr	r3, [r4, #32]
 8003e32:	b11b      	cbz	r3, 8003e3c <__sinit+0x14>
 8003e34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e38:	f7ff bff0 	b.w	8003e1c <__sfp_lock_release>
 8003e3c:	4b04      	ldr	r3, [pc, #16]	@ (8003e50 <__sinit+0x28>)
 8003e3e:	6223      	str	r3, [r4, #32]
 8003e40:	4b04      	ldr	r3, [pc, #16]	@ (8003e54 <__sinit+0x2c>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d1f5      	bne.n	8003e34 <__sinit+0xc>
 8003e48:	f7ff ffc4 	bl	8003dd4 <global_stdio_init.part.0>
 8003e4c:	e7f2      	b.n	8003e34 <__sinit+0xc>
 8003e4e:	bf00      	nop
 8003e50:	08003d95 	.word	0x08003d95
 8003e54:	2000833c 	.word	0x2000833c

08003e58 <_fwalk_sglue>:
 8003e58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003e5c:	4607      	mov	r7, r0
 8003e5e:	4688      	mov	r8, r1
 8003e60:	4614      	mov	r4, r2
 8003e62:	2600      	movs	r6, #0
 8003e64:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003e68:	f1b9 0901 	subs.w	r9, r9, #1
 8003e6c:	d505      	bpl.n	8003e7a <_fwalk_sglue+0x22>
 8003e6e:	6824      	ldr	r4, [r4, #0]
 8003e70:	2c00      	cmp	r4, #0
 8003e72:	d1f7      	bne.n	8003e64 <_fwalk_sglue+0xc>
 8003e74:	4630      	mov	r0, r6
 8003e76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003e7a:	89ab      	ldrh	r3, [r5, #12]
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d907      	bls.n	8003e90 <_fwalk_sglue+0x38>
 8003e80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003e84:	3301      	adds	r3, #1
 8003e86:	d003      	beq.n	8003e90 <_fwalk_sglue+0x38>
 8003e88:	4629      	mov	r1, r5
 8003e8a:	4638      	mov	r0, r7
 8003e8c:	47c0      	blx	r8
 8003e8e:	4306      	orrs	r6, r0
 8003e90:	3568      	adds	r5, #104	@ 0x68
 8003e92:	e7e9      	b.n	8003e68 <_fwalk_sglue+0x10>

08003e94 <siprintf>:
 8003e94:	b40e      	push	{r1, r2, r3}
 8003e96:	b510      	push	{r4, lr}
 8003e98:	b09d      	sub	sp, #116	@ 0x74
 8003e9a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003e9c:	9002      	str	r0, [sp, #8]
 8003e9e:	9006      	str	r0, [sp, #24]
 8003ea0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003ea4:	480a      	ldr	r0, [pc, #40]	@ (8003ed0 <siprintf+0x3c>)
 8003ea6:	9107      	str	r1, [sp, #28]
 8003ea8:	9104      	str	r1, [sp, #16]
 8003eaa:	490a      	ldr	r1, [pc, #40]	@ (8003ed4 <siprintf+0x40>)
 8003eac:	f853 2b04 	ldr.w	r2, [r3], #4
 8003eb0:	9105      	str	r1, [sp, #20]
 8003eb2:	2400      	movs	r4, #0
 8003eb4:	a902      	add	r1, sp, #8
 8003eb6:	6800      	ldr	r0, [r0, #0]
 8003eb8:	9301      	str	r3, [sp, #4]
 8003eba:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003ebc:	f000 fa54 	bl	8004368 <_svfiprintf_r>
 8003ec0:	9b02      	ldr	r3, [sp, #8]
 8003ec2:	701c      	strb	r4, [r3, #0]
 8003ec4:	b01d      	add	sp, #116	@ 0x74
 8003ec6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003eca:	b003      	add	sp, #12
 8003ecc:	4770      	bx	lr
 8003ece:	bf00      	nop
 8003ed0:	20004020 	.word	0x20004020
 8003ed4:	ffff0208 	.word	0xffff0208

08003ed8 <__sread>:
 8003ed8:	b510      	push	{r4, lr}
 8003eda:	460c      	mov	r4, r1
 8003edc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ee0:	f000 f868 	bl	8003fb4 <_read_r>
 8003ee4:	2800      	cmp	r0, #0
 8003ee6:	bfab      	itete	ge
 8003ee8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003eea:	89a3      	ldrhlt	r3, [r4, #12]
 8003eec:	181b      	addge	r3, r3, r0
 8003eee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003ef2:	bfac      	ite	ge
 8003ef4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003ef6:	81a3      	strhlt	r3, [r4, #12]
 8003ef8:	bd10      	pop	{r4, pc}

08003efa <__swrite>:
 8003efa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003efe:	461f      	mov	r7, r3
 8003f00:	898b      	ldrh	r3, [r1, #12]
 8003f02:	05db      	lsls	r3, r3, #23
 8003f04:	4605      	mov	r5, r0
 8003f06:	460c      	mov	r4, r1
 8003f08:	4616      	mov	r6, r2
 8003f0a:	d505      	bpl.n	8003f18 <__swrite+0x1e>
 8003f0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f10:	2302      	movs	r3, #2
 8003f12:	2200      	movs	r2, #0
 8003f14:	f000 f83c 	bl	8003f90 <_lseek_r>
 8003f18:	89a3      	ldrh	r3, [r4, #12]
 8003f1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003f1e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003f22:	81a3      	strh	r3, [r4, #12]
 8003f24:	4632      	mov	r2, r6
 8003f26:	463b      	mov	r3, r7
 8003f28:	4628      	mov	r0, r5
 8003f2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003f2e:	f000 b853 	b.w	8003fd8 <_write_r>

08003f32 <__sseek>:
 8003f32:	b510      	push	{r4, lr}
 8003f34:	460c      	mov	r4, r1
 8003f36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f3a:	f000 f829 	bl	8003f90 <_lseek_r>
 8003f3e:	1c43      	adds	r3, r0, #1
 8003f40:	89a3      	ldrh	r3, [r4, #12]
 8003f42:	bf15      	itete	ne
 8003f44:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003f46:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003f4a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003f4e:	81a3      	strheq	r3, [r4, #12]
 8003f50:	bf18      	it	ne
 8003f52:	81a3      	strhne	r3, [r4, #12]
 8003f54:	bd10      	pop	{r4, pc}

08003f56 <__sclose>:
 8003f56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f5a:	f000 b809 	b.w	8003f70 <_close_r>

08003f5e <memset>:
 8003f5e:	4402      	add	r2, r0
 8003f60:	4603      	mov	r3, r0
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d100      	bne.n	8003f68 <memset+0xa>
 8003f66:	4770      	bx	lr
 8003f68:	f803 1b01 	strb.w	r1, [r3], #1
 8003f6c:	e7f9      	b.n	8003f62 <memset+0x4>
	...

08003f70 <_close_r>:
 8003f70:	b538      	push	{r3, r4, r5, lr}
 8003f72:	4d06      	ldr	r5, [pc, #24]	@ (8003f8c <_close_r+0x1c>)
 8003f74:	2300      	movs	r3, #0
 8003f76:	4604      	mov	r4, r0
 8003f78:	4608      	mov	r0, r1
 8003f7a:	602b      	str	r3, [r5, #0]
 8003f7c:	f7fc ff23 	bl	8000dc6 <_close>
 8003f80:	1c43      	adds	r3, r0, #1
 8003f82:	d102      	bne.n	8003f8a <_close_r+0x1a>
 8003f84:	682b      	ldr	r3, [r5, #0]
 8003f86:	b103      	cbz	r3, 8003f8a <_close_r+0x1a>
 8003f88:	6023      	str	r3, [r4, #0]
 8003f8a:	bd38      	pop	{r3, r4, r5, pc}
 8003f8c:	20008340 	.word	0x20008340

08003f90 <_lseek_r>:
 8003f90:	b538      	push	{r3, r4, r5, lr}
 8003f92:	4d07      	ldr	r5, [pc, #28]	@ (8003fb0 <_lseek_r+0x20>)
 8003f94:	4604      	mov	r4, r0
 8003f96:	4608      	mov	r0, r1
 8003f98:	4611      	mov	r1, r2
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	602a      	str	r2, [r5, #0]
 8003f9e:	461a      	mov	r2, r3
 8003fa0:	f7fc ff38 	bl	8000e14 <_lseek>
 8003fa4:	1c43      	adds	r3, r0, #1
 8003fa6:	d102      	bne.n	8003fae <_lseek_r+0x1e>
 8003fa8:	682b      	ldr	r3, [r5, #0]
 8003faa:	b103      	cbz	r3, 8003fae <_lseek_r+0x1e>
 8003fac:	6023      	str	r3, [r4, #0]
 8003fae:	bd38      	pop	{r3, r4, r5, pc}
 8003fb0:	20008340 	.word	0x20008340

08003fb4 <_read_r>:
 8003fb4:	b538      	push	{r3, r4, r5, lr}
 8003fb6:	4d07      	ldr	r5, [pc, #28]	@ (8003fd4 <_read_r+0x20>)
 8003fb8:	4604      	mov	r4, r0
 8003fba:	4608      	mov	r0, r1
 8003fbc:	4611      	mov	r1, r2
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	602a      	str	r2, [r5, #0]
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	f7fc fec6 	bl	8000d54 <_read>
 8003fc8:	1c43      	adds	r3, r0, #1
 8003fca:	d102      	bne.n	8003fd2 <_read_r+0x1e>
 8003fcc:	682b      	ldr	r3, [r5, #0]
 8003fce:	b103      	cbz	r3, 8003fd2 <_read_r+0x1e>
 8003fd0:	6023      	str	r3, [r4, #0]
 8003fd2:	bd38      	pop	{r3, r4, r5, pc}
 8003fd4:	20008340 	.word	0x20008340

08003fd8 <_write_r>:
 8003fd8:	b538      	push	{r3, r4, r5, lr}
 8003fda:	4d07      	ldr	r5, [pc, #28]	@ (8003ff8 <_write_r+0x20>)
 8003fdc:	4604      	mov	r4, r0
 8003fde:	4608      	mov	r0, r1
 8003fe0:	4611      	mov	r1, r2
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	602a      	str	r2, [r5, #0]
 8003fe6:	461a      	mov	r2, r3
 8003fe8:	f7fc fed1 	bl	8000d8e <_write>
 8003fec:	1c43      	adds	r3, r0, #1
 8003fee:	d102      	bne.n	8003ff6 <_write_r+0x1e>
 8003ff0:	682b      	ldr	r3, [r5, #0]
 8003ff2:	b103      	cbz	r3, 8003ff6 <_write_r+0x1e>
 8003ff4:	6023      	str	r3, [r4, #0]
 8003ff6:	bd38      	pop	{r3, r4, r5, pc}
 8003ff8:	20008340 	.word	0x20008340

08003ffc <__errno>:
 8003ffc:	4b01      	ldr	r3, [pc, #4]	@ (8004004 <__errno+0x8>)
 8003ffe:	6818      	ldr	r0, [r3, #0]
 8004000:	4770      	bx	lr
 8004002:	bf00      	nop
 8004004:	20004020 	.word	0x20004020

08004008 <__libc_init_array>:
 8004008:	b570      	push	{r4, r5, r6, lr}
 800400a:	4d0d      	ldr	r5, [pc, #52]	@ (8004040 <__libc_init_array+0x38>)
 800400c:	4c0d      	ldr	r4, [pc, #52]	@ (8004044 <__libc_init_array+0x3c>)
 800400e:	1b64      	subs	r4, r4, r5
 8004010:	10a4      	asrs	r4, r4, #2
 8004012:	2600      	movs	r6, #0
 8004014:	42a6      	cmp	r6, r4
 8004016:	d109      	bne.n	800402c <__libc_init_array+0x24>
 8004018:	4d0b      	ldr	r5, [pc, #44]	@ (8004048 <__libc_init_array+0x40>)
 800401a:	4c0c      	ldr	r4, [pc, #48]	@ (800404c <__libc_init_array+0x44>)
 800401c:	f000 ffee 	bl	8004ffc <_init>
 8004020:	1b64      	subs	r4, r4, r5
 8004022:	10a4      	asrs	r4, r4, #2
 8004024:	2600      	movs	r6, #0
 8004026:	42a6      	cmp	r6, r4
 8004028:	d105      	bne.n	8004036 <__libc_init_array+0x2e>
 800402a:	bd70      	pop	{r4, r5, r6, pc}
 800402c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004030:	4798      	blx	r3
 8004032:	3601      	adds	r6, #1
 8004034:	e7ee      	b.n	8004014 <__libc_init_array+0xc>
 8004036:	f855 3b04 	ldr.w	r3, [r5], #4
 800403a:	4798      	blx	r3
 800403c:	3601      	adds	r6, #1
 800403e:	e7f2      	b.n	8004026 <__libc_init_array+0x1e>
 8004040:	08005130 	.word	0x08005130
 8004044:	08005130 	.word	0x08005130
 8004048:	08005130 	.word	0x08005130
 800404c:	08005134 	.word	0x08005134

08004050 <__retarget_lock_init_recursive>:
 8004050:	4770      	bx	lr

08004052 <__retarget_lock_acquire_recursive>:
 8004052:	4770      	bx	lr

08004054 <__retarget_lock_release_recursive>:
 8004054:	4770      	bx	lr

08004056 <memcpy>:
 8004056:	440a      	add	r2, r1
 8004058:	4291      	cmp	r1, r2
 800405a:	f100 33ff 	add.w	r3, r0, #4294967295
 800405e:	d100      	bne.n	8004062 <memcpy+0xc>
 8004060:	4770      	bx	lr
 8004062:	b510      	push	{r4, lr}
 8004064:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004068:	f803 4f01 	strb.w	r4, [r3, #1]!
 800406c:	4291      	cmp	r1, r2
 800406e:	d1f9      	bne.n	8004064 <memcpy+0xe>
 8004070:	bd10      	pop	{r4, pc}
	...

08004074 <__assert_func>:
 8004074:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004076:	4614      	mov	r4, r2
 8004078:	461a      	mov	r2, r3
 800407a:	4b09      	ldr	r3, [pc, #36]	@ (80040a0 <__assert_func+0x2c>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4605      	mov	r5, r0
 8004080:	68d8      	ldr	r0, [r3, #12]
 8004082:	b14c      	cbz	r4, 8004098 <__assert_func+0x24>
 8004084:	4b07      	ldr	r3, [pc, #28]	@ (80040a4 <__assert_func+0x30>)
 8004086:	9100      	str	r1, [sp, #0]
 8004088:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800408c:	4906      	ldr	r1, [pc, #24]	@ (80040a8 <__assert_func+0x34>)
 800408e:	462b      	mov	r3, r5
 8004090:	f000 fc9e 	bl	80049d0 <fiprintf>
 8004094:	f000 fcd8 	bl	8004a48 <abort>
 8004098:	4b04      	ldr	r3, [pc, #16]	@ (80040ac <__assert_func+0x38>)
 800409a:	461c      	mov	r4, r3
 800409c:	e7f3      	b.n	8004086 <__assert_func+0x12>
 800409e:	bf00      	nop
 80040a0:	20004020 	.word	0x20004020
 80040a4:	080050b7 	.word	0x080050b7
 80040a8:	080050c4 	.word	0x080050c4
 80040ac:	080050f2 	.word	0x080050f2

080040b0 <_free_r>:
 80040b0:	b538      	push	{r3, r4, r5, lr}
 80040b2:	4605      	mov	r5, r0
 80040b4:	2900      	cmp	r1, #0
 80040b6:	d041      	beq.n	800413c <_free_r+0x8c>
 80040b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80040bc:	1f0c      	subs	r4, r1, #4
 80040be:	2b00      	cmp	r3, #0
 80040c0:	bfb8      	it	lt
 80040c2:	18e4      	addlt	r4, r4, r3
 80040c4:	f000 f8e8 	bl	8004298 <__malloc_lock>
 80040c8:	4a1d      	ldr	r2, [pc, #116]	@ (8004140 <_free_r+0x90>)
 80040ca:	6813      	ldr	r3, [r2, #0]
 80040cc:	b933      	cbnz	r3, 80040dc <_free_r+0x2c>
 80040ce:	6063      	str	r3, [r4, #4]
 80040d0:	6014      	str	r4, [r2, #0]
 80040d2:	4628      	mov	r0, r5
 80040d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80040d8:	f000 b8e4 	b.w	80042a4 <__malloc_unlock>
 80040dc:	42a3      	cmp	r3, r4
 80040de:	d908      	bls.n	80040f2 <_free_r+0x42>
 80040e0:	6820      	ldr	r0, [r4, #0]
 80040e2:	1821      	adds	r1, r4, r0
 80040e4:	428b      	cmp	r3, r1
 80040e6:	bf01      	itttt	eq
 80040e8:	6819      	ldreq	r1, [r3, #0]
 80040ea:	685b      	ldreq	r3, [r3, #4]
 80040ec:	1809      	addeq	r1, r1, r0
 80040ee:	6021      	streq	r1, [r4, #0]
 80040f0:	e7ed      	b.n	80040ce <_free_r+0x1e>
 80040f2:	461a      	mov	r2, r3
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	b10b      	cbz	r3, 80040fc <_free_r+0x4c>
 80040f8:	42a3      	cmp	r3, r4
 80040fa:	d9fa      	bls.n	80040f2 <_free_r+0x42>
 80040fc:	6811      	ldr	r1, [r2, #0]
 80040fe:	1850      	adds	r0, r2, r1
 8004100:	42a0      	cmp	r0, r4
 8004102:	d10b      	bne.n	800411c <_free_r+0x6c>
 8004104:	6820      	ldr	r0, [r4, #0]
 8004106:	4401      	add	r1, r0
 8004108:	1850      	adds	r0, r2, r1
 800410a:	4283      	cmp	r3, r0
 800410c:	6011      	str	r1, [r2, #0]
 800410e:	d1e0      	bne.n	80040d2 <_free_r+0x22>
 8004110:	6818      	ldr	r0, [r3, #0]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	6053      	str	r3, [r2, #4]
 8004116:	4408      	add	r0, r1
 8004118:	6010      	str	r0, [r2, #0]
 800411a:	e7da      	b.n	80040d2 <_free_r+0x22>
 800411c:	d902      	bls.n	8004124 <_free_r+0x74>
 800411e:	230c      	movs	r3, #12
 8004120:	602b      	str	r3, [r5, #0]
 8004122:	e7d6      	b.n	80040d2 <_free_r+0x22>
 8004124:	6820      	ldr	r0, [r4, #0]
 8004126:	1821      	adds	r1, r4, r0
 8004128:	428b      	cmp	r3, r1
 800412a:	bf04      	itt	eq
 800412c:	6819      	ldreq	r1, [r3, #0]
 800412e:	685b      	ldreq	r3, [r3, #4]
 8004130:	6063      	str	r3, [r4, #4]
 8004132:	bf04      	itt	eq
 8004134:	1809      	addeq	r1, r1, r0
 8004136:	6021      	streq	r1, [r4, #0]
 8004138:	6054      	str	r4, [r2, #4]
 800413a:	e7ca      	b.n	80040d2 <_free_r+0x22>
 800413c:	bd38      	pop	{r3, r4, r5, pc}
 800413e:	bf00      	nop
 8004140:	2000834c 	.word	0x2000834c

08004144 <malloc>:
 8004144:	4b02      	ldr	r3, [pc, #8]	@ (8004150 <malloc+0xc>)
 8004146:	4601      	mov	r1, r0
 8004148:	6818      	ldr	r0, [r3, #0]
 800414a:	f000 b825 	b.w	8004198 <_malloc_r>
 800414e:	bf00      	nop
 8004150:	20004020 	.word	0x20004020

08004154 <sbrk_aligned>:
 8004154:	b570      	push	{r4, r5, r6, lr}
 8004156:	4e0f      	ldr	r6, [pc, #60]	@ (8004194 <sbrk_aligned+0x40>)
 8004158:	460c      	mov	r4, r1
 800415a:	6831      	ldr	r1, [r6, #0]
 800415c:	4605      	mov	r5, r0
 800415e:	b911      	cbnz	r1, 8004166 <sbrk_aligned+0x12>
 8004160:	f000 fc62 	bl	8004a28 <_sbrk_r>
 8004164:	6030      	str	r0, [r6, #0]
 8004166:	4621      	mov	r1, r4
 8004168:	4628      	mov	r0, r5
 800416a:	f000 fc5d 	bl	8004a28 <_sbrk_r>
 800416e:	1c43      	adds	r3, r0, #1
 8004170:	d103      	bne.n	800417a <sbrk_aligned+0x26>
 8004172:	f04f 34ff 	mov.w	r4, #4294967295
 8004176:	4620      	mov	r0, r4
 8004178:	bd70      	pop	{r4, r5, r6, pc}
 800417a:	1cc4      	adds	r4, r0, #3
 800417c:	f024 0403 	bic.w	r4, r4, #3
 8004180:	42a0      	cmp	r0, r4
 8004182:	d0f8      	beq.n	8004176 <sbrk_aligned+0x22>
 8004184:	1a21      	subs	r1, r4, r0
 8004186:	4628      	mov	r0, r5
 8004188:	f000 fc4e 	bl	8004a28 <_sbrk_r>
 800418c:	3001      	adds	r0, #1
 800418e:	d1f2      	bne.n	8004176 <sbrk_aligned+0x22>
 8004190:	e7ef      	b.n	8004172 <sbrk_aligned+0x1e>
 8004192:	bf00      	nop
 8004194:	20008348 	.word	0x20008348

08004198 <_malloc_r>:
 8004198:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800419c:	1ccd      	adds	r5, r1, #3
 800419e:	f025 0503 	bic.w	r5, r5, #3
 80041a2:	3508      	adds	r5, #8
 80041a4:	2d0c      	cmp	r5, #12
 80041a6:	bf38      	it	cc
 80041a8:	250c      	movcc	r5, #12
 80041aa:	2d00      	cmp	r5, #0
 80041ac:	4606      	mov	r6, r0
 80041ae:	db01      	blt.n	80041b4 <_malloc_r+0x1c>
 80041b0:	42a9      	cmp	r1, r5
 80041b2:	d904      	bls.n	80041be <_malloc_r+0x26>
 80041b4:	230c      	movs	r3, #12
 80041b6:	6033      	str	r3, [r6, #0]
 80041b8:	2000      	movs	r0, #0
 80041ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80041be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004294 <_malloc_r+0xfc>
 80041c2:	f000 f869 	bl	8004298 <__malloc_lock>
 80041c6:	f8d8 3000 	ldr.w	r3, [r8]
 80041ca:	461c      	mov	r4, r3
 80041cc:	bb44      	cbnz	r4, 8004220 <_malloc_r+0x88>
 80041ce:	4629      	mov	r1, r5
 80041d0:	4630      	mov	r0, r6
 80041d2:	f7ff ffbf 	bl	8004154 <sbrk_aligned>
 80041d6:	1c43      	adds	r3, r0, #1
 80041d8:	4604      	mov	r4, r0
 80041da:	d158      	bne.n	800428e <_malloc_r+0xf6>
 80041dc:	f8d8 4000 	ldr.w	r4, [r8]
 80041e0:	4627      	mov	r7, r4
 80041e2:	2f00      	cmp	r7, #0
 80041e4:	d143      	bne.n	800426e <_malloc_r+0xd6>
 80041e6:	2c00      	cmp	r4, #0
 80041e8:	d04b      	beq.n	8004282 <_malloc_r+0xea>
 80041ea:	6823      	ldr	r3, [r4, #0]
 80041ec:	4639      	mov	r1, r7
 80041ee:	4630      	mov	r0, r6
 80041f0:	eb04 0903 	add.w	r9, r4, r3
 80041f4:	f000 fc18 	bl	8004a28 <_sbrk_r>
 80041f8:	4581      	cmp	r9, r0
 80041fa:	d142      	bne.n	8004282 <_malloc_r+0xea>
 80041fc:	6821      	ldr	r1, [r4, #0]
 80041fe:	1a6d      	subs	r5, r5, r1
 8004200:	4629      	mov	r1, r5
 8004202:	4630      	mov	r0, r6
 8004204:	f7ff ffa6 	bl	8004154 <sbrk_aligned>
 8004208:	3001      	adds	r0, #1
 800420a:	d03a      	beq.n	8004282 <_malloc_r+0xea>
 800420c:	6823      	ldr	r3, [r4, #0]
 800420e:	442b      	add	r3, r5
 8004210:	6023      	str	r3, [r4, #0]
 8004212:	f8d8 3000 	ldr.w	r3, [r8]
 8004216:	685a      	ldr	r2, [r3, #4]
 8004218:	bb62      	cbnz	r2, 8004274 <_malloc_r+0xdc>
 800421a:	f8c8 7000 	str.w	r7, [r8]
 800421e:	e00f      	b.n	8004240 <_malloc_r+0xa8>
 8004220:	6822      	ldr	r2, [r4, #0]
 8004222:	1b52      	subs	r2, r2, r5
 8004224:	d420      	bmi.n	8004268 <_malloc_r+0xd0>
 8004226:	2a0b      	cmp	r2, #11
 8004228:	d917      	bls.n	800425a <_malloc_r+0xc2>
 800422a:	1961      	adds	r1, r4, r5
 800422c:	42a3      	cmp	r3, r4
 800422e:	6025      	str	r5, [r4, #0]
 8004230:	bf18      	it	ne
 8004232:	6059      	strne	r1, [r3, #4]
 8004234:	6863      	ldr	r3, [r4, #4]
 8004236:	bf08      	it	eq
 8004238:	f8c8 1000 	streq.w	r1, [r8]
 800423c:	5162      	str	r2, [r4, r5]
 800423e:	604b      	str	r3, [r1, #4]
 8004240:	4630      	mov	r0, r6
 8004242:	f000 f82f 	bl	80042a4 <__malloc_unlock>
 8004246:	f104 000b 	add.w	r0, r4, #11
 800424a:	1d23      	adds	r3, r4, #4
 800424c:	f020 0007 	bic.w	r0, r0, #7
 8004250:	1ac2      	subs	r2, r0, r3
 8004252:	bf1c      	itt	ne
 8004254:	1a1b      	subne	r3, r3, r0
 8004256:	50a3      	strne	r3, [r4, r2]
 8004258:	e7af      	b.n	80041ba <_malloc_r+0x22>
 800425a:	6862      	ldr	r2, [r4, #4]
 800425c:	42a3      	cmp	r3, r4
 800425e:	bf0c      	ite	eq
 8004260:	f8c8 2000 	streq.w	r2, [r8]
 8004264:	605a      	strne	r2, [r3, #4]
 8004266:	e7eb      	b.n	8004240 <_malloc_r+0xa8>
 8004268:	4623      	mov	r3, r4
 800426a:	6864      	ldr	r4, [r4, #4]
 800426c:	e7ae      	b.n	80041cc <_malloc_r+0x34>
 800426e:	463c      	mov	r4, r7
 8004270:	687f      	ldr	r7, [r7, #4]
 8004272:	e7b6      	b.n	80041e2 <_malloc_r+0x4a>
 8004274:	461a      	mov	r2, r3
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	42a3      	cmp	r3, r4
 800427a:	d1fb      	bne.n	8004274 <_malloc_r+0xdc>
 800427c:	2300      	movs	r3, #0
 800427e:	6053      	str	r3, [r2, #4]
 8004280:	e7de      	b.n	8004240 <_malloc_r+0xa8>
 8004282:	230c      	movs	r3, #12
 8004284:	6033      	str	r3, [r6, #0]
 8004286:	4630      	mov	r0, r6
 8004288:	f000 f80c 	bl	80042a4 <__malloc_unlock>
 800428c:	e794      	b.n	80041b8 <_malloc_r+0x20>
 800428e:	6005      	str	r5, [r0, #0]
 8004290:	e7d6      	b.n	8004240 <_malloc_r+0xa8>
 8004292:	bf00      	nop
 8004294:	2000834c 	.word	0x2000834c

08004298 <__malloc_lock>:
 8004298:	4801      	ldr	r0, [pc, #4]	@ (80042a0 <__malloc_lock+0x8>)
 800429a:	f7ff beda 	b.w	8004052 <__retarget_lock_acquire_recursive>
 800429e:	bf00      	nop
 80042a0:	20008344 	.word	0x20008344

080042a4 <__malloc_unlock>:
 80042a4:	4801      	ldr	r0, [pc, #4]	@ (80042ac <__malloc_unlock+0x8>)
 80042a6:	f7ff bed5 	b.w	8004054 <__retarget_lock_release_recursive>
 80042aa:	bf00      	nop
 80042ac:	20008344 	.word	0x20008344

080042b0 <__ssputs_r>:
 80042b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80042b4:	688e      	ldr	r6, [r1, #8]
 80042b6:	461f      	mov	r7, r3
 80042b8:	42be      	cmp	r6, r7
 80042ba:	680b      	ldr	r3, [r1, #0]
 80042bc:	4682      	mov	sl, r0
 80042be:	460c      	mov	r4, r1
 80042c0:	4690      	mov	r8, r2
 80042c2:	d82d      	bhi.n	8004320 <__ssputs_r+0x70>
 80042c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80042c8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80042cc:	d026      	beq.n	800431c <__ssputs_r+0x6c>
 80042ce:	6965      	ldr	r5, [r4, #20]
 80042d0:	6909      	ldr	r1, [r1, #16]
 80042d2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80042d6:	eba3 0901 	sub.w	r9, r3, r1
 80042da:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80042de:	1c7b      	adds	r3, r7, #1
 80042e0:	444b      	add	r3, r9
 80042e2:	106d      	asrs	r5, r5, #1
 80042e4:	429d      	cmp	r5, r3
 80042e6:	bf38      	it	cc
 80042e8:	461d      	movcc	r5, r3
 80042ea:	0553      	lsls	r3, r2, #21
 80042ec:	d527      	bpl.n	800433e <__ssputs_r+0x8e>
 80042ee:	4629      	mov	r1, r5
 80042f0:	f7ff ff52 	bl	8004198 <_malloc_r>
 80042f4:	4606      	mov	r6, r0
 80042f6:	b360      	cbz	r0, 8004352 <__ssputs_r+0xa2>
 80042f8:	6921      	ldr	r1, [r4, #16]
 80042fa:	464a      	mov	r2, r9
 80042fc:	f7ff feab 	bl	8004056 <memcpy>
 8004300:	89a3      	ldrh	r3, [r4, #12]
 8004302:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004306:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800430a:	81a3      	strh	r3, [r4, #12]
 800430c:	6126      	str	r6, [r4, #16]
 800430e:	6165      	str	r5, [r4, #20]
 8004310:	444e      	add	r6, r9
 8004312:	eba5 0509 	sub.w	r5, r5, r9
 8004316:	6026      	str	r6, [r4, #0]
 8004318:	60a5      	str	r5, [r4, #8]
 800431a:	463e      	mov	r6, r7
 800431c:	42be      	cmp	r6, r7
 800431e:	d900      	bls.n	8004322 <__ssputs_r+0x72>
 8004320:	463e      	mov	r6, r7
 8004322:	6820      	ldr	r0, [r4, #0]
 8004324:	4632      	mov	r2, r6
 8004326:	4641      	mov	r1, r8
 8004328:	f000 fb64 	bl	80049f4 <memmove>
 800432c:	68a3      	ldr	r3, [r4, #8]
 800432e:	1b9b      	subs	r3, r3, r6
 8004330:	60a3      	str	r3, [r4, #8]
 8004332:	6823      	ldr	r3, [r4, #0]
 8004334:	4433      	add	r3, r6
 8004336:	6023      	str	r3, [r4, #0]
 8004338:	2000      	movs	r0, #0
 800433a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800433e:	462a      	mov	r2, r5
 8004340:	f000 fb89 	bl	8004a56 <_realloc_r>
 8004344:	4606      	mov	r6, r0
 8004346:	2800      	cmp	r0, #0
 8004348:	d1e0      	bne.n	800430c <__ssputs_r+0x5c>
 800434a:	6921      	ldr	r1, [r4, #16]
 800434c:	4650      	mov	r0, sl
 800434e:	f7ff feaf 	bl	80040b0 <_free_r>
 8004352:	230c      	movs	r3, #12
 8004354:	f8ca 3000 	str.w	r3, [sl]
 8004358:	89a3      	ldrh	r3, [r4, #12]
 800435a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800435e:	81a3      	strh	r3, [r4, #12]
 8004360:	f04f 30ff 	mov.w	r0, #4294967295
 8004364:	e7e9      	b.n	800433a <__ssputs_r+0x8a>
	...

08004368 <_svfiprintf_r>:
 8004368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800436c:	4698      	mov	r8, r3
 800436e:	898b      	ldrh	r3, [r1, #12]
 8004370:	061b      	lsls	r3, r3, #24
 8004372:	b09d      	sub	sp, #116	@ 0x74
 8004374:	4607      	mov	r7, r0
 8004376:	460d      	mov	r5, r1
 8004378:	4614      	mov	r4, r2
 800437a:	d510      	bpl.n	800439e <_svfiprintf_r+0x36>
 800437c:	690b      	ldr	r3, [r1, #16]
 800437e:	b973      	cbnz	r3, 800439e <_svfiprintf_r+0x36>
 8004380:	2140      	movs	r1, #64	@ 0x40
 8004382:	f7ff ff09 	bl	8004198 <_malloc_r>
 8004386:	6028      	str	r0, [r5, #0]
 8004388:	6128      	str	r0, [r5, #16]
 800438a:	b930      	cbnz	r0, 800439a <_svfiprintf_r+0x32>
 800438c:	230c      	movs	r3, #12
 800438e:	603b      	str	r3, [r7, #0]
 8004390:	f04f 30ff 	mov.w	r0, #4294967295
 8004394:	b01d      	add	sp, #116	@ 0x74
 8004396:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800439a:	2340      	movs	r3, #64	@ 0x40
 800439c:	616b      	str	r3, [r5, #20]
 800439e:	2300      	movs	r3, #0
 80043a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80043a2:	2320      	movs	r3, #32
 80043a4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80043a8:	f8cd 800c 	str.w	r8, [sp, #12]
 80043ac:	2330      	movs	r3, #48	@ 0x30
 80043ae:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800454c <_svfiprintf_r+0x1e4>
 80043b2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80043b6:	f04f 0901 	mov.w	r9, #1
 80043ba:	4623      	mov	r3, r4
 80043bc:	469a      	mov	sl, r3
 80043be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80043c2:	b10a      	cbz	r2, 80043c8 <_svfiprintf_r+0x60>
 80043c4:	2a25      	cmp	r2, #37	@ 0x25
 80043c6:	d1f9      	bne.n	80043bc <_svfiprintf_r+0x54>
 80043c8:	ebba 0b04 	subs.w	fp, sl, r4
 80043cc:	d00b      	beq.n	80043e6 <_svfiprintf_r+0x7e>
 80043ce:	465b      	mov	r3, fp
 80043d0:	4622      	mov	r2, r4
 80043d2:	4629      	mov	r1, r5
 80043d4:	4638      	mov	r0, r7
 80043d6:	f7ff ff6b 	bl	80042b0 <__ssputs_r>
 80043da:	3001      	adds	r0, #1
 80043dc:	f000 80a7 	beq.w	800452e <_svfiprintf_r+0x1c6>
 80043e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80043e2:	445a      	add	r2, fp
 80043e4:	9209      	str	r2, [sp, #36]	@ 0x24
 80043e6:	f89a 3000 	ldrb.w	r3, [sl]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	f000 809f 	beq.w	800452e <_svfiprintf_r+0x1c6>
 80043f0:	2300      	movs	r3, #0
 80043f2:	f04f 32ff 	mov.w	r2, #4294967295
 80043f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80043fa:	f10a 0a01 	add.w	sl, sl, #1
 80043fe:	9304      	str	r3, [sp, #16]
 8004400:	9307      	str	r3, [sp, #28]
 8004402:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004406:	931a      	str	r3, [sp, #104]	@ 0x68
 8004408:	4654      	mov	r4, sl
 800440a:	2205      	movs	r2, #5
 800440c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004410:	484e      	ldr	r0, [pc, #312]	@ (800454c <_svfiprintf_r+0x1e4>)
 8004412:	f7fb ff05 	bl	8000220 <memchr>
 8004416:	9a04      	ldr	r2, [sp, #16]
 8004418:	b9d8      	cbnz	r0, 8004452 <_svfiprintf_r+0xea>
 800441a:	06d0      	lsls	r0, r2, #27
 800441c:	bf44      	itt	mi
 800441e:	2320      	movmi	r3, #32
 8004420:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004424:	0711      	lsls	r1, r2, #28
 8004426:	bf44      	itt	mi
 8004428:	232b      	movmi	r3, #43	@ 0x2b
 800442a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800442e:	f89a 3000 	ldrb.w	r3, [sl]
 8004432:	2b2a      	cmp	r3, #42	@ 0x2a
 8004434:	d015      	beq.n	8004462 <_svfiprintf_r+0xfa>
 8004436:	9a07      	ldr	r2, [sp, #28]
 8004438:	4654      	mov	r4, sl
 800443a:	2000      	movs	r0, #0
 800443c:	f04f 0c0a 	mov.w	ip, #10
 8004440:	4621      	mov	r1, r4
 8004442:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004446:	3b30      	subs	r3, #48	@ 0x30
 8004448:	2b09      	cmp	r3, #9
 800444a:	d94b      	bls.n	80044e4 <_svfiprintf_r+0x17c>
 800444c:	b1b0      	cbz	r0, 800447c <_svfiprintf_r+0x114>
 800444e:	9207      	str	r2, [sp, #28]
 8004450:	e014      	b.n	800447c <_svfiprintf_r+0x114>
 8004452:	eba0 0308 	sub.w	r3, r0, r8
 8004456:	fa09 f303 	lsl.w	r3, r9, r3
 800445a:	4313      	orrs	r3, r2
 800445c:	9304      	str	r3, [sp, #16]
 800445e:	46a2      	mov	sl, r4
 8004460:	e7d2      	b.n	8004408 <_svfiprintf_r+0xa0>
 8004462:	9b03      	ldr	r3, [sp, #12]
 8004464:	1d19      	adds	r1, r3, #4
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	9103      	str	r1, [sp, #12]
 800446a:	2b00      	cmp	r3, #0
 800446c:	bfbb      	ittet	lt
 800446e:	425b      	neglt	r3, r3
 8004470:	f042 0202 	orrlt.w	r2, r2, #2
 8004474:	9307      	strge	r3, [sp, #28]
 8004476:	9307      	strlt	r3, [sp, #28]
 8004478:	bfb8      	it	lt
 800447a:	9204      	strlt	r2, [sp, #16]
 800447c:	7823      	ldrb	r3, [r4, #0]
 800447e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004480:	d10a      	bne.n	8004498 <_svfiprintf_r+0x130>
 8004482:	7863      	ldrb	r3, [r4, #1]
 8004484:	2b2a      	cmp	r3, #42	@ 0x2a
 8004486:	d132      	bne.n	80044ee <_svfiprintf_r+0x186>
 8004488:	9b03      	ldr	r3, [sp, #12]
 800448a:	1d1a      	adds	r2, r3, #4
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	9203      	str	r2, [sp, #12]
 8004490:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004494:	3402      	adds	r4, #2
 8004496:	9305      	str	r3, [sp, #20]
 8004498:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800455c <_svfiprintf_r+0x1f4>
 800449c:	7821      	ldrb	r1, [r4, #0]
 800449e:	2203      	movs	r2, #3
 80044a0:	4650      	mov	r0, sl
 80044a2:	f7fb febd 	bl	8000220 <memchr>
 80044a6:	b138      	cbz	r0, 80044b8 <_svfiprintf_r+0x150>
 80044a8:	9b04      	ldr	r3, [sp, #16]
 80044aa:	eba0 000a 	sub.w	r0, r0, sl
 80044ae:	2240      	movs	r2, #64	@ 0x40
 80044b0:	4082      	lsls	r2, r0
 80044b2:	4313      	orrs	r3, r2
 80044b4:	3401      	adds	r4, #1
 80044b6:	9304      	str	r3, [sp, #16]
 80044b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80044bc:	4824      	ldr	r0, [pc, #144]	@ (8004550 <_svfiprintf_r+0x1e8>)
 80044be:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80044c2:	2206      	movs	r2, #6
 80044c4:	f7fb feac 	bl	8000220 <memchr>
 80044c8:	2800      	cmp	r0, #0
 80044ca:	d036      	beq.n	800453a <_svfiprintf_r+0x1d2>
 80044cc:	4b21      	ldr	r3, [pc, #132]	@ (8004554 <_svfiprintf_r+0x1ec>)
 80044ce:	bb1b      	cbnz	r3, 8004518 <_svfiprintf_r+0x1b0>
 80044d0:	9b03      	ldr	r3, [sp, #12]
 80044d2:	3307      	adds	r3, #7
 80044d4:	f023 0307 	bic.w	r3, r3, #7
 80044d8:	3308      	adds	r3, #8
 80044da:	9303      	str	r3, [sp, #12]
 80044dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80044de:	4433      	add	r3, r6
 80044e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80044e2:	e76a      	b.n	80043ba <_svfiprintf_r+0x52>
 80044e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80044e8:	460c      	mov	r4, r1
 80044ea:	2001      	movs	r0, #1
 80044ec:	e7a8      	b.n	8004440 <_svfiprintf_r+0xd8>
 80044ee:	2300      	movs	r3, #0
 80044f0:	3401      	adds	r4, #1
 80044f2:	9305      	str	r3, [sp, #20]
 80044f4:	4619      	mov	r1, r3
 80044f6:	f04f 0c0a 	mov.w	ip, #10
 80044fa:	4620      	mov	r0, r4
 80044fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004500:	3a30      	subs	r2, #48	@ 0x30
 8004502:	2a09      	cmp	r2, #9
 8004504:	d903      	bls.n	800450e <_svfiprintf_r+0x1a6>
 8004506:	2b00      	cmp	r3, #0
 8004508:	d0c6      	beq.n	8004498 <_svfiprintf_r+0x130>
 800450a:	9105      	str	r1, [sp, #20]
 800450c:	e7c4      	b.n	8004498 <_svfiprintf_r+0x130>
 800450e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004512:	4604      	mov	r4, r0
 8004514:	2301      	movs	r3, #1
 8004516:	e7f0      	b.n	80044fa <_svfiprintf_r+0x192>
 8004518:	ab03      	add	r3, sp, #12
 800451a:	9300      	str	r3, [sp, #0]
 800451c:	462a      	mov	r2, r5
 800451e:	4b0e      	ldr	r3, [pc, #56]	@ (8004558 <_svfiprintf_r+0x1f0>)
 8004520:	a904      	add	r1, sp, #16
 8004522:	4638      	mov	r0, r7
 8004524:	f3af 8000 	nop.w
 8004528:	1c42      	adds	r2, r0, #1
 800452a:	4606      	mov	r6, r0
 800452c:	d1d6      	bne.n	80044dc <_svfiprintf_r+0x174>
 800452e:	89ab      	ldrh	r3, [r5, #12]
 8004530:	065b      	lsls	r3, r3, #25
 8004532:	f53f af2d 	bmi.w	8004390 <_svfiprintf_r+0x28>
 8004536:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004538:	e72c      	b.n	8004394 <_svfiprintf_r+0x2c>
 800453a:	ab03      	add	r3, sp, #12
 800453c:	9300      	str	r3, [sp, #0]
 800453e:	462a      	mov	r2, r5
 8004540:	4b05      	ldr	r3, [pc, #20]	@ (8004558 <_svfiprintf_r+0x1f0>)
 8004542:	a904      	add	r1, sp, #16
 8004544:	4638      	mov	r0, r7
 8004546:	f000 f879 	bl	800463c <_printf_i>
 800454a:	e7ed      	b.n	8004528 <_svfiprintf_r+0x1c0>
 800454c:	080050f3 	.word	0x080050f3
 8004550:	080050fd 	.word	0x080050fd
 8004554:	00000000 	.word	0x00000000
 8004558:	080042b1 	.word	0x080042b1
 800455c:	080050f9 	.word	0x080050f9

08004560 <_printf_common>:
 8004560:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004564:	4616      	mov	r6, r2
 8004566:	4698      	mov	r8, r3
 8004568:	688a      	ldr	r2, [r1, #8]
 800456a:	690b      	ldr	r3, [r1, #16]
 800456c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004570:	4293      	cmp	r3, r2
 8004572:	bfb8      	it	lt
 8004574:	4613      	movlt	r3, r2
 8004576:	6033      	str	r3, [r6, #0]
 8004578:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800457c:	4607      	mov	r7, r0
 800457e:	460c      	mov	r4, r1
 8004580:	b10a      	cbz	r2, 8004586 <_printf_common+0x26>
 8004582:	3301      	adds	r3, #1
 8004584:	6033      	str	r3, [r6, #0]
 8004586:	6823      	ldr	r3, [r4, #0]
 8004588:	0699      	lsls	r1, r3, #26
 800458a:	bf42      	ittt	mi
 800458c:	6833      	ldrmi	r3, [r6, #0]
 800458e:	3302      	addmi	r3, #2
 8004590:	6033      	strmi	r3, [r6, #0]
 8004592:	6825      	ldr	r5, [r4, #0]
 8004594:	f015 0506 	ands.w	r5, r5, #6
 8004598:	d106      	bne.n	80045a8 <_printf_common+0x48>
 800459a:	f104 0a19 	add.w	sl, r4, #25
 800459e:	68e3      	ldr	r3, [r4, #12]
 80045a0:	6832      	ldr	r2, [r6, #0]
 80045a2:	1a9b      	subs	r3, r3, r2
 80045a4:	42ab      	cmp	r3, r5
 80045a6:	dc26      	bgt.n	80045f6 <_printf_common+0x96>
 80045a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80045ac:	6822      	ldr	r2, [r4, #0]
 80045ae:	3b00      	subs	r3, #0
 80045b0:	bf18      	it	ne
 80045b2:	2301      	movne	r3, #1
 80045b4:	0692      	lsls	r2, r2, #26
 80045b6:	d42b      	bmi.n	8004610 <_printf_common+0xb0>
 80045b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80045bc:	4641      	mov	r1, r8
 80045be:	4638      	mov	r0, r7
 80045c0:	47c8      	blx	r9
 80045c2:	3001      	adds	r0, #1
 80045c4:	d01e      	beq.n	8004604 <_printf_common+0xa4>
 80045c6:	6823      	ldr	r3, [r4, #0]
 80045c8:	6922      	ldr	r2, [r4, #16]
 80045ca:	f003 0306 	and.w	r3, r3, #6
 80045ce:	2b04      	cmp	r3, #4
 80045d0:	bf02      	ittt	eq
 80045d2:	68e5      	ldreq	r5, [r4, #12]
 80045d4:	6833      	ldreq	r3, [r6, #0]
 80045d6:	1aed      	subeq	r5, r5, r3
 80045d8:	68a3      	ldr	r3, [r4, #8]
 80045da:	bf0c      	ite	eq
 80045dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80045e0:	2500      	movne	r5, #0
 80045e2:	4293      	cmp	r3, r2
 80045e4:	bfc4      	itt	gt
 80045e6:	1a9b      	subgt	r3, r3, r2
 80045e8:	18ed      	addgt	r5, r5, r3
 80045ea:	2600      	movs	r6, #0
 80045ec:	341a      	adds	r4, #26
 80045ee:	42b5      	cmp	r5, r6
 80045f0:	d11a      	bne.n	8004628 <_printf_common+0xc8>
 80045f2:	2000      	movs	r0, #0
 80045f4:	e008      	b.n	8004608 <_printf_common+0xa8>
 80045f6:	2301      	movs	r3, #1
 80045f8:	4652      	mov	r2, sl
 80045fa:	4641      	mov	r1, r8
 80045fc:	4638      	mov	r0, r7
 80045fe:	47c8      	blx	r9
 8004600:	3001      	adds	r0, #1
 8004602:	d103      	bne.n	800460c <_printf_common+0xac>
 8004604:	f04f 30ff 	mov.w	r0, #4294967295
 8004608:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800460c:	3501      	adds	r5, #1
 800460e:	e7c6      	b.n	800459e <_printf_common+0x3e>
 8004610:	18e1      	adds	r1, r4, r3
 8004612:	1c5a      	adds	r2, r3, #1
 8004614:	2030      	movs	r0, #48	@ 0x30
 8004616:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800461a:	4422      	add	r2, r4
 800461c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004620:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004624:	3302      	adds	r3, #2
 8004626:	e7c7      	b.n	80045b8 <_printf_common+0x58>
 8004628:	2301      	movs	r3, #1
 800462a:	4622      	mov	r2, r4
 800462c:	4641      	mov	r1, r8
 800462e:	4638      	mov	r0, r7
 8004630:	47c8      	blx	r9
 8004632:	3001      	adds	r0, #1
 8004634:	d0e6      	beq.n	8004604 <_printf_common+0xa4>
 8004636:	3601      	adds	r6, #1
 8004638:	e7d9      	b.n	80045ee <_printf_common+0x8e>
	...

0800463c <_printf_i>:
 800463c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004640:	7e0f      	ldrb	r7, [r1, #24]
 8004642:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004644:	2f78      	cmp	r7, #120	@ 0x78
 8004646:	4691      	mov	r9, r2
 8004648:	4680      	mov	r8, r0
 800464a:	460c      	mov	r4, r1
 800464c:	469a      	mov	sl, r3
 800464e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004652:	d807      	bhi.n	8004664 <_printf_i+0x28>
 8004654:	2f62      	cmp	r7, #98	@ 0x62
 8004656:	d80a      	bhi.n	800466e <_printf_i+0x32>
 8004658:	2f00      	cmp	r7, #0
 800465a:	f000 80d1 	beq.w	8004800 <_printf_i+0x1c4>
 800465e:	2f58      	cmp	r7, #88	@ 0x58
 8004660:	f000 80b8 	beq.w	80047d4 <_printf_i+0x198>
 8004664:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004668:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800466c:	e03a      	b.n	80046e4 <_printf_i+0xa8>
 800466e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004672:	2b15      	cmp	r3, #21
 8004674:	d8f6      	bhi.n	8004664 <_printf_i+0x28>
 8004676:	a101      	add	r1, pc, #4	@ (adr r1, 800467c <_printf_i+0x40>)
 8004678:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800467c:	080046d5 	.word	0x080046d5
 8004680:	080046e9 	.word	0x080046e9
 8004684:	08004665 	.word	0x08004665
 8004688:	08004665 	.word	0x08004665
 800468c:	08004665 	.word	0x08004665
 8004690:	08004665 	.word	0x08004665
 8004694:	080046e9 	.word	0x080046e9
 8004698:	08004665 	.word	0x08004665
 800469c:	08004665 	.word	0x08004665
 80046a0:	08004665 	.word	0x08004665
 80046a4:	08004665 	.word	0x08004665
 80046a8:	080047e7 	.word	0x080047e7
 80046ac:	08004713 	.word	0x08004713
 80046b0:	080047a1 	.word	0x080047a1
 80046b4:	08004665 	.word	0x08004665
 80046b8:	08004665 	.word	0x08004665
 80046bc:	08004809 	.word	0x08004809
 80046c0:	08004665 	.word	0x08004665
 80046c4:	08004713 	.word	0x08004713
 80046c8:	08004665 	.word	0x08004665
 80046cc:	08004665 	.word	0x08004665
 80046d0:	080047a9 	.word	0x080047a9
 80046d4:	6833      	ldr	r3, [r6, #0]
 80046d6:	1d1a      	adds	r2, r3, #4
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	6032      	str	r2, [r6, #0]
 80046dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80046e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80046e4:	2301      	movs	r3, #1
 80046e6:	e09c      	b.n	8004822 <_printf_i+0x1e6>
 80046e8:	6833      	ldr	r3, [r6, #0]
 80046ea:	6820      	ldr	r0, [r4, #0]
 80046ec:	1d19      	adds	r1, r3, #4
 80046ee:	6031      	str	r1, [r6, #0]
 80046f0:	0606      	lsls	r6, r0, #24
 80046f2:	d501      	bpl.n	80046f8 <_printf_i+0xbc>
 80046f4:	681d      	ldr	r5, [r3, #0]
 80046f6:	e003      	b.n	8004700 <_printf_i+0xc4>
 80046f8:	0645      	lsls	r5, r0, #25
 80046fa:	d5fb      	bpl.n	80046f4 <_printf_i+0xb8>
 80046fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004700:	2d00      	cmp	r5, #0
 8004702:	da03      	bge.n	800470c <_printf_i+0xd0>
 8004704:	232d      	movs	r3, #45	@ 0x2d
 8004706:	426d      	negs	r5, r5
 8004708:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800470c:	4858      	ldr	r0, [pc, #352]	@ (8004870 <_printf_i+0x234>)
 800470e:	230a      	movs	r3, #10
 8004710:	e011      	b.n	8004736 <_printf_i+0xfa>
 8004712:	6821      	ldr	r1, [r4, #0]
 8004714:	6833      	ldr	r3, [r6, #0]
 8004716:	0608      	lsls	r0, r1, #24
 8004718:	f853 5b04 	ldr.w	r5, [r3], #4
 800471c:	d402      	bmi.n	8004724 <_printf_i+0xe8>
 800471e:	0649      	lsls	r1, r1, #25
 8004720:	bf48      	it	mi
 8004722:	b2ad      	uxthmi	r5, r5
 8004724:	2f6f      	cmp	r7, #111	@ 0x6f
 8004726:	4852      	ldr	r0, [pc, #328]	@ (8004870 <_printf_i+0x234>)
 8004728:	6033      	str	r3, [r6, #0]
 800472a:	bf14      	ite	ne
 800472c:	230a      	movne	r3, #10
 800472e:	2308      	moveq	r3, #8
 8004730:	2100      	movs	r1, #0
 8004732:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004736:	6866      	ldr	r6, [r4, #4]
 8004738:	60a6      	str	r6, [r4, #8]
 800473a:	2e00      	cmp	r6, #0
 800473c:	db05      	blt.n	800474a <_printf_i+0x10e>
 800473e:	6821      	ldr	r1, [r4, #0]
 8004740:	432e      	orrs	r6, r5
 8004742:	f021 0104 	bic.w	r1, r1, #4
 8004746:	6021      	str	r1, [r4, #0]
 8004748:	d04b      	beq.n	80047e2 <_printf_i+0x1a6>
 800474a:	4616      	mov	r6, r2
 800474c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004750:	fb03 5711 	mls	r7, r3, r1, r5
 8004754:	5dc7      	ldrb	r7, [r0, r7]
 8004756:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800475a:	462f      	mov	r7, r5
 800475c:	42bb      	cmp	r3, r7
 800475e:	460d      	mov	r5, r1
 8004760:	d9f4      	bls.n	800474c <_printf_i+0x110>
 8004762:	2b08      	cmp	r3, #8
 8004764:	d10b      	bne.n	800477e <_printf_i+0x142>
 8004766:	6823      	ldr	r3, [r4, #0]
 8004768:	07df      	lsls	r7, r3, #31
 800476a:	d508      	bpl.n	800477e <_printf_i+0x142>
 800476c:	6923      	ldr	r3, [r4, #16]
 800476e:	6861      	ldr	r1, [r4, #4]
 8004770:	4299      	cmp	r1, r3
 8004772:	bfde      	ittt	le
 8004774:	2330      	movle	r3, #48	@ 0x30
 8004776:	f806 3c01 	strble.w	r3, [r6, #-1]
 800477a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800477e:	1b92      	subs	r2, r2, r6
 8004780:	6122      	str	r2, [r4, #16]
 8004782:	f8cd a000 	str.w	sl, [sp]
 8004786:	464b      	mov	r3, r9
 8004788:	aa03      	add	r2, sp, #12
 800478a:	4621      	mov	r1, r4
 800478c:	4640      	mov	r0, r8
 800478e:	f7ff fee7 	bl	8004560 <_printf_common>
 8004792:	3001      	adds	r0, #1
 8004794:	d14a      	bne.n	800482c <_printf_i+0x1f0>
 8004796:	f04f 30ff 	mov.w	r0, #4294967295
 800479a:	b004      	add	sp, #16
 800479c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047a0:	6823      	ldr	r3, [r4, #0]
 80047a2:	f043 0320 	orr.w	r3, r3, #32
 80047a6:	6023      	str	r3, [r4, #0]
 80047a8:	4832      	ldr	r0, [pc, #200]	@ (8004874 <_printf_i+0x238>)
 80047aa:	2778      	movs	r7, #120	@ 0x78
 80047ac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80047b0:	6823      	ldr	r3, [r4, #0]
 80047b2:	6831      	ldr	r1, [r6, #0]
 80047b4:	061f      	lsls	r7, r3, #24
 80047b6:	f851 5b04 	ldr.w	r5, [r1], #4
 80047ba:	d402      	bmi.n	80047c2 <_printf_i+0x186>
 80047bc:	065f      	lsls	r7, r3, #25
 80047be:	bf48      	it	mi
 80047c0:	b2ad      	uxthmi	r5, r5
 80047c2:	6031      	str	r1, [r6, #0]
 80047c4:	07d9      	lsls	r1, r3, #31
 80047c6:	bf44      	itt	mi
 80047c8:	f043 0320 	orrmi.w	r3, r3, #32
 80047cc:	6023      	strmi	r3, [r4, #0]
 80047ce:	b11d      	cbz	r5, 80047d8 <_printf_i+0x19c>
 80047d0:	2310      	movs	r3, #16
 80047d2:	e7ad      	b.n	8004730 <_printf_i+0xf4>
 80047d4:	4826      	ldr	r0, [pc, #152]	@ (8004870 <_printf_i+0x234>)
 80047d6:	e7e9      	b.n	80047ac <_printf_i+0x170>
 80047d8:	6823      	ldr	r3, [r4, #0]
 80047da:	f023 0320 	bic.w	r3, r3, #32
 80047de:	6023      	str	r3, [r4, #0]
 80047e0:	e7f6      	b.n	80047d0 <_printf_i+0x194>
 80047e2:	4616      	mov	r6, r2
 80047e4:	e7bd      	b.n	8004762 <_printf_i+0x126>
 80047e6:	6833      	ldr	r3, [r6, #0]
 80047e8:	6825      	ldr	r5, [r4, #0]
 80047ea:	6961      	ldr	r1, [r4, #20]
 80047ec:	1d18      	adds	r0, r3, #4
 80047ee:	6030      	str	r0, [r6, #0]
 80047f0:	062e      	lsls	r6, r5, #24
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	d501      	bpl.n	80047fa <_printf_i+0x1be>
 80047f6:	6019      	str	r1, [r3, #0]
 80047f8:	e002      	b.n	8004800 <_printf_i+0x1c4>
 80047fa:	0668      	lsls	r0, r5, #25
 80047fc:	d5fb      	bpl.n	80047f6 <_printf_i+0x1ba>
 80047fe:	8019      	strh	r1, [r3, #0]
 8004800:	2300      	movs	r3, #0
 8004802:	6123      	str	r3, [r4, #16]
 8004804:	4616      	mov	r6, r2
 8004806:	e7bc      	b.n	8004782 <_printf_i+0x146>
 8004808:	6833      	ldr	r3, [r6, #0]
 800480a:	1d1a      	adds	r2, r3, #4
 800480c:	6032      	str	r2, [r6, #0]
 800480e:	681e      	ldr	r6, [r3, #0]
 8004810:	6862      	ldr	r2, [r4, #4]
 8004812:	2100      	movs	r1, #0
 8004814:	4630      	mov	r0, r6
 8004816:	f7fb fd03 	bl	8000220 <memchr>
 800481a:	b108      	cbz	r0, 8004820 <_printf_i+0x1e4>
 800481c:	1b80      	subs	r0, r0, r6
 800481e:	6060      	str	r0, [r4, #4]
 8004820:	6863      	ldr	r3, [r4, #4]
 8004822:	6123      	str	r3, [r4, #16]
 8004824:	2300      	movs	r3, #0
 8004826:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800482a:	e7aa      	b.n	8004782 <_printf_i+0x146>
 800482c:	6923      	ldr	r3, [r4, #16]
 800482e:	4632      	mov	r2, r6
 8004830:	4649      	mov	r1, r9
 8004832:	4640      	mov	r0, r8
 8004834:	47d0      	blx	sl
 8004836:	3001      	adds	r0, #1
 8004838:	d0ad      	beq.n	8004796 <_printf_i+0x15a>
 800483a:	6823      	ldr	r3, [r4, #0]
 800483c:	079b      	lsls	r3, r3, #30
 800483e:	d413      	bmi.n	8004868 <_printf_i+0x22c>
 8004840:	68e0      	ldr	r0, [r4, #12]
 8004842:	9b03      	ldr	r3, [sp, #12]
 8004844:	4298      	cmp	r0, r3
 8004846:	bfb8      	it	lt
 8004848:	4618      	movlt	r0, r3
 800484a:	e7a6      	b.n	800479a <_printf_i+0x15e>
 800484c:	2301      	movs	r3, #1
 800484e:	4632      	mov	r2, r6
 8004850:	4649      	mov	r1, r9
 8004852:	4640      	mov	r0, r8
 8004854:	47d0      	blx	sl
 8004856:	3001      	adds	r0, #1
 8004858:	d09d      	beq.n	8004796 <_printf_i+0x15a>
 800485a:	3501      	adds	r5, #1
 800485c:	68e3      	ldr	r3, [r4, #12]
 800485e:	9903      	ldr	r1, [sp, #12]
 8004860:	1a5b      	subs	r3, r3, r1
 8004862:	42ab      	cmp	r3, r5
 8004864:	dcf2      	bgt.n	800484c <_printf_i+0x210>
 8004866:	e7eb      	b.n	8004840 <_printf_i+0x204>
 8004868:	2500      	movs	r5, #0
 800486a:	f104 0619 	add.w	r6, r4, #25
 800486e:	e7f5      	b.n	800485c <_printf_i+0x220>
 8004870:	08005104 	.word	0x08005104
 8004874:	08005115 	.word	0x08005115

08004878 <__sflush_r>:
 8004878:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800487c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004880:	0716      	lsls	r6, r2, #28
 8004882:	4605      	mov	r5, r0
 8004884:	460c      	mov	r4, r1
 8004886:	d454      	bmi.n	8004932 <__sflush_r+0xba>
 8004888:	684b      	ldr	r3, [r1, #4]
 800488a:	2b00      	cmp	r3, #0
 800488c:	dc02      	bgt.n	8004894 <__sflush_r+0x1c>
 800488e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004890:	2b00      	cmp	r3, #0
 8004892:	dd48      	ble.n	8004926 <__sflush_r+0xae>
 8004894:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004896:	2e00      	cmp	r6, #0
 8004898:	d045      	beq.n	8004926 <__sflush_r+0xae>
 800489a:	2300      	movs	r3, #0
 800489c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80048a0:	682f      	ldr	r7, [r5, #0]
 80048a2:	6a21      	ldr	r1, [r4, #32]
 80048a4:	602b      	str	r3, [r5, #0]
 80048a6:	d030      	beq.n	800490a <__sflush_r+0x92>
 80048a8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80048aa:	89a3      	ldrh	r3, [r4, #12]
 80048ac:	0759      	lsls	r1, r3, #29
 80048ae:	d505      	bpl.n	80048bc <__sflush_r+0x44>
 80048b0:	6863      	ldr	r3, [r4, #4]
 80048b2:	1ad2      	subs	r2, r2, r3
 80048b4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80048b6:	b10b      	cbz	r3, 80048bc <__sflush_r+0x44>
 80048b8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80048ba:	1ad2      	subs	r2, r2, r3
 80048bc:	2300      	movs	r3, #0
 80048be:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80048c0:	6a21      	ldr	r1, [r4, #32]
 80048c2:	4628      	mov	r0, r5
 80048c4:	47b0      	blx	r6
 80048c6:	1c43      	adds	r3, r0, #1
 80048c8:	89a3      	ldrh	r3, [r4, #12]
 80048ca:	d106      	bne.n	80048da <__sflush_r+0x62>
 80048cc:	6829      	ldr	r1, [r5, #0]
 80048ce:	291d      	cmp	r1, #29
 80048d0:	d82b      	bhi.n	800492a <__sflush_r+0xb2>
 80048d2:	4a2a      	ldr	r2, [pc, #168]	@ (800497c <__sflush_r+0x104>)
 80048d4:	40ca      	lsrs	r2, r1
 80048d6:	07d6      	lsls	r6, r2, #31
 80048d8:	d527      	bpl.n	800492a <__sflush_r+0xb2>
 80048da:	2200      	movs	r2, #0
 80048dc:	6062      	str	r2, [r4, #4]
 80048de:	04d9      	lsls	r1, r3, #19
 80048e0:	6922      	ldr	r2, [r4, #16]
 80048e2:	6022      	str	r2, [r4, #0]
 80048e4:	d504      	bpl.n	80048f0 <__sflush_r+0x78>
 80048e6:	1c42      	adds	r2, r0, #1
 80048e8:	d101      	bne.n	80048ee <__sflush_r+0x76>
 80048ea:	682b      	ldr	r3, [r5, #0]
 80048ec:	b903      	cbnz	r3, 80048f0 <__sflush_r+0x78>
 80048ee:	6560      	str	r0, [r4, #84]	@ 0x54
 80048f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80048f2:	602f      	str	r7, [r5, #0]
 80048f4:	b1b9      	cbz	r1, 8004926 <__sflush_r+0xae>
 80048f6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80048fa:	4299      	cmp	r1, r3
 80048fc:	d002      	beq.n	8004904 <__sflush_r+0x8c>
 80048fe:	4628      	mov	r0, r5
 8004900:	f7ff fbd6 	bl	80040b0 <_free_r>
 8004904:	2300      	movs	r3, #0
 8004906:	6363      	str	r3, [r4, #52]	@ 0x34
 8004908:	e00d      	b.n	8004926 <__sflush_r+0xae>
 800490a:	2301      	movs	r3, #1
 800490c:	4628      	mov	r0, r5
 800490e:	47b0      	blx	r6
 8004910:	4602      	mov	r2, r0
 8004912:	1c50      	adds	r0, r2, #1
 8004914:	d1c9      	bne.n	80048aa <__sflush_r+0x32>
 8004916:	682b      	ldr	r3, [r5, #0]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d0c6      	beq.n	80048aa <__sflush_r+0x32>
 800491c:	2b1d      	cmp	r3, #29
 800491e:	d001      	beq.n	8004924 <__sflush_r+0xac>
 8004920:	2b16      	cmp	r3, #22
 8004922:	d11e      	bne.n	8004962 <__sflush_r+0xea>
 8004924:	602f      	str	r7, [r5, #0]
 8004926:	2000      	movs	r0, #0
 8004928:	e022      	b.n	8004970 <__sflush_r+0xf8>
 800492a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800492e:	b21b      	sxth	r3, r3
 8004930:	e01b      	b.n	800496a <__sflush_r+0xf2>
 8004932:	690f      	ldr	r7, [r1, #16]
 8004934:	2f00      	cmp	r7, #0
 8004936:	d0f6      	beq.n	8004926 <__sflush_r+0xae>
 8004938:	0793      	lsls	r3, r2, #30
 800493a:	680e      	ldr	r6, [r1, #0]
 800493c:	bf08      	it	eq
 800493e:	694b      	ldreq	r3, [r1, #20]
 8004940:	600f      	str	r7, [r1, #0]
 8004942:	bf18      	it	ne
 8004944:	2300      	movne	r3, #0
 8004946:	eba6 0807 	sub.w	r8, r6, r7
 800494a:	608b      	str	r3, [r1, #8]
 800494c:	f1b8 0f00 	cmp.w	r8, #0
 8004950:	dde9      	ble.n	8004926 <__sflush_r+0xae>
 8004952:	6a21      	ldr	r1, [r4, #32]
 8004954:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004956:	4643      	mov	r3, r8
 8004958:	463a      	mov	r2, r7
 800495a:	4628      	mov	r0, r5
 800495c:	47b0      	blx	r6
 800495e:	2800      	cmp	r0, #0
 8004960:	dc08      	bgt.n	8004974 <__sflush_r+0xfc>
 8004962:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004966:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800496a:	81a3      	strh	r3, [r4, #12]
 800496c:	f04f 30ff 	mov.w	r0, #4294967295
 8004970:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004974:	4407      	add	r7, r0
 8004976:	eba8 0800 	sub.w	r8, r8, r0
 800497a:	e7e7      	b.n	800494c <__sflush_r+0xd4>
 800497c:	20400001 	.word	0x20400001

08004980 <_fflush_r>:
 8004980:	b538      	push	{r3, r4, r5, lr}
 8004982:	690b      	ldr	r3, [r1, #16]
 8004984:	4605      	mov	r5, r0
 8004986:	460c      	mov	r4, r1
 8004988:	b913      	cbnz	r3, 8004990 <_fflush_r+0x10>
 800498a:	2500      	movs	r5, #0
 800498c:	4628      	mov	r0, r5
 800498e:	bd38      	pop	{r3, r4, r5, pc}
 8004990:	b118      	cbz	r0, 800499a <_fflush_r+0x1a>
 8004992:	6a03      	ldr	r3, [r0, #32]
 8004994:	b90b      	cbnz	r3, 800499a <_fflush_r+0x1a>
 8004996:	f7ff fa47 	bl	8003e28 <__sinit>
 800499a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d0f3      	beq.n	800498a <_fflush_r+0xa>
 80049a2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80049a4:	07d0      	lsls	r0, r2, #31
 80049a6:	d404      	bmi.n	80049b2 <_fflush_r+0x32>
 80049a8:	0599      	lsls	r1, r3, #22
 80049aa:	d402      	bmi.n	80049b2 <_fflush_r+0x32>
 80049ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80049ae:	f7ff fb50 	bl	8004052 <__retarget_lock_acquire_recursive>
 80049b2:	4628      	mov	r0, r5
 80049b4:	4621      	mov	r1, r4
 80049b6:	f7ff ff5f 	bl	8004878 <__sflush_r>
 80049ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80049bc:	07da      	lsls	r2, r3, #31
 80049be:	4605      	mov	r5, r0
 80049c0:	d4e4      	bmi.n	800498c <_fflush_r+0xc>
 80049c2:	89a3      	ldrh	r3, [r4, #12]
 80049c4:	059b      	lsls	r3, r3, #22
 80049c6:	d4e1      	bmi.n	800498c <_fflush_r+0xc>
 80049c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80049ca:	f7ff fb43 	bl	8004054 <__retarget_lock_release_recursive>
 80049ce:	e7dd      	b.n	800498c <_fflush_r+0xc>

080049d0 <fiprintf>:
 80049d0:	b40e      	push	{r1, r2, r3}
 80049d2:	b503      	push	{r0, r1, lr}
 80049d4:	4601      	mov	r1, r0
 80049d6:	ab03      	add	r3, sp, #12
 80049d8:	4805      	ldr	r0, [pc, #20]	@ (80049f0 <fiprintf+0x20>)
 80049da:	f853 2b04 	ldr.w	r2, [r3], #4
 80049de:	6800      	ldr	r0, [r0, #0]
 80049e0:	9301      	str	r3, [sp, #4]
 80049e2:	f000 f88f 	bl	8004b04 <_vfiprintf_r>
 80049e6:	b002      	add	sp, #8
 80049e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80049ec:	b003      	add	sp, #12
 80049ee:	4770      	bx	lr
 80049f0:	20004020 	.word	0x20004020

080049f4 <memmove>:
 80049f4:	4288      	cmp	r0, r1
 80049f6:	b510      	push	{r4, lr}
 80049f8:	eb01 0402 	add.w	r4, r1, r2
 80049fc:	d902      	bls.n	8004a04 <memmove+0x10>
 80049fe:	4284      	cmp	r4, r0
 8004a00:	4623      	mov	r3, r4
 8004a02:	d807      	bhi.n	8004a14 <memmove+0x20>
 8004a04:	1e43      	subs	r3, r0, #1
 8004a06:	42a1      	cmp	r1, r4
 8004a08:	d008      	beq.n	8004a1c <memmove+0x28>
 8004a0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004a0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004a12:	e7f8      	b.n	8004a06 <memmove+0x12>
 8004a14:	4402      	add	r2, r0
 8004a16:	4601      	mov	r1, r0
 8004a18:	428a      	cmp	r2, r1
 8004a1a:	d100      	bne.n	8004a1e <memmove+0x2a>
 8004a1c:	bd10      	pop	{r4, pc}
 8004a1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004a22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004a26:	e7f7      	b.n	8004a18 <memmove+0x24>

08004a28 <_sbrk_r>:
 8004a28:	b538      	push	{r3, r4, r5, lr}
 8004a2a:	4d06      	ldr	r5, [pc, #24]	@ (8004a44 <_sbrk_r+0x1c>)
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	4604      	mov	r4, r0
 8004a30:	4608      	mov	r0, r1
 8004a32:	602b      	str	r3, [r5, #0]
 8004a34:	f7fc f9fc 	bl	8000e30 <_sbrk>
 8004a38:	1c43      	adds	r3, r0, #1
 8004a3a:	d102      	bne.n	8004a42 <_sbrk_r+0x1a>
 8004a3c:	682b      	ldr	r3, [r5, #0]
 8004a3e:	b103      	cbz	r3, 8004a42 <_sbrk_r+0x1a>
 8004a40:	6023      	str	r3, [r4, #0]
 8004a42:	bd38      	pop	{r3, r4, r5, pc}
 8004a44:	20008340 	.word	0x20008340

08004a48 <abort>:
 8004a48:	b508      	push	{r3, lr}
 8004a4a:	2006      	movs	r0, #6
 8004a4c:	f000 fa2e 	bl	8004eac <raise>
 8004a50:	2001      	movs	r0, #1
 8004a52:	f7fc f974 	bl	8000d3e <_exit>

08004a56 <_realloc_r>:
 8004a56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a5a:	4607      	mov	r7, r0
 8004a5c:	4614      	mov	r4, r2
 8004a5e:	460d      	mov	r5, r1
 8004a60:	b921      	cbnz	r1, 8004a6c <_realloc_r+0x16>
 8004a62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004a66:	4611      	mov	r1, r2
 8004a68:	f7ff bb96 	b.w	8004198 <_malloc_r>
 8004a6c:	b92a      	cbnz	r2, 8004a7a <_realloc_r+0x24>
 8004a6e:	f7ff fb1f 	bl	80040b0 <_free_r>
 8004a72:	4625      	mov	r5, r4
 8004a74:	4628      	mov	r0, r5
 8004a76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a7a:	f000 fa33 	bl	8004ee4 <_malloc_usable_size_r>
 8004a7e:	4284      	cmp	r4, r0
 8004a80:	4606      	mov	r6, r0
 8004a82:	d802      	bhi.n	8004a8a <_realloc_r+0x34>
 8004a84:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004a88:	d8f4      	bhi.n	8004a74 <_realloc_r+0x1e>
 8004a8a:	4621      	mov	r1, r4
 8004a8c:	4638      	mov	r0, r7
 8004a8e:	f7ff fb83 	bl	8004198 <_malloc_r>
 8004a92:	4680      	mov	r8, r0
 8004a94:	b908      	cbnz	r0, 8004a9a <_realloc_r+0x44>
 8004a96:	4645      	mov	r5, r8
 8004a98:	e7ec      	b.n	8004a74 <_realloc_r+0x1e>
 8004a9a:	42b4      	cmp	r4, r6
 8004a9c:	4622      	mov	r2, r4
 8004a9e:	4629      	mov	r1, r5
 8004aa0:	bf28      	it	cs
 8004aa2:	4632      	movcs	r2, r6
 8004aa4:	f7ff fad7 	bl	8004056 <memcpy>
 8004aa8:	4629      	mov	r1, r5
 8004aaa:	4638      	mov	r0, r7
 8004aac:	f7ff fb00 	bl	80040b0 <_free_r>
 8004ab0:	e7f1      	b.n	8004a96 <_realloc_r+0x40>

08004ab2 <__sfputc_r>:
 8004ab2:	6893      	ldr	r3, [r2, #8]
 8004ab4:	3b01      	subs	r3, #1
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	b410      	push	{r4}
 8004aba:	6093      	str	r3, [r2, #8]
 8004abc:	da08      	bge.n	8004ad0 <__sfputc_r+0x1e>
 8004abe:	6994      	ldr	r4, [r2, #24]
 8004ac0:	42a3      	cmp	r3, r4
 8004ac2:	db01      	blt.n	8004ac8 <__sfputc_r+0x16>
 8004ac4:	290a      	cmp	r1, #10
 8004ac6:	d103      	bne.n	8004ad0 <__sfputc_r+0x1e>
 8004ac8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004acc:	f000 b932 	b.w	8004d34 <__swbuf_r>
 8004ad0:	6813      	ldr	r3, [r2, #0]
 8004ad2:	1c58      	adds	r0, r3, #1
 8004ad4:	6010      	str	r0, [r2, #0]
 8004ad6:	7019      	strb	r1, [r3, #0]
 8004ad8:	4608      	mov	r0, r1
 8004ada:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004ade:	4770      	bx	lr

08004ae0 <__sfputs_r>:
 8004ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ae2:	4606      	mov	r6, r0
 8004ae4:	460f      	mov	r7, r1
 8004ae6:	4614      	mov	r4, r2
 8004ae8:	18d5      	adds	r5, r2, r3
 8004aea:	42ac      	cmp	r4, r5
 8004aec:	d101      	bne.n	8004af2 <__sfputs_r+0x12>
 8004aee:	2000      	movs	r0, #0
 8004af0:	e007      	b.n	8004b02 <__sfputs_r+0x22>
 8004af2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004af6:	463a      	mov	r2, r7
 8004af8:	4630      	mov	r0, r6
 8004afa:	f7ff ffda 	bl	8004ab2 <__sfputc_r>
 8004afe:	1c43      	adds	r3, r0, #1
 8004b00:	d1f3      	bne.n	8004aea <__sfputs_r+0xa>
 8004b02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004b04 <_vfiprintf_r>:
 8004b04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b08:	460d      	mov	r5, r1
 8004b0a:	b09d      	sub	sp, #116	@ 0x74
 8004b0c:	4614      	mov	r4, r2
 8004b0e:	4698      	mov	r8, r3
 8004b10:	4606      	mov	r6, r0
 8004b12:	b118      	cbz	r0, 8004b1c <_vfiprintf_r+0x18>
 8004b14:	6a03      	ldr	r3, [r0, #32]
 8004b16:	b90b      	cbnz	r3, 8004b1c <_vfiprintf_r+0x18>
 8004b18:	f7ff f986 	bl	8003e28 <__sinit>
 8004b1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004b1e:	07d9      	lsls	r1, r3, #31
 8004b20:	d405      	bmi.n	8004b2e <_vfiprintf_r+0x2a>
 8004b22:	89ab      	ldrh	r3, [r5, #12]
 8004b24:	059a      	lsls	r2, r3, #22
 8004b26:	d402      	bmi.n	8004b2e <_vfiprintf_r+0x2a>
 8004b28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004b2a:	f7ff fa92 	bl	8004052 <__retarget_lock_acquire_recursive>
 8004b2e:	89ab      	ldrh	r3, [r5, #12]
 8004b30:	071b      	lsls	r3, r3, #28
 8004b32:	d501      	bpl.n	8004b38 <_vfiprintf_r+0x34>
 8004b34:	692b      	ldr	r3, [r5, #16]
 8004b36:	b99b      	cbnz	r3, 8004b60 <_vfiprintf_r+0x5c>
 8004b38:	4629      	mov	r1, r5
 8004b3a:	4630      	mov	r0, r6
 8004b3c:	f000 f938 	bl	8004db0 <__swsetup_r>
 8004b40:	b170      	cbz	r0, 8004b60 <_vfiprintf_r+0x5c>
 8004b42:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004b44:	07dc      	lsls	r4, r3, #31
 8004b46:	d504      	bpl.n	8004b52 <_vfiprintf_r+0x4e>
 8004b48:	f04f 30ff 	mov.w	r0, #4294967295
 8004b4c:	b01d      	add	sp, #116	@ 0x74
 8004b4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b52:	89ab      	ldrh	r3, [r5, #12]
 8004b54:	0598      	lsls	r0, r3, #22
 8004b56:	d4f7      	bmi.n	8004b48 <_vfiprintf_r+0x44>
 8004b58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004b5a:	f7ff fa7b 	bl	8004054 <__retarget_lock_release_recursive>
 8004b5e:	e7f3      	b.n	8004b48 <_vfiprintf_r+0x44>
 8004b60:	2300      	movs	r3, #0
 8004b62:	9309      	str	r3, [sp, #36]	@ 0x24
 8004b64:	2320      	movs	r3, #32
 8004b66:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004b6a:	f8cd 800c 	str.w	r8, [sp, #12]
 8004b6e:	2330      	movs	r3, #48	@ 0x30
 8004b70:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004d20 <_vfiprintf_r+0x21c>
 8004b74:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004b78:	f04f 0901 	mov.w	r9, #1
 8004b7c:	4623      	mov	r3, r4
 8004b7e:	469a      	mov	sl, r3
 8004b80:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004b84:	b10a      	cbz	r2, 8004b8a <_vfiprintf_r+0x86>
 8004b86:	2a25      	cmp	r2, #37	@ 0x25
 8004b88:	d1f9      	bne.n	8004b7e <_vfiprintf_r+0x7a>
 8004b8a:	ebba 0b04 	subs.w	fp, sl, r4
 8004b8e:	d00b      	beq.n	8004ba8 <_vfiprintf_r+0xa4>
 8004b90:	465b      	mov	r3, fp
 8004b92:	4622      	mov	r2, r4
 8004b94:	4629      	mov	r1, r5
 8004b96:	4630      	mov	r0, r6
 8004b98:	f7ff ffa2 	bl	8004ae0 <__sfputs_r>
 8004b9c:	3001      	adds	r0, #1
 8004b9e:	f000 80a7 	beq.w	8004cf0 <_vfiprintf_r+0x1ec>
 8004ba2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004ba4:	445a      	add	r2, fp
 8004ba6:	9209      	str	r2, [sp, #36]	@ 0x24
 8004ba8:	f89a 3000 	ldrb.w	r3, [sl]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	f000 809f 	beq.w	8004cf0 <_vfiprintf_r+0x1ec>
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	f04f 32ff 	mov.w	r2, #4294967295
 8004bb8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004bbc:	f10a 0a01 	add.w	sl, sl, #1
 8004bc0:	9304      	str	r3, [sp, #16]
 8004bc2:	9307      	str	r3, [sp, #28]
 8004bc4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004bc8:	931a      	str	r3, [sp, #104]	@ 0x68
 8004bca:	4654      	mov	r4, sl
 8004bcc:	2205      	movs	r2, #5
 8004bce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004bd2:	4853      	ldr	r0, [pc, #332]	@ (8004d20 <_vfiprintf_r+0x21c>)
 8004bd4:	f7fb fb24 	bl	8000220 <memchr>
 8004bd8:	9a04      	ldr	r2, [sp, #16]
 8004bda:	b9d8      	cbnz	r0, 8004c14 <_vfiprintf_r+0x110>
 8004bdc:	06d1      	lsls	r1, r2, #27
 8004bde:	bf44      	itt	mi
 8004be0:	2320      	movmi	r3, #32
 8004be2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004be6:	0713      	lsls	r3, r2, #28
 8004be8:	bf44      	itt	mi
 8004bea:	232b      	movmi	r3, #43	@ 0x2b
 8004bec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004bf0:	f89a 3000 	ldrb.w	r3, [sl]
 8004bf4:	2b2a      	cmp	r3, #42	@ 0x2a
 8004bf6:	d015      	beq.n	8004c24 <_vfiprintf_r+0x120>
 8004bf8:	9a07      	ldr	r2, [sp, #28]
 8004bfa:	4654      	mov	r4, sl
 8004bfc:	2000      	movs	r0, #0
 8004bfe:	f04f 0c0a 	mov.w	ip, #10
 8004c02:	4621      	mov	r1, r4
 8004c04:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004c08:	3b30      	subs	r3, #48	@ 0x30
 8004c0a:	2b09      	cmp	r3, #9
 8004c0c:	d94b      	bls.n	8004ca6 <_vfiprintf_r+0x1a2>
 8004c0e:	b1b0      	cbz	r0, 8004c3e <_vfiprintf_r+0x13a>
 8004c10:	9207      	str	r2, [sp, #28]
 8004c12:	e014      	b.n	8004c3e <_vfiprintf_r+0x13a>
 8004c14:	eba0 0308 	sub.w	r3, r0, r8
 8004c18:	fa09 f303 	lsl.w	r3, r9, r3
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	9304      	str	r3, [sp, #16]
 8004c20:	46a2      	mov	sl, r4
 8004c22:	e7d2      	b.n	8004bca <_vfiprintf_r+0xc6>
 8004c24:	9b03      	ldr	r3, [sp, #12]
 8004c26:	1d19      	adds	r1, r3, #4
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	9103      	str	r1, [sp, #12]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	bfbb      	ittet	lt
 8004c30:	425b      	neglt	r3, r3
 8004c32:	f042 0202 	orrlt.w	r2, r2, #2
 8004c36:	9307      	strge	r3, [sp, #28]
 8004c38:	9307      	strlt	r3, [sp, #28]
 8004c3a:	bfb8      	it	lt
 8004c3c:	9204      	strlt	r2, [sp, #16]
 8004c3e:	7823      	ldrb	r3, [r4, #0]
 8004c40:	2b2e      	cmp	r3, #46	@ 0x2e
 8004c42:	d10a      	bne.n	8004c5a <_vfiprintf_r+0x156>
 8004c44:	7863      	ldrb	r3, [r4, #1]
 8004c46:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c48:	d132      	bne.n	8004cb0 <_vfiprintf_r+0x1ac>
 8004c4a:	9b03      	ldr	r3, [sp, #12]
 8004c4c:	1d1a      	adds	r2, r3, #4
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	9203      	str	r2, [sp, #12]
 8004c52:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004c56:	3402      	adds	r4, #2
 8004c58:	9305      	str	r3, [sp, #20]
 8004c5a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004d30 <_vfiprintf_r+0x22c>
 8004c5e:	7821      	ldrb	r1, [r4, #0]
 8004c60:	2203      	movs	r2, #3
 8004c62:	4650      	mov	r0, sl
 8004c64:	f7fb fadc 	bl	8000220 <memchr>
 8004c68:	b138      	cbz	r0, 8004c7a <_vfiprintf_r+0x176>
 8004c6a:	9b04      	ldr	r3, [sp, #16]
 8004c6c:	eba0 000a 	sub.w	r0, r0, sl
 8004c70:	2240      	movs	r2, #64	@ 0x40
 8004c72:	4082      	lsls	r2, r0
 8004c74:	4313      	orrs	r3, r2
 8004c76:	3401      	adds	r4, #1
 8004c78:	9304      	str	r3, [sp, #16]
 8004c7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c7e:	4829      	ldr	r0, [pc, #164]	@ (8004d24 <_vfiprintf_r+0x220>)
 8004c80:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004c84:	2206      	movs	r2, #6
 8004c86:	f7fb facb 	bl	8000220 <memchr>
 8004c8a:	2800      	cmp	r0, #0
 8004c8c:	d03f      	beq.n	8004d0e <_vfiprintf_r+0x20a>
 8004c8e:	4b26      	ldr	r3, [pc, #152]	@ (8004d28 <_vfiprintf_r+0x224>)
 8004c90:	bb1b      	cbnz	r3, 8004cda <_vfiprintf_r+0x1d6>
 8004c92:	9b03      	ldr	r3, [sp, #12]
 8004c94:	3307      	adds	r3, #7
 8004c96:	f023 0307 	bic.w	r3, r3, #7
 8004c9a:	3308      	adds	r3, #8
 8004c9c:	9303      	str	r3, [sp, #12]
 8004c9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ca0:	443b      	add	r3, r7
 8004ca2:	9309      	str	r3, [sp, #36]	@ 0x24
 8004ca4:	e76a      	b.n	8004b7c <_vfiprintf_r+0x78>
 8004ca6:	fb0c 3202 	mla	r2, ip, r2, r3
 8004caa:	460c      	mov	r4, r1
 8004cac:	2001      	movs	r0, #1
 8004cae:	e7a8      	b.n	8004c02 <_vfiprintf_r+0xfe>
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	3401      	adds	r4, #1
 8004cb4:	9305      	str	r3, [sp, #20]
 8004cb6:	4619      	mov	r1, r3
 8004cb8:	f04f 0c0a 	mov.w	ip, #10
 8004cbc:	4620      	mov	r0, r4
 8004cbe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004cc2:	3a30      	subs	r2, #48	@ 0x30
 8004cc4:	2a09      	cmp	r2, #9
 8004cc6:	d903      	bls.n	8004cd0 <_vfiprintf_r+0x1cc>
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d0c6      	beq.n	8004c5a <_vfiprintf_r+0x156>
 8004ccc:	9105      	str	r1, [sp, #20]
 8004cce:	e7c4      	b.n	8004c5a <_vfiprintf_r+0x156>
 8004cd0:	fb0c 2101 	mla	r1, ip, r1, r2
 8004cd4:	4604      	mov	r4, r0
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e7f0      	b.n	8004cbc <_vfiprintf_r+0x1b8>
 8004cda:	ab03      	add	r3, sp, #12
 8004cdc:	9300      	str	r3, [sp, #0]
 8004cde:	462a      	mov	r2, r5
 8004ce0:	4b12      	ldr	r3, [pc, #72]	@ (8004d2c <_vfiprintf_r+0x228>)
 8004ce2:	a904      	add	r1, sp, #16
 8004ce4:	4630      	mov	r0, r6
 8004ce6:	f3af 8000 	nop.w
 8004cea:	4607      	mov	r7, r0
 8004cec:	1c78      	adds	r0, r7, #1
 8004cee:	d1d6      	bne.n	8004c9e <_vfiprintf_r+0x19a>
 8004cf0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004cf2:	07d9      	lsls	r1, r3, #31
 8004cf4:	d405      	bmi.n	8004d02 <_vfiprintf_r+0x1fe>
 8004cf6:	89ab      	ldrh	r3, [r5, #12]
 8004cf8:	059a      	lsls	r2, r3, #22
 8004cfa:	d402      	bmi.n	8004d02 <_vfiprintf_r+0x1fe>
 8004cfc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004cfe:	f7ff f9a9 	bl	8004054 <__retarget_lock_release_recursive>
 8004d02:	89ab      	ldrh	r3, [r5, #12]
 8004d04:	065b      	lsls	r3, r3, #25
 8004d06:	f53f af1f 	bmi.w	8004b48 <_vfiprintf_r+0x44>
 8004d0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004d0c:	e71e      	b.n	8004b4c <_vfiprintf_r+0x48>
 8004d0e:	ab03      	add	r3, sp, #12
 8004d10:	9300      	str	r3, [sp, #0]
 8004d12:	462a      	mov	r2, r5
 8004d14:	4b05      	ldr	r3, [pc, #20]	@ (8004d2c <_vfiprintf_r+0x228>)
 8004d16:	a904      	add	r1, sp, #16
 8004d18:	4630      	mov	r0, r6
 8004d1a:	f7ff fc8f 	bl	800463c <_printf_i>
 8004d1e:	e7e4      	b.n	8004cea <_vfiprintf_r+0x1e6>
 8004d20:	080050f3 	.word	0x080050f3
 8004d24:	080050fd 	.word	0x080050fd
 8004d28:	00000000 	.word	0x00000000
 8004d2c:	08004ae1 	.word	0x08004ae1
 8004d30:	080050f9 	.word	0x080050f9

08004d34 <__swbuf_r>:
 8004d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d36:	460e      	mov	r6, r1
 8004d38:	4614      	mov	r4, r2
 8004d3a:	4605      	mov	r5, r0
 8004d3c:	b118      	cbz	r0, 8004d46 <__swbuf_r+0x12>
 8004d3e:	6a03      	ldr	r3, [r0, #32]
 8004d40:	b90b      	cbnz	r3, 8004d46 <__swbuf_r+0x12>
 8004d42:	f7ff f871 	bl	8003e28 <__sinit>
 8004d46:	69a3      	ldr	r3, [r4, #24]
 8004d48:	60a3      	str	r3, [r4, #8]
 8004d4a:	89a3      	ldrh	r3, [r4, #12]
 8004d4c:	071a      	lsls	r2, r3, #28
 8004d4e:	d501      	bpl.n	8004d54 <__swbuf_r+0x20>
 8004d50:	6923      	ldr	r3, [r4, #16]
 8004d52:	b943      	cbnz	r3, 8004d66 <__swbuf_r+0x32>
 8004d54:	4621      	mov	r1, r4
 8004d56:	4628      	mov	r0, r5
 8004d58:	f000 f82a 	bl	8004db0 <__swsetup_r>
 8004d5c:	b118      	cbz	r0, 8004d66 <__swbuf_r+0x32>
 8004d5e:	f04f 37ff 	mov.w	r7, #4294967295
 8004d62:	4638      	mov	r0, r7
 8004d64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d66:	6823      	ldr	r3, [r4, #0]
 8004d68:	6922      	ldr	r2, [r4, #16]
 8004d6a:	1a98      	subs	r0, r3, r2
 8004d6c:	6963      	ldr	r3, [r4, #20]
 8004d6e:	b2f6      	uxtb	r6, r6
 8004d70:	4283      	cmp	r3, r0
 8004d72:	4637      	mov	r7, r6
 8004d74:	dc05      	bgt.n	8004d82 <__swbuf_r+0x4e>
 8004d76:	4621      	mov	r1, r4
 8004d78:	4628      	mov	r0, r5
 8004d7a:	f7ff fe01 	bl	8004980 <_fflush_r>
 8004d7e:	2800      	cmp	r0, #0
 8004d80:	d1ed      	bne.n	8004d5e <__swbuf_r+0x2a>
 8004d82:	68a3      	ldr	r3, [r4, #8]
 8004d84:	3b01      	subs	r3, #1
 8004d86:	60a3      	str	r3, [r4, #8]
 8004d88:	6823      	ldr	r3, [r4, #0]
 8004d8a:	1c5a      	adds	r2, r3, #1
 8004d8c:	6022      	str	r2, [r4, #0]
 8004d8e:	701e      	strb	r6, [r3, #0]
 8004d90:	6962      	ldr	r2, [r4, #20]
 8004d92:	1c43      	adds	r3, r0, #1
 8004d94:	429a      	cmp	r2, r3
 8004d96:	d004      	beq.n	8004da2 <__swbuf_r+0x6e>
 8004d98:	89a3      	ldrh	r3, [r4, #12]
 8004d9a:	07db      	lsls	r3, r3, #31
 8004d9c:	d5e1      	bpl.n	8004d62 <__swbuf_r+0x2e>
 8004d9e:	2e0a      	cmp	r6, #10
 8004da0:	d1df      	bne.n	8004d62 <__swbuf_r+0x2e>
 8004da2:	4621      	mov	r1, r4
 8004da4:	4628      	mov	r0, r5
 8004da6:	f7ff fdeb 	bl	8004980 <_fflush_r>
 8004daa:	2800      	cmp	r0, #0
 8004dac:	d0d9      	beq.n	8004d62 <__swbuf_r+0x2e>
 8004dae:	e7d6      	b.n	8004d5e <__swbuf_r+0x2a>

08004db0 <__swsetup_r>:
 8004db0:	b538      	push	{r3, r4, r5, lr}
 8004db2:	4b29      	ldr	r3, [pc, #164]	@ (8004e58 <__swsetup_r+0xa8>)
 8004db4:	4605      	mov	r5, r0
 8004db6:	6818      	ldr	r0, [r3, #0]
 8004db8:	460c      	mov	r4, r1
 8004dba:	b118      	cbz	r0, 8004dc4 <__swsetup_r+0x14>
 8004dbc:	6a03      	ldr	r3, [r0, #32]
 8004dbe:	b90b      	cbnz	r3, 8004dc4 <__swsetup_r+0x14>
 8004dc0:	f7ff f832 	bl	8003e28 <__sinit>
 8004dc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004dc8:	0719      	lsls	r1, r3, #28
 8004dca:	d422      	bmi.n	8004e12 <__swsetup_r+0x62>
 8004dcc:	06da      	lsls	r2, r3, #27
 8004dce:	d407      	bmi.n	8004de0 <__swsetup_r+0x30>
 8004dd0:	2209      	movs	r2, #9
 8004dd2:	602a      	str	r2, [r5, #0]
 8004dd4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004dd8:	81a3      	strh	r3, [r4, #12]
 8004dda:	f04f 30ff 	mov.w	r0, #4294967295
 8004dde:	e033      	b.n	8004e48 <__swsetup_r+0x98>
 8004de0:	0758      	lsls	r0, r3, #29
 8004de2:	d512      	bpl.n	8004e0a <__swsetup_r+0x5a>
 8004de4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004de6:	b141      	cbz	r1, 8004dfa <__swsetup_r+0x4a>
 8004de8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004dec:	4299      	cmp	r1, r3
 8004dee:	d002      	beq.n	8004df6 <__swsetup_r+0x46>
 8004df0:	4628      	mov	r0, r5
 8004df2:	f7ff f95d 	bl	80040b0 <_free_r>
 8004df6:	2300      	movs	r3, #0
 8004df8:	6363      	str	r3, [r4, #52]	@ 0x34
 8004dfa:	89a3      	ldrh	r3, [r4, #12]
 8004dfc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004e00:	81a3      	strh	r3, [r4, #12]
 8004e02:	2300      	movs	r3, #0
 8004e04:	6063      	str	r3, [r4, #4]
 8004e06:	6923      	ldr	r3, [r4, #16]
 8004e08:	6023      	str	r3, [r4, #0]
 8004e0a:	89a3      	ldrh	r3, [r4, #12]
 8004e0c:	f043 0308 	orr.w	r3, r3, #8
 8004e10:	81a3      	strh	r3, [r4, #12]
 8004e12:	6923      	ldr	r3, [r4, #16]
 8004e14:	b94b      	cbnz	r3, 8004e2a <__swsetup_r+0x7a>
 8004e16:	89a3      	ldrh	r3, [r4, #12]
 8004e18:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004e1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e20:	d003      	beq.n	8004e2a <__swsetup_r+0x7a>
 8004e22:	4621      	mov	r1, r4
 8004e24:	4628      	mov	r0, r5
 8004e26:	f000 f88b 	bl	8004f40 <__smakebuf_r>
 8004e2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e2e:	f013 0201 	ands.w	r2, r3, #1
 8004e32:	d00a      	beq.n	8004e4a <__swsetup_r+0x9a>
 8004e34:	2200      	movs	r2, #0
 8004e36:	60a2      	str	r2, [r4, #8]
 8004e38:	6962      	ldr	r2, [r4, #20]
 8004e3a:	4252      	negs	r2, r2
 8004e3c:	61a2      	str	r2, [r4, #24]
 8004e3e:	6922      	ldr	r2, [r4, #16]
 8004e40:	b942      	cbnz	r2, 8004e54 <__swsetup_r+0xa4>
 8004e42:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004e46:	d1c5      	bne.n	8004dd4 <__swsetup_r+0x24>
 8004e48:	bd38      	pop	{r3, r4, r5, pc}
 8004e4a:	0799      	lsls	r1, r3, #30
 8004e4c:	bf58      	it	pl
 8004e4e:	6962      	ldrpl	r2, [r4, #20]
 8004e50:	60a2      	str	r2, [r4, #8]
 8004e52:	e7f4      	b.n	8004e3e <__swsetup_r+0x8e>
 8004e54:	2000      	movs	r0, #0
 8004e56:	e7f7      	b.n	8004e48 <__swsetup_r+0x98>
 8004e58:	20004020 	.word	0x20004020

08004e5c <_raise_r>:
 8004e5c:	291f      	cmp	r1, #31
 8004e5e:	b538      	push	{r3, r4, r5, lr}
 8004e60:	4605      	mov	r5, r0
 8004e62:	460c      	mov	r4, r1
 8004e64:	d904      	bls.n	8004e70 <_raise_r+0x14>
 8004e66:	2316      	movs	r3, #22
 8004e68:	6003      	str	r3, [r0, #0]
 8004e6a:	f04f 30ff 	mov.w	r0, #4294967295
 8004e6e:	bd38      	pop	{r3, r4, r5, pc}
 8004e70:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8004e72:	b112      	cbz	r2, 8004e7a <_raise_r+0x1e>
 8004e74:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004e78:	b94b      	cbnz	r3, 8004e8e <_raise_r+0x32>
 8004e7a:	4628      	mov	r0, r5
 8004e7c:	f000 f830 	bl	8004ee0 <_getpid_r>
 8004e80:	4622      	mov	r2, r4
 8004e82:	4601      	mov	r1, r0
 8004e84:	4628      	mov	r0, r5
 8004e86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004e8a:	f000 b817 	b.w	8004ebc <_kill_r>
 8004e8e:	2b01      	cmp	r3, #1
 8004e90:	d00a      	beq.n	8004ea8 <_raise_r+0x4c>
 8004e92:	1c59      	adds	r1, r3, #1
 8004e94:	d103      	bne.n	8004e9e <_raise_r+0x42>
 8004e96:	2316      	movs	r3, #22
 8004e98:	6003      	str	r3, [r0, #0]
 8004e9a:	2001      	movs	r0, #1
 8004e9c:	e7e7      	b.n	8004e6e <_raise_r+0x12>
 8004e9e:	2100      	movs	r1, #0
 8004ea0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8004ea4:	4620      	mov	r0, r4
 8004ea6:	4798      	blx	r3
 8004ea8:	2000      	movs	r0, #0
 8004eaa:	e7e0      	b.n	8004e6e <_raise_r+0x12>

08004eac <raise>:
 8004eac:	4b02      	ldr	r3, [pc, #8]	@ (8004eb8 <raise+0xc>)
 8004eae:	4601      	mov	r1, r0
 8004eb0:	6818      	ldr	r0, [r3, #0]
 8004eb2:	f7ff bfd3 	b.w	8004e5c <_raise_r>
 8004eb6:	bf00      	nop
 8004eb8:	20004020 	.word	0x20004020

08004ebc <_kill_r>:
 8004ebc:	b538      	push	{r3, r4, r5, lr}
 8004ebe:	4d07      	ldr	r5, [pc, #28]	@ (8004edc <_kill_r+0x20>)
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	4604      	mov	r4, r0
 8004ec4:	4608      	mov	r0, r1
 8004ec6:	4611      	mov	r1, r2
 8004ec8:	602b      	str	r3, [r5, #0]
 8004eca:	f7fb ff28 	bl	8000d1e <_kill>
 8004ece:	1c43      	adds	r3, r0, #1
 8004ed0:	d102      	bne.n	8004ed8 <_kill_r+0x1c>
 8004ed2:	682b      	ldr	r3, [r5, #0]
 8004ed4:	b103      	cbz	r3, 8004ed8 <_kill_r+0x1c>
 8004ed6:	6023      	str	r3, [r4, #0]
 8004ed8:	bd38      	pop	{r3, r4, r5, pc}
 8004eda:	bf00      	nop
 8004edc:	20008340 	.word	0x20008340

08004ee0 <_getpid_r>:
 8004ee0:	f7fb bf15 	b.w	8000d0e <_getpid>

08004ee4 <_malloc_usable_size_r>:
 8004ee4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004ee8:	1f18      	subs	r0, r3, #4
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	bfbc      	itt	lt
 8004eee:	580b      	ldrlt	r3, [r1, r0]
 8004ef0:	18c0      	addlt	r0, r0, r3
 8004ef2:	4770      	bx	lr

08004ef4 <__swhatbuf_r>:
 8004ef4:	b570      	push	{r4, r5, r6, lr}
 8004ef6:	460c      	mov	r4, r1
 8004ef8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004efc:	2900      	cmp	r1, #0
 8004efe:	b096      	sub	sp, #88	@ 0x58
 8004f00:	4615      	mov	r5, r2
 8004f02:	461e      	mov	r6, r3
 8004f04:	da0d      	bge.n	8004f22 <__swhatbuf_r+0x2e>
 8004f06:	89a3      	ldrh	r3, [r4, #12]
 8004f08:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004f0c:	f04f 0100 	mov.w	r1, #0
 8004f10:	bf14      	ite	ne
 8004f12:	2340      	movne	r3, #64	@ 0x40
 8004f14:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004f18:	2000      	movs	r0, #0
 8004f1a:	6031      	str	r1, [r6, #0]
 8004f1c:	602b      	str	r3, [r5, #0]
 8004f1e:	b016      	add	sp, #88	@ 0x58
 8004f20:	bd70      	pop	{r4, r5, r6, pc}
 8004f22:	466a      	mov	r2, sp
 8004f24:	f000 f848 	bl	8004fb8 <_fstat_r>
 8004f28:	2800      	cmp	r0, #0
 8004f2a:	dbec      	blt.n	8004f06 <__swhatbuf_r+0x12>
 8004f2c:	9901      	ldr	r1, [sp, #4]
 8004f2e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004f32:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004f36:	4259      	negs	r1, r3
 8004f38:	4159      	adcs	r1, r3
 8004f3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004f3e:	e7eb      	b.n	8004f18 <__swhatbuf_r+0x24>

08004f40 <__smakebuf_r>:
 8004f40:	898b      	ldrh	r3, [r1, #12]
 8004f42:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f44:	079d      	lsls	r5, r3, #30
 8004f46:	4606      	mov	r6, r0
 8004f48:	460c      	mov	r4, r1
 8004f4a:	d507      	bpl.n	8004f5c <__smakebuf_r+0x1c>
 8004f4c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004f50:	6023      	str	r3, [r4, #0]
 8004f52:	6123      	str	r3, [r4, #16]
 8004f54:	2301      	movs	r3, #1
 8004f56:	6163      	str	r3, [r4, #20]
 8004f58:	b003      	add	sp, #12
 8004f5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f5c:	ab01      	add	r3, sp, #4
 8004f5e:	466a      	mov	r2, sp
 8004f60:	f7ff ffc8 	bl	8004ef4 <__swhatbuf_r>
 8004f64:	9f00      	ldr	r7, [sp, #0]
 8004f66:	4605      	mov	r5, r0
 8004f68:	4639      	mov	r1, r7
 8004f6a:	4630      	mov	r0, r6
 8004f6c:	f7ff f914 	bl	8004198 <_malloc_r>
 8004f70:	b948      	cbnz	r0, 8004f86 <__smakebuf_r+0x46>
 8004f72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f76:	059a      	lsls	r2, r3, #22
 8004f78:	d4ee      	bmi.n	8004f58 <__smakebuf_r+0x18>
 8004f7a:	f023 0303 	bic.w	r3, r3, #3
 8004f7e:	f043 0302 	orr.w	r3, r3, #2
 8004f82:	81a3      	strh	r3, [r4, #12]
 8004f84:	e7e2      	b.n	8004f4c <__smakebuf_r+0xc>
 8004f86:	89a3      	ldrh	r3, [r4, #12]
 8004f88:	6020      	str	r0, [r4, #0]
 8004f8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f8e:	81a3      	strh	r3, [r4, #12]
 8004f90:	9b01      	ldr	r3, [sp, #4]
 8004f92:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004f96:	b15b      	cbz	r3, 8004fb0 <__smakebuf_r+0x70>
 8004f98:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004f9c:	4630      	mov	r0, r6
 8004f9e:	f000 f81d 	bl	8004fdc <_isatty_r>
 8004fa2:	b128      	cbz	r0, 8004fb0 <__smakebuf_r+0x70>
 8004fa4:	89a3      	ldrh	r3, [r4, #12]
 8004fa6:	f023 0303 	bic.w	r3, r3, #3
 8004faa:	f043 0301 	orr.w	r3, r3, #1
 8004fae:	81a3      	strh	r3, [r4, #12]
 8004fb0:	89a3      	ldrh	r3, [r4, #12]
 8004fb2:	431d      	orrs	r5, r3
 8004fb4:	81a5      	strh	r5, [r4, #12]
 8004fb6:	e7cf      	b.n	8004f58 <__smakebuf_r+0x18>

08004fb8 <_fstat_r>:
 8004fb8:	b538      	push	{r3, r4, r5, lr}
 8004fba:	4d07      	ldr	r5, [pc, #28]	@ (8004fd8 <_fstat_r+0x20>)
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	4604      	mov	r4, r0
 8004fc0:	4608      	mov	r0, r1
 8004fc2:	4611      	mov	r1, r2
 8004fc4:	602b      	str	r3, [r5, #0]
 8004fc6:	f7fb ff0a 	bl	8000dde <_fstat>
 8004fca:	1c43      	adds	r3, r0, #1
 8004fcc:	d102      	bne.n	8004fd4 <_fstat_r+0x1c>
 8004fce:	682b      	ldr	r3, [r5, #0]
 8004fd0:	b103      	cbz	r3, 8004fd4 <_fstat_r+0x1c>
 8004fd2:	6023      	str	r3, [r4, #0]
 8004fd4:	bd38      	pop	{r3, r4, r5, pc}
 8004fd6:	bf00      	nop
 8004fd8:	20008340 	.word	0x20008340

08004fdc <_isatty_r>:
 8004fdc:	b538      	push	{r3, r4, r5, lr}
 8004fde:	4d06      	ldr	r5, [pc, #24]	@ (8004ff8 <_isatty_r+0x1c>)
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	4604      	mov	r4, r0
 8004fe4:	4608      	mov	r0, r1
 8004fe6:	602b      	str	r3, [r5, #0]
 8004fe8:	f7fb ff09 	bl	8000dfe <_isatty>
 8004fec:	1c43      	adds	r3, r0, #1
 8004fee:	d102      	bne.n	8004ff6 <_isatty_r+0x1a>
 8004ff0:	682b      	ldr	r3, [r5, #0]
 8004ff2:	b103      	cbz	r3, 8004ff6 <_isatty_r+0x1a>
 8004ff4:	6023      	str	r3, [r4, #0]
 8004ff6:	bd38      	pop	{r3, r4, r5, pc}
 8004ff8:	20008340 	.word	0x20008340

08004ffc <_init>:
 8004ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ffe:	bf00      	nop
 8005000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005002:	bc08      	pop	{r3}
 8005004:	469e      	mov	lr, r3
 8005006:	4770      	bx	lr

08005008 <_fini>:
 8005008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800500a:	bf00      	nop
 800500c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800500e:	bc08      	pop	{r3}
 8005010:	469e      	mov	lr, r3
 8005012:	4770      	bx	lr
