<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>e1000_regs.h source code [linux-4.14.y/drivers/net/ethernet/intel/igb/e1000_regs.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/drivers/net/ethernet/intel/igb/e1000_regs.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>linux-4.14.y</a>/<a href='../../../..'>drivers</a>/<a href='../../..'>net</a>/<a href='../..'>ethernet</a>/<a href='..'>intel</a>/<a href='./'>igb</a>/<a href='e1000_regs.h.html'>e1000_regs.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* Intel(R) Gigabit Ethernet Linux driver</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright(c) 2007-2014 Intel Corporation.</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * This program is free software; you can redistribute it and/or modify it</i></td></tr>
<tr><th id="5">5</th><td><i> * under the terms and conditions of the GNU General Public License,</i></td></tr>
<tr><th id="6">6</th><td><i> * version 2, as published by the Free Software Foundation.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * This program is distributed in the hope it will be useful, but WITHOUT</i></td></tr>
<tr><th id="9">9</th><td><i> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</i></td></tr>
<tr><th id="10">10</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</i></td></tr>
<tr><th id="11">11</th><td><i> * more details.</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * You should have received a copy of the GNU General Public License along with</i></td></tr>
<tr><th id="14">14</th><td><i> * this program; if not, see &lt;<a href="http://www.gnu.org/licenses/">http://www.gnu.org/licenses/</a>&gt;.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * The full GNU General Public License is included in this distribution in</i></td></tr>
<tr><th id="17">17</th><td><i> * the file called "COPYING".</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * Contact Information:</i></td></tr>
<tr><th id="20">20</th><td><i> * e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</i></td></tr>
<tr><th id="21">21</th><td><i> * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</i></td></tr>
<tr><th id="22">22</th><td><i> */</i></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#<span data-ppcond="24">ifndef</span> <span class="macro" data-ref="_M/_E1000_REGS_H_">_E1000_REGS_H_</span></u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/_E1000_REGS_H_" data-ref="_M/_E1000_REGS_H_">_E1000_REGS_H_</dfn></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL" data-ref="_M/E1000_CTRL">E1000_CTRL</dfn>     0x00000  /* Device Control - RW */</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS" data-ref="_M/E1000_STATUS">E1000_STATUS</dfn>   0x00008  /* Device Status - RO */</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD" data-ref="_M/E1000_EECD">E1000_EECD</dfn>     0x00010  /* EEPROM/Flash Control - RW */</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/E1000_EERD" data-ref="_M/E1000_EERD">E1000_EERD</dfn>     0x00014  /* EEPROM Read - RW */</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT" data-ref="_M/E1000_CTRL_EXT">E1000_CTRL_EXT</dfn> 0x00018  /* Extended Device Control - RW */</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC" data-ref="_M/E1000_MDIC">E1000_MDIC</dfn>     0x00020  /* MDI Control - RW */</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/E1000_MDICNFG" data-ref="_M/E1000_MDICNFG">E1000_MDICNFG</dfn>  0x00E04  /* MDI Config - RW */</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/E1000_SCTL" data-ref="_M/E1000_SCTL">E1000_SCTL</dfn>     0x00024  /* SerDes Control - RW */</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/E1000_FCAL" data-ref="_M/E1000_FCAL">E1000_FCAL</dfn>     0x00028  /* Flow Control Address Low - RW */</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/E1000_FCAH" data-ref="_M/E1000_FCAH">E1000_FCAH</dfn>     0x0002C  /* Flow Control Address High -RW */</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/E1000_FCT" data-ref="_M/E1000_FCT">E1000_FCT</dfn>      0x00030  /* Flow Control Type - RW */</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/E1000_CONNSW" data-ref="_M/E1000_CONNSW">E1000_CONNSW</dfn>   0x00034  /* Copper/Fiber switch control - RW */</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/E1000_VET" data-ref="_M/E1000_VET">E1000_VET</dfn>      0x00038  /* VLAN Ether Type - RW */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/E1000_TSSDP" data-ref="_M/E1000_TSSDP">E1000_TSSDP</dfn>    0x0003C  /* Time Sync SDP Configuration Register - RW */</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR" data-ref="_M/E1000_ICR">E1000_ICR</dfn>      0x000C0  /* Interrupt Cause Read - R/clr */</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/E1000_ITR" data-ref="_M/E1000_ITR">E1000_ITR</dfn>      0x000C4  /* Interrupt Throttling Rate - RW */</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS" data-ref="_M/E1000_ICS">E1000_ICS</dfn>      0x000C8  /* Interrupt Cause Set - WO */</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS" data-ref="_M/E1000_IMS">E1000_IMS</dfn>      0x000D0  /* Interrupt Mask Set - RW */</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/E1000_IMC" data-ref="_M/E1000_IMC">E1000_IMC</dfn>      0x000D8  /* Interrupt Mask Clear - WO */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/E1000_IAM" data-ref="_M/E1000_IAM">E1000_IAM</dfn>      0x000E0  /* Interrupt Acknowledge Auto Mask */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL" data-ref="_M/E1000_RCTL">E1000_RCTL</dfn>     0x00100  /* RX Control - RW */</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/E1000_FCTTV" data-ref="_M/E1000_FCTTV">E1000_FCTTV</dfn>    0x00170  /* Flow Control Transmit Timer Value - RW */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/E1000_TXCW" data-ref="_M/E1000_TXCW">E1000_TXCW</dfn>     0x00178  /* TX Configuration Word - RW */</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/E1000_EICR" data-ref="_M/E1000_EICR">E1000_EICR</dfn>     0x01580  /* Ext. Interrupt Cause Read - R/clr */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/E1000_EITR" data-ref="_M/E1000_EITR">E1000_EITR</dfn>(_n) (0x01680 + (0x4 * (_n)))</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/E1000_EICS" data-ref="_M/E1000_EICS">E1000_EICS</dfn>     0x01520  /* Ext. Interrupt Cause Set - W0 */</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/E1000_EIMS" data-ref="_M/E1000_EIMS">E1000_EIMS</dfn>     0x01524  /* Ext. Interrupt Mask Set/Read - RW */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/E1000_EIMC" data-ref="_M/E1000_EIMC">E1000_EIMC</dfn>     0x01528  /* Ext. Interrupt Mask Clear - WO */</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/E1000_EIAC" data-ref="_M/E1000_EIAC">E1000_EIAC</dfn>     0x0152C  /* Ext. Interrupt Auto Clear - RW */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/E1000_EIAM" data-ref="_M/E1000_EIAM">E1000_EIAM</dfn>     0x01530  /* Ext. Interrupt Ack Auto Clear Mask - RW */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/E1000_GPIE" data-ref="_M/E1000_GPIE">E1000_GPIE</dfn>     0x01514  /* General Purpose Interrupt Enable - RW */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/E1000_IVAR0" data-ref="_M/E1000_IVAR0">E1000_IVAR0</dfn>    0x01700  /* Interrupt Vector Allocation (array) - RW */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/E1000_IVAR_MISC" data-ref="_M/E1000_IVAR_MISC">E1000_IVAR_MISC</dfn> 0x01740 /* IVAR for "other" causes - RW */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL" data-ref="_M/E1000_TCTL">E1000_TCTL</dfn>     0x00400  /* TX Control - RW */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_EXT" data-ref="_M/E1000_TCTL_EXT">E1000_TCTL_EXT</dfn> 0x00404  /* Extended TX Control - RW */</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/E1000_TIPG" data-ref="_M/E1000_TIPG">E1000_TIPG</dfn>     0x00410  /* TX Inter-packet gap -RW */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/E1000_AIT" data-ref="_M/E1000_AIT">E1000_AIT</dfn>      0x00458  /* Adaptive Interframe Spacing Throttle - RW */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL" data-ref="_M/E1000_LEDCTL">E1000_LEDCTL</dfn>   0x00E00  /* LED Control - RW */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDMUX" data-ref="_M/E1000_LEDMUX">E1000_LEDMUX</dfn>   0x08130  /* LED MUX Control */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA" data-ref="_M/E1000_PBA">E1000_PBA</dfn>      0x01000  /* Packet Buffer Allocation - RW */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/E1000_PBS" data-ref="_M/E1000_PBS">E1000_PBS</dfn>      0x01008  /* Packet Buffer Size */</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/E1000_EEMNGCTL" data-ref="_M/E1000_EEMNGCTL">E1000_EEMNGCTL</dfn> 0x01010  /* MNG EEprom Control */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/E1000_EEMNGCTL_I210" data-ref="_M/E1000_EEMNGCTL_I210">E1000_EEMNGCTL_I210</dfn> 0x12030  /* MNG EEprom Control */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/E1000_EEARBC_I210" data-ref="_M/E1000_EEARBC_I210">E1000_EEARBC_I210</dfn> 0x12024  /* EEPROM Auto Read Bus Control */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/E1000_EEWR" data-ref="_M/E1000_EEWR">E1000_EEWR</dfn>     0x0102C  /* EEPROM Write Register - RW */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/E1000_I2CCMD" data-ref="_M/E1000_I2CCMD">E1000_I2CCMD</dfn>   0x01028  /* SFPI2C Command Register - RW */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/E1000_FRTIMER" data-ref="_M/E1000_FRTIMER">E1000_FRTIMER</dfn>  0x01048  /* Free Running Timer - RW */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/E1000_TCPTIMER" data-ref="_M/E1000_TCPTIMER">E1000_TCPTIMER</dfn> 0x0104C  /* TCP Timer - RW */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTL" data-ref="_M/E1000_FCRTL">E1000_FCRTL</dfn>    0x02160  /* Flow Control Receive Threshold Low - RW */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTH" data-ref="_M/E1000_FCRTH">E1000_FCRTH</dfn>    0x02168  /* Flow Control Receive Threshold High - RW */</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTV" data-ref="_M/E1000_FCRTV">E1000_FCRTV</dfn>    0x02460  /* Flow Control Refresh Timer Value - RW */</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/E1000_I2CPARAMS" data-ref="_M/E1000_I2CPARAMS">E1000_I2CPARAMS</dfn>        0x0102C /* SFPI2C Parameters Register - RW */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/E1000_I2CBB_EN" data-ref="_M/E1000_I2CBB_EN">E1000_I2CBB_EN</dfn>      0x00000100  /* I2C - Bit Bang Enable */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/E1000_I2C_CLK_OUT" data-ref="_M/E1000_I2C_CLK_OUT">E1000_I2C_CLK_OUT</dfn>   0x00000200  /* I2C- Clock */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/E1000_I2C_DATA_OUT" data-ref="_M/E1000_I2C_DATA_OUT">E1000_I2C_DATA_OUT</dfn>  0x00000400  /* I2C- Data Out */</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/E1000_I2C_DATA_OE_N" data-ref="_M/E1000_I2C_DATA_OE_N">E1000_I2C_DATA_OE_N</dfn> 0x00000800  /* I2C- Data Output Enable */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/E1000_I2C_DATA_IN" data-ref="_M/E1000_I2C_DATA_IN">E1000_I2C_DATA_IN</dfn>   0x00001000  /* I2C- Data In */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/E1000_I2C_CLK_OE_N" data-ref="_M/E1000_I2C_CLK_OE_N">E1000_I2C_CLK_OE_N</dfn>  0x00002000  /* I2C- Clock Output Enable */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/E1000_I2C_CLK_IN" data-ref="_M/E1000_I2C_CLK_IN">E1000_I2C_CLK_IN</dfn>    0x00004000  /* I2C- Clock In */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/E1000_MPHY_ADDR_CTRL" data-ref="_M/E1000_MPHY_ADDR_CTRL">E1000_MPHY_ADDR_CTRL</dfn>	0x0024 /* GbE MPHY Address Control */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/E1000_MPHY_DATA" data-ref="_M/E1000_MPHY_DATA">E1000_MPHY_DATA</dfn>		0x0E10 /* GBE MPHY Data */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/E1000_MPHY_STAT" data-ref="_M/E1000_MPHY_STAT">E1000_MPHY_STAT</dfn>		0x0E0C /* GBE MPHY Statistics */</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><i>/* IEEE 1588 TIMESYNCH */</i></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCTL" data-ref="_M/E1000_TSYNCRXCTL">E1000_TSYNCRXCTL</dfn> 0x0B620 /* Rx Time Sync Control register - RW */</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCTXCTL" data-ref="_M/E1000_TSYNCTXCTL">E1000_TSYNCTXCTL</dfn> 0x0B614 /* Tx Time Sync Control register - RW */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCFG" data-ref="_M/E1000_TSYNCRXCFG">E1000_TSYNCRXCFG</dfn> 0x05F50 /* Time Sync Rx Configuration - RW */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/E1000_RXSTMPL" data-ref="_M/E1000_RXSTMPL">E1000_RXSTMPL</dfn>    0x0B624 /* Rx timestamp Low - RO */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/E1000_RXSTMPH" data-ref="_M/E1000_RXSTMPH">E1000_RXSTMPH</dfn>    0x0B628 /* Rx timestamp High - RO */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/E1000_RXSATRL" data-ref="_M/E1000_RXSATRL">E1000_RXSATRL</dfn>    0x0B62C /* Rx timestamp attribute low - RO */</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/E1000_RXSATRH" data-ref="_M/E1000_RXSATRH">E1000_RXSATRH</dfn>    0x0B630 /* Rx timestamp attribute high - RO */</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/E1000_TXSTMPL" data-ref="_M/E1000_TXSTMPL">E1000_TXSTMPL</dfn>    0x0B618 /* Tx timestamp value Low - RO */</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/E1000_TXSTMPH" data-ref="_M/E1000_TXSTMPH">E1000_TXSTMPH</dfn>    0x0B61C /* Tx timestamp value High - RO */</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/E1000_SYSTIML" data-ref="_M/E1000_SYSTIML">E1000_SYSTIML</dfn>    0x0B600 /* System time register Low - RO */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/E1000_SYSTIMH" data-ref="_M/E1000_SYSTIMH">E1000_SYSTIMH</dfn>    0x0B604 /* System time register High - RO */</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/E1000_TIMINCA" data-ref="_M/E1000_TIMINCA">E1000_TIMINCA</dfn>    0x0B608 /* Increment attributes register - RW */</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/E1000_TSAUXC" data-ref="_M/E1000_TSAUXC">E1000_TSAUXC</dfn>     0x0B640 /* Timesync Auxiliary Control register */</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/E1000_TRGTTIML0" data-ref="_M/E1000_TRGTTIML0">E1000_TRGTTIML0</dfn>  0x0B644 /* Target Time Register 0 Low  - RW */</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/E1000_TRGTTIMH0" data-ref="_M/E1000_TRGTTIMH0">E1000_TRGTTIMH0</dfn>  0x0B648 /* Target Time Register 0 High - RW */</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/E1000_TRGTTIML1" data-ref="_M/E1000_TRGTTIML1">E1000_TRGTTIML1</dfn>  0x0B64C /* Target Time Register 1 Low  - RW */</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/E1000_TRGTTIMH1" data-ref="_M/E1000_TRGTTIMH1">E1000_TRGTTIMH1</dfn>  0x0B650 /* Target Time Register 1 High - RW */</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/E1000_FREQOUT0" data-ref="_M/E1000_FREQOUT0">E1000_FREQOUT0</dfn>   0x0B654 /* Frequency Out 0 Control Register - RW */</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/E1000_FREQOUT1" data-ref="_M/E1000_FREQOUT1">E1000_FREQOUT1</dfn>   0x0B658 /* Frequency Out 1 Control Register - RW */</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/E1000_AUXSTMPL0" data-ref="_M/E1000_AUXSTMPL0">E1000_AUXSTMPL0</dfn>  0x0B65C /* Auxiliary Time Stamp 0 Register Low  - RO */</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/E1000_AUXSTMPH0" data-ref="_M/E1000_AUXSTMPH0">E1000_AUXSTMPH0</dfn>  0x0B660 /* Auxiliary Time Stamp 0 Register High - RO */</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/E1000_AUXSTMPL1" data-ref="_M/E1000_AUXSTMPL1">E1000_AUXSTMPL1</dfn>  0x0B664 /* Auxiliary Time Stamp 1 Register Low  - RO */</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/E1000_AUXSTMPH1" data-ref="_M/E1000_AUXSTMPH1">E1000_AUXSTMPH1</dfn>  0x0B668 /* Auxiliary Time Stamp 1 Register High - RO */</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/E1000_SYSTIMR" data-ref="_M/E1000_SYSTIMR">E1000_SYSTIMR</dfn>    0x0B6F8 /* System time register Residue */</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/E1000_TSICR" data-ref="_M/E1000_TSICR">E1000_TSICR</dfn>      0x0B66C /* Interrupt Cause Register */</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/E1000_TSIM" data-ref="_M/E1000_TSIM">E1000_TSIM</dfn>       0x0B674 /* Interrupt Mask Register */</u></td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><i>/* Filtering Registers */</i></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/E1000_SAQF" data-ref="_M/E1000_SAQF">E1000_SAQF</dfn>(_n) (0x5980 + 4 * (_n))</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/E1000_DAQF" data-ref="_M/E1000_DAQF">E1000_DAQF</dfn>(_n) (0x59A0 + 4 * (_n))</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/E1000_SPQF" data-ref="_M/E1000_SPQF">E1000_SPQF</dfn>(_n) (0x59C0 + 4 * (_n))</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/E1000_FTQF" data-ref="_M/E1000_FTQF">E1000_FTQF</dfn>(_n) (0x59E0 + 4 * (_n))</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/E1000_SAQF0" data-ref="_M/E1000_SAQF0">E1000_SAQF0</dfn> E1000_SAQF(0)</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/E1000_DAQF0" data-ref="_M/E1000_DAQF0">E1000_DAQF0</dfn> E1000_DAQF(0)</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/E1000_SPQF0" data-ref="_M/E1000_SPQF0">E1000_SPQF0</dfn> E1000_SPQF(0)</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/E1000_FTQF0" data-ref="_M/E1000_FTQF0">E1000_FTQF0</dfn> E1000_FTQF(0)</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/E1000_SYNQF" data-ref="_M/E1000_SYNQF">E1000_SYNQF</dfn>(_n) (0x055FC + (4 * (_n))) /* SYN Packet Queue Fltr */</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/E1000_ETQF" data-ref="_M/E1000_ETQF">E1000_ETQF</dfn>(_n)  (0x05CB0 + (4 * (_n))) /* EType Queue Fltr */</u></td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/E1000_RQDPC" data-ref="_M/E1000_RQDPC">E1000_RQDPC</dfn>(_n) (0x0C030 + ((_n) * 0x40))</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><i>/* DMA Coalescing registers */</i></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/E1000_DMACR" data-ref="_M/E1000_DMACR">E1000_DMACR</dfn>	0x02508 /* Control Register */</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/E1000_DMCTXTH" data-ref="_M/E1000_DMCTXTH">E1000_DMCTXTH</dfn>	0x03550 /* Transmit Threshold */</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/E1000_DMCTLX" data-ref="_M/E1000_DMCTLX">E1000_DMCTLX</dfn>	0x02514 /* Time to Lx Request */</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/E1000_DMCRTRH" data-ref="_M/E1000_DMCRTRH">E1000_DMCRTRH</dfn>	0x05DD0 /* Receive Packet Rate Threshold */</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/E1000_DMCCNT" data-ref="_M/E1000_DMCCNT">E1000_DMCCNT</dfn>	0x05DD4 /* Current Rx Count */</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTC" data-ref="_M/E1000_FCRTC">E1000_FCRTC</dfn>	0x02170 /* Flow Control Rx high watermark */</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/E1000_PCIEMISC" data-ref="_M/E1000_PCIEMISC">E1000_PCIEMISC</dfn>	0x05BB8 /* PCIE misc config register */</u></td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><i>/* TX Rate Limit Registers */</i></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTDQSEL" data-ref="_M/E1000_RTTDQSEL">E1000_RTTDQSEL</dfn>	0x3604 /* Tx Desc Plane Queue Select - WO */</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTBCNRM" data-ref="_M/E1000_RTTBCNRM">E1000_RTTBCNRM</dfn>	0x3690 /* Tx BCN Rate-scheduler MMW */</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/E1000_RTTBCNRC" data-ref="_M/E1000_RTTBCNRC">E1000_RTTBCNRC</dfn>	0x36B0 /* Tx BCN Rate-Scheduler Config - WO */</u></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><i>/* Split and Replication RX Control - RW */</i></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/E1000_RXPBS" data-ref="_M/E1000_RXPBS">E1000_RXPBS</dfn>	0x02404 /* Rx Packet Buffer Size - RW */</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><i>/* Thermal sensor configuration and status registers */</i></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/E1000_THMJT" data-ref="_M/E1000_THMJT">E1000_THMJT</dfn>	0x08100 /* Junction Temperature */</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/E1000_THLOWTC" data-ref="_M/E1000_THLOWTC">E1000_THLOWTC</dfn>	0x08104 /* Low Threshold Control */</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/E1000_THMIDTC" data-ref="_M/E1000_THMIDTC">E1000_THMIDTC</dfn>	0x08108 /* Mid Threshold Control */</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/E1000_THHIGHTC" data-ref="_M/E1000_THHIGHTC">E1000_THHIGHTC</dfn>	0x0810C /* High Threshold Control */</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/E1000_THSTAT" data-ref="_M/E1000_THSTAT">E1000_THSTAT</dfn>	0x08110 /* Thermal Sensor Status */</u></td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><i>/* Convenience macros</i></td></tr>
<tr><th id="157">157</th><td><i> *</i></td></tr>
<tr><th id="158">158</th><td><i> * Note: "_n" is the queue number of the register to be written to.</i></td></tr>
<tr><th id="159">159</th><td><i> *</i></td></tr>
<tr><th id="160">160</th><td><i> * Example usage:</i></td></tr>
<tr><th id="161">161</th><td><i> * E1000_RDBAL_REG(current_rx_queue)</i></td></tr>
<tr><th id="162">162</th><td><i> */</i></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/E1000_RDBAL" data-ref="_M/E1000_RDBAL">E1000_RDBAL</dfn>(_n)   ((_n) &lt; 4 ? (0x02800 + ((_n) * 0x100)) \</u></td></tr>
<tr><th id="164">164</th><td><u>				    : (0x0C000 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/E1000_RDBAH" data-ref="_M/E1000_RDBAH">E1000_RDBAH</dfn>(_n)   ((_n) &lt; 4 ? (0x02804 + ((_n) * 0x100)) \</u></td></tr>
<tr><th id="166">166</th><td><u>				    : (0x0C004 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/E1000_RDLEN" data-ref="_M/E1000_RDLEN">E1000_RDLEN</dfn>(_n)   ((_n) &lt; 4 ? (0x02808 + ((_n) * 0x100)) \</u></td></tr>
<tr><th id="168">168</th><td><u>				    : (0x0C008 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/E1000_SRRCTL" data-ref="_M/E1000_SRRCTL">E1000_SRRCTL</dfn>(_n)  ((_n) &lt; 4 ? (0x0280C + ((_n) * 0x100)) \</u></td></tr>
<tr><th id="170">170</th><td><u>				    : (0x0C00C + ((_n) * 0x40)))</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/E1000_RDH" data-ref="_M/E1000_RDH">E1000_RDH</dfn>(_n)     ((_n) &lt; 4 ? (0x02810 + ((_n) * 0x100)) \</u></td></tr>
<tr><th id="172">172</th><td><u>				    : (0x0C010 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/E1000_RDT" data-ref="_M/E1000_RDT">E1000_RDT</dfn>(_n)     ((_n) &lt; 4 ? (0x02818 + ((_n) * 0x100)) \</u></td></tr>
<tr><th id="174">174</th><td><u>				    : (0x0C018 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDCTL" data-ref="_M/E1000_RXDCTL">E1000_RXDCTL</dfn>(_n)  ((_n) &lt; 4 ? (0x02828 + ((_n) * 0x100)) \</u></td></tr>
<tr><th id="176">176</th><td><u>				    : (0x0C028 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/E1000_TDBAL" data-ref="_M/E1000_TDBAL">E1000_TDBAL</dfn>(_n)   ((_n) &lt; 4 ? (0x03800 + ((_n) * 0x100)) \</u></td></tr>
<tr><th id="178">178</th><td><u>				    : (0x0E000 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/E1000_TDBAH" data-ref="_M/E1000_TDBAH">E1000_TDBAH</dfn>(_n)   ((_n) &lt; 4 ? (0x03804 + ((_n) * 0x100)) \</u></td></tr>
<tr><th id="180">180</th><td><u>				    : (0x0E004 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/E1000_TDLEN" data-ref="_M/E1000_TDLEN">E1000_TDLEN</dfn>(_n)   ((_n) &lt; 4 ? (0x03808 + ((_n) * 0x100)) \</u></td></tr>
<tr><th id="182">182</th><td><u>				    : (0x0E008 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/E1000_TDH" data-ref="_M/E1000_TDH">E1000_TDH</dfn>(_n)     ((_n) &lt; 4 ? (0x03810 + ((_n) * 0x100)) \</u></td></tr>
<tr><th id="184">184</th><td><u>				    : (0x0E010 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/E1000_TDT" data-ref="_M/E1000_TDT">E1000_TDT</dfn>(_n)     ((_n) &lt; 4 ? (0x03818 + ((_n) * 0x100)) \</u></td></tr>
<tr><th id="186">186</th><td><u>				    : (0x0E018 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL" data-ref="_M/E1000_TXDCTL">E1000_TXDCTL</dfn>(_n)  ((_n) &lt; 4 ? (0x03828 + ((_n) * 0x100)) \</u></td></tr>
<tr><th id="188">188</th><td><u>				    : (0x0E028 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCTL" data-ref="_M/E1000_RXCTL">E1000_RXCTL</dfn>(_n)	  ((_n) &lt; 4 ? (0x02814 + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="190">190</th><td><u>				      (0x0C014 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_RXCTRL" data-ref="_M/E1000_DCA_RXCTRL">E1000_DCA_RXCTRL</dfn>(_n)	E1000_RXCTL(_n)</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/E1000_TXCTL" data-ref="_M/E1000_TXCTL">E1000_TXCTL</dfn>(_n)   ((_n) &lt; 4 ? (0x03814 + ((_n) * 0x100)) : \</u></td></tr>
<tr><th id="193">193</th><td><u>				      (0x0E014 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_TXCTRL" data-ref="_M/E1000_DCA_TXCTRL">E1000_DCA_TXCTRL</dfn>(_n) E1000_TXCTL(_n)</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/E1000_TDWBAL" data-ref="_M/E1000_TDWBAL">E1000_TDWBAL</dfn>(_n)  ((_n) &lt; 4 ? (0x03838 + ((_n) * 0x100)) \</u></td></tr>
<tr><th id="196">196</th><td><u>				    : (0x0E038 + ((_n) * 0x40)))</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/E1000_TDWBAH" data-ref="_M/E1000_TDWBAH">E1000_TDWBAH</dfn>(_n)  ((_n) &lt; 4 ? (0x0383C + ((_n) * 0x100)) \</u></td></tr>
<tr><th id="198">198</th><td><u>				    : (0x0E03C + ((_n) * 0x40)))</u></td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/E1000_RXPBS" data-ref="_M/E1000_RXPBS">E1000_RXPBS</dfn>	0x02404  /* Rx Packet Buffer Size - RW */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/E1000_TXPBS" data-ref="_M/E1000_TXPBS">E1000_TXPBS</dfn>	0x03404  /* Tx Packet Buffer Size - RW */</u></td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/E1000_TDFH" data-ref="_M/E1000_TDFH">E1000_TDFH</dfn>     0x03410  /* TX Data FIFO Head - RW */</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/E1000_TDFT" data-ref="_M/E1000_TDFT">E1000_TDFT</dfn>     0x03418  /* TX Data FIFO Tail - RW */</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/E1000_TDFHS" data-ref="_M/E1000_TDFHS">E1000_TDFHS</dfn>    0x03420  /* TX Data FIFO Head Saved - RW */</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/E1000_TDFPC" data-ref="_M/E1000_TDFPC">E1000_TDFPC</dfn>    0x03430  /* TX Data FIFO Packet Count - RW */</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/E1000_DTXCTL" data-ref="_M/E1000_DTXCTL">E1000_DTXCTL</dfn>   0x03590  /* DMA TX Control - RW */</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/E1000_CRCERRS" data-ref="_M/E1000_CRCERRS">E1000_CRCERRS</dfn>  0x04000  /* CRC Error Count - R/clr */</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/E1000_ALGNERRC" data-ref="_M/E1000_ALGNERRC">E1000_ALGNERRC</dfn> 0x04004  /* Alignment Error Count - R/clr */</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/E1000_SYMERRS" data-ref="_M/E1000_SYMERRS">E1000_SYMERRS</dfn>  0x04008  /* Symbol Error Count - R/clr */</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/E1000_RXERRC" data-ref="_M/E1000_RXERRC">E1000_RXERRC</dfn>   0x0400C  /* Receive Error Count - R/clr */</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/E1000_MPC" data-ref="_M/E1000_MPC">E1000_MPC</dfn>      0x04010  /* Missed Packet Count - R/clr */</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/E1000_SCC" data-ref="_M/E1000_SCC">E1000_SCC</dfn>      0x04014  /* Single Collision Count - R/clr */</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/E1000_ECOL" data-ref="_M/E1000_ECOL">E1000_ECOL</dfn>     0x04018  /* Excessive Collision Count - R/clr */</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/E1000_MCC" data-ref="_M/E1000_MCC">E1000_MCC</dfn>      0x0401C  /* Multiple Collision Count - R/clr */</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/E1000_LATECOL" data-ref="_M/E1000_LATECOL">E1000_LATECOL</dfn>  0x04020  /* Late Collision Count - R/clr */</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/E1000_COLC" data-ref="_M/E1000_COLC">E1000_COLC</dfn>     0x04028  /* Collision Count - R/clr */</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/E1000_DC" data-ref="_M/E1000_DC">E1000_DC</dfn>       0x04030  /* Defer Count - R/clr */</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/E1000_TNCRS" data-ref="_M/E1000_TNCRS">E1000_TNCRS</dfn>    0x04034  /* TX-No CRS - R/clr */</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/E1000_SEC" data-ref="_M/E1000_SEC">E1000_SEC</dfn>      0x04038  /* Sequence Error Count - R/clr */</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/E1000_CEXTERR" data-ref="_M/E1000_CEXTERR">E1000_CEXTERR</dfn>  0x0403C  /* Carrier Extension Error Count - R/clr */</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/E1000_RLEC" data-ref="_M/E1000_RLEC">E1000_RLEC</dfn>     0x04040  /* Receive Length Error Count - R/clr */</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/E1000_XONRXC" data-ref="_M/E1000_XONRXC">E1000_XONRXC</dfn>   0x04048  /* XON RX Count - R/clr */</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/E1000_XONTXC" data-ref="_M/E1000_XONTXC">E1000_XONTXC</dfn>   0x0404C  /* XON TX Count - R/clr */</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/E1000_XOFFRXC" data-ref="_M/E1000_XOFFRXC">E1000_XOFFRXC</dfn>  0x04050  /* XOFF RX Count - R/clr */</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/E1000_XOFFTXC" data-ref="_M/E1000_XOFFTXC">E1000_XOFFTXC</dfn>  0x04054  /* XOFF TX Count - R/clr */</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRUC" data-ref="_M/E1000_FCRUC">E1000_FCRUC</dfn>    0x04058  /* Flow Control RX Unsupported Count- R/clr */</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/E1000_PRC64" data-ref="_M/E1000_PRC64">E1000_PRC64</dfn>    0x0405C  /* Packets RX (64 bytes) - R/clr */</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/E1000_PRC127" data-ref="_M/E1000_PRC127">E1000_PRC127</dfn>   0x04060  /* Packets RX (65-127 bytes) - R/clr */</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/E1000_PRC255" data-ref="_M/E1000_PRC255">E1000_PRC255</dfn>   0x04064  /* Packets RX (128-255 bytes) - R/clr */</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/E1000_PRC511" data-ref="_M/E1000_PRC511">E1000_PRC511</dfn>   0x04068  /* Packets RX (255-511 bytes) - R/clr */</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/E1000_PRC1023" data-ref="_M/E1000_PRC1023">E1000_PRC1023</dfn>  0x0406C  /* Packets RX (512-1023 bytes) - R/clr */</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/E1000_PRC1522" data-ref="_M/E1000_PRC1522">E1000_PRC1522</dfn>  0x04070  /* Packets RX (1024-1522 bytes) - R/clr */</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/E1000_GPRC" data-ref="_M/E1000_GPRC">E1000_GPRC</dfn>     0x04074  /* Good Packets RX Count - R/clr */</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/E1000_BPRC" data-ref="_M/E1000_BPRC">E1000_BPRC</dfn>     0x04078  /* Broadcast Packets RX Count - R/clr */</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/E1000_MPRC" data-ref="_M/E1000_MPRC">E1000_MPRC</dfn>     0x0407C  /* Multicast Packets RX Count - R/clr */</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/E1000_GPTC" data-ref="_M/E1000_GPTC">E1000_GPTC</dfn>     0x04080  /* Good Packets TX Count - R/clr */</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/E1000_GORCL" data-ref="_M/E1000_GORCL">E1000_GORCL</dfn>    0x04088  /* Good Octets RX Count Low - R/clr */</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/E1000_GORCH" data-ref="_M/E1000_GORCH">E1000_GORCH</dfn>    0x0408C  /* Good Octets RX Count High - R/clr */</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/E1000_GOTCL" data-ref="_M/E1000_GOTCL">E1000_GOTCL</dfn>    0x04090  /* Good Octets TX Count Low - R/clr */</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/E1000_GOTCH" data-ref="_M/E1000_GOTCH">E1000_GOTCH</dfn>    0x04094  /* Good Octets TX Count High - R/clr */</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/E1000_RNBC" data-ref="_M/E1000_RNBC">E1000_RNBC</dfn>     0x040A0  /* RX No Buffers Count - R/clr */</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/E1000_RUC" data-ref="_M/E1000_RUC">E1000_RUC</dfn>      0x040A4  /* RX Undersize Count - R/clr */</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/E1000_RFC" data-ref="_M/E1000_RFC">E1000_RFC</dfn>      0x040A8  /* RX Fragment Count - R/clr */</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/E1000_ROC" data-ref="_M/E1000_ROC">E1000_ROC</dfn>      0x040AC  /* RX Oversize Count - R/clr */</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/E1000_RJC" data-ref="_M/E1000_RJC">E1000_RJC</dfn>      0x040B0  /* RX Jabber Count - R/clr */</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/E1000_MGTPRC" data-ref="_M/E1000_MGTPRC">E1000_MGTPRC</dfn>   0x040B4  /* Management Packets RX Count - R/clr */</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/E1000_MGTPDC" data-ref="_M/E1000_MGTPDC">E1000_MGTPDC</dfn>   0x040B8  /* Management Packets Dropped Count - R/clr */</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/E1000_MGTPTC" data-ref="_M/E1000_MGTPTC">E1000_MGTPTC</dfn>   0x040BC  /* Management Packets TX Count - R/clr */</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/E1000_TORL" data-ref="_M/E1000_TORL">E1000_TORL</dfn>     0x040C0  /* Total Octets RX Low - R/clr */</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/E1000_TORH" data-ref="_M/E1000_TORH">E1000_TORH</dfn>     0x040C4  /* Total Octets RX High - R/clr */</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/E1000_TOTL" data-ref="_M/E1000_TOTL">E1000_TOTL</dfn>     0x040C8  /* Total Octets TX Low - R/clr */</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/E1000_TOTH" data-ref="_M/E1000_TOTH">E1000_TOTH</dfn>     0x040CC  /* Total Octets TX High - R/clr */</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/E1000_TPR" data-ref="_M/E1000_TPR">E1000_TPR</dfn>      0x040D0  /* Total Packets RX - R/clr */</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/E1000_TPT" data-ref="_M/E1000_TPT">E1000_TPT</dfn>      0x040D4  /* Total Packets TX - R/clr */</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/E1000_PTC64" data-ref="_M/E1000_PTC64">E1000_PTC64</dfn>    0x040D8  /* Packets TX (64 bytes) - R/clr */</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/E1000_PTC127" data-ref="_M/E1000_PTC127">E1000_PTC127</dfn>   0x040DC  /* Packets TX (65-127 bytes) - R/clr */</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/E1000_PTC255" data-ref="_M/E1000_PTC255">E1000_PTC255</dfn>   0x040E0  /* Packets TX (128-255 bytes) - R/clr */</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/E1000_PTC511" data-ref="_M/E1000_PTC511">E1000_PTC511</dfn>   0x040E4  /* Packets TX (256-511 bytes) - R/clr */</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/E1000_PTC1023" data-ref="_M/E1000_PTC1023">E1000_PTC1023</dfn>  0x040E8  /* Packets TX (512-1023 bytes) - R/clr */</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/E1000_PTC1522" data-ref="_M/E1000_PTC1522">E1000_PTC1522</dfn>  0x040EC  /* Packets TX (1024-1522 Bytes) - R/clr */</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/E1000_MPTC" data-ref="_M/E1000_MPTC">E1000_MPTC</dfn>     0x040F0  /* Multicast Packets TX Count - R/clr */</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/E1000_BPTC" data-ref="_M/E1000_BPTC">E1000_BPTC</dfn>     0x040F4  /* Broadcast Packets TX Count - R/clr */</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/E1000_TSCTC" data-ref="_M/E1000_TSCTC">E1000_TSCTC</dfn>    0x040F8  /* TCP Segmentation Context TX - R/clr */</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/E1000_TSCTFC" data-ref="_M/E1000_TSCTFC">E1000_TSCTFC</dfn>   0x040FC  /* TCP Segmentation Context TX Fail - R/clr */</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/E1000_IAC" data-ref="_M/E1000_IAC">E1000_IAC</dfn>      0x04100  /* Interrupt Assertion Count */</u></td></tr>
<tr><th id="267">267</th><td><i>/* Interrupt Cause Rx Packet Timer Expire Count */</i></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/E1000_ICRXPTC" data-ref="_M/E1000_ICRXPTC">E1000_ICRXPTC</dfn>  0x04104</u></td></tr>
<tr><th id="269">269</th><td><i>/* Interrupt Cause Rx Absolute Timer Expire Count */</i></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/E1000_ICRXATC" data-ref="_M/E1000_ICRXATC">E1000_ICRXATC</dfn>  0x04108</u></td></tr>
<tr><th id="271">271</th><td><i>/* Interrupt Cause Tx Packet Timer Expire Count */</i></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/E1000_ICTXPTC" data-ref="_M/E1000_ICTXPTC">E1000_ICTXPTC</dfn>  0x0410C</u></td></tr>
<tr><th id="273">273</th><td><i>/* Interrupt Cause Tx Absolute Timer Expire Count */</i></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/E1000_ICTXATC" data-ref="_M/E1000_ICTXATC">E1000_ICTXATC</dfn>  0x04110</u></td></tr>
<tr><th id="275">275</th><td><i>/* Interrupt Cause Tx Queue Empty Count */</i></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/E1000_ICTXQEC" data-ref="_M/E1000_ICTXQEC">E1000_ICTXQEC</dfn>  0x04118</u></td></tr>
<tr><th id="277">277</th><td><i>/* Interrupt Cause Tx Queue Minimum Threshold Count */</i></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/E1000_ICTXQMTC" data-ref="_M/E1000_ICTXQMTC">E1000_ICTXQMTC</dfn> 0x0411C</u></td></tr>
<tr><th id="279">279</th><td><i>/* Interrupt Cause Rx Descriptor Minimum Threshold Count */</i></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/E1000_ICRXDMTC" data-ref="_M/E1000_ICRXDMTC">E1000_ICRXDMTC</dfn> 0x04120</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/E1000_ICRXOC" data-ref="_M/E1000_ICRXOC">E1000_ICRXOC</dfn>   0x04124  /* Interrupt Cause Receiver Overrun Count */</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_CFG0" data-ref="_M/E1000_PCS_CFG0">E1000_PCS_CFG0</dfn>    0x04200  /* PCS Configuration 0 - RW */</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LCTL" data-ref="_M/E1000_PCS_LCTL">E1000_PCS_LCTL</dfn>    0x04208  /* PCS Link Control - RW */</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LSTAT" data-ref="_M/E1000_PCS_LSTAT">E1000_PCS_LSTAT</dfn>   0x0420C  /* PCS Link Status - RO */</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/E1000_CBTMPC" data-ref="_M/E1000_CBTMPC">E1000_CBTMPC</dfn>      0x0402C  /* Circuit Breaker TX Packet Count */</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/E1000_HTDPMC" data-ref="_M/E1000_HTDPMC">E1000_HTDPMC</dfn>      0x0403C  /* Host Transmit Discarded Packets */</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/E1000_CBRMPC" data-ref="_M/E1000_CBRMPC">E1000_CBRMPC</dfn>      0x040FC  /* Circuit Breaker RX Packet Count */</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/E1000_RPTHC" data-ref="_M/E1000_RPTHC">E1000_RPTHC</dfn>       0x04104  /* Rx Packets To Host */</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/E1000_HGPTC" data-ref="_M/E1000_HGPTC">E1000_HGPTC</dfn>       0x04118  /* Host Good Packets TX Count */</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/E1000_HTCBDPC" data-ref="_M/E1000_HTCBDPC">E1000_HTCBDPC</dfn>     0x04124  /* Host TX Circuit Breaker Dropped Count */</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/E1000_HGORCL" data-ref="_M/E1000_HGORCL">E1000_HGORCL</dfn>      0x04128  /* Host Good Octets Received Count Low */</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/E1000_HGORCH" data-ref="_M/E1000_HGORCH">E1000_HGORCH</dfn>      0x0412C  /* Host Good Octets Received Count High */</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/E1000_HGOTCL" data-ref="_M/E1000_HGOTCL">E1000_HGOTCL</dfn>      0x04130  /* Host Good Octets Transmit Count Low */</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/E1000_HGOTCH" data-ref="_M/E1000_HGOTCH">E1000_HGOTCH</dfn>      0x04134  /* Host Good Octets Transmit Count High */</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/E1000_LENERRS" data-ref="_M/E1000_LENERRS">E1000_LENERRS</dfn>     0x04138  /* Length Errors Count */</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/E1000_SCVPC" data-ref="_M/E1000_SCVPC">E1000_SCVPC</dfn>       0x04228  /* SerDes/SGMII Code Violation Pkt Count */</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_ANADV" data-ref="_M/E1000_PCS_ANADV">E1000_PCS_ANADV</dfn>   0x04218  /* AN advertisement - RW */</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LPAB" data-ref="_M/E1000_PCS_LPAB">E1000_PCS_LPAB</dfn>    0x0421C  /* Link Partner Ability - RW */</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_NPTX" data-ref="_M/E1000_PCS_NPTX">E1000_PCS_NPTX</dfn>    0x04220  /* AN Next Page Transmit - RW */</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LPABNP" data-ref="_M/E1000_PCS_LPABNP">E1000_PCS_LPABNP</dfn>  0x04224  /* Link Partner Ability Next Page - RW */</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCSUM" data-ref="_M/E1000_RXCSUM">E1000_RXCSUM</dfn>   0x05000  /* RX Checksum Control - RW */</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/E1000_RLPML" data-ref="_M/E1000_RLPML">E1000_RLPML</dfn>    0x05004  /* RX Long Packet Max Length */</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL" data-ref="_M/E1000_RFCTL">E1000_RFCTL</dfn>    0x05008  /* Receive Filter Control*/</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/E1000_MTA" data-ref="_M/E1000_MTA">E1000_MTA</dfn>      0x05200  /* Multicast Table Array - RW Array */</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/E1000_RA" data-ref="_M/E1000_RA">E1000_RA</dfn>       0x05400  /* Receive Address - RW Array */</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/E1000_RA2" data-ref="_M/E1000_RA2">E1000_RA2</dfn>      0x054E0  /* 2nd half of Rx address array - RW Array */</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRTYPE" data-ref="_M/E1000_PSRTYPE">E1000_PSRTYPE</dfn>(_i)       (0x05480 + ((_i) * 4))</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/E1000_RAL" data-ref="_M/E1000_RAL">E1000_RAL</dfn>(_i)  (((_i) &lt;= 15) ? (0x05400 + ((_i) * 8)) : \</u></td></tr>
<tr><th id="309">309</th><td><u>					(0x054E0 + ((_i - 16) * 8)))</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/E1000_RAH" data-ref="_M/E1000_RAH">E1000_RAH</dfn>(_i)  (((_i) &lt;= 15) ? (0x05404 + ((_i) * 8)) : \</u></td></tr>
<tr><th id="311">311</th><td><u>					(0x054E4 + ((_i - 16) * 8)))</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/E1000_VLAPQF" data-ref="_M/E1000_VLAPQF">E1000_VLAPQF</dfn>	0x055B0  /* VLAN Priority Queue Filter VLAPQF */</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/E1000_IP4AT_REG" data-ref="_M/E1000_IP4AT_REG">E1000_IP4AT_REG</dfn>(_i)     (0x05840 + ((_i) * 8))</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/E1000_IP6AT_REG" data-ref="_M/E1000_IP6AT_REG">E1000_IP6AT_REG</dfn>(_i)     (0x05880 + ((_i) * 4))</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/E1000_WUPM_REG" data-ref="_M/E1000_WUPM_REG">E1000_WUPM_REG</dfn>(_i)      (0x05A00 + ((_i) * 4))</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/E1000_FFMT_REG" data-ref="_M/E1000_FFMT_REG">E1000_FFMT_REG</dfn>(_i)      (0x09000 + ((_i) * 8))</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/E1000_FFVT_REG" data-ref="_M/E1000_FFVT_REG">E1000_FFVT_REG</dfn>(_i)      (0x09800 + ((_i) * 8))</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/E1000_FFLT_REG" data-ref="_M/E1000_FFLT_REG">E1000_FFLT_REG</dfn>(_i)      (0x05F00 + ((_i) * 8))</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/E1000_VFTA" data-ref="_M/E1000_VFTA">E1000_VFTA</dfn>     0x05600  /* VLAN Filter Table Array - RW Array */</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/E1000_VT_CTL" data-ref="_M/E1000_VT_CTL">E1000_VT_CTL</dfn>   0x0581C  /* VMDq Control - RW */</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/E1000_WUC" data-ref="_M/E1000_WUC">E1000_WUC</dfn>      0x05800  /* Wakeup Control - RW */</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC" data-ref="_M/E1000_WUFC">E1000_WUFC</dfn>     0x05808  /* Wakeup Filter Control - RW */</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS" data-ref="_M/E1000_WUS">E1000_WUS</dfn>      0x05810  /* Wakeup Status - R/W1C */</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC" data-ref="_M/E1000_MANC">E1000_MANC</dfn>     0x05820  /* Management Control - RW */</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/E1000_IPAV" data-ref="_M/E1000_IPAV">E1000_IPAV</dfn>     0x05838  /* IP Address Valid - RW */</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/E1000_WUPL" data-ref="_M/E1000_WUPL">E1000_WUPL</dfn>     0x05900  /* Wakeup Packet Length - RW */</u></td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/E1000_SW_FW_SYNC" data-ref="_M/E1000_SW_FW_SYNC">E1000_SW_FW_SYNC</dfn>  0x05B5C /* Software-Firmware Synchronization - RW */</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/E1000_CCMCTL" data-ref="_M/E1000_CCMCTL">E1000_CCMCTL</dfn>      0x05B48 /* CCM Control Register */</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/E1000_GIOCTL" data-ref="_M/E1000_GIOCTL">E1000_GIOCTL</dfn>      0x05B44 /* GIO Analog Control Register */</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/E1000_SCCTL" data-ref="_M/E1000_SCCTL">E1000_SCCTL</dfn>       0x05B4C /* PCIc PLL Configuration Register */</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR" data-ref="_M/E1000_GCR">E1000_GCR</dfn>         0x05B00 /* PCI-Ex Control */</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/E1000_FACTPS" data-ref="_M/E1000_FACTPS">E1000_FACTPS</dfn>    0x05B30 /* Function Active and Power State to MNG */</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/E1000_SWSM" data-ref="_M/E1000_SWSM">E1000_SWSM</dfn>      0x05B50 /* SW Semaphore */</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/E1000_FWSM" data-ref="_M/E1000_FWSM">E1000_FWSM</dfn>      0x05B54 /* FW Semaphore */</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_CTRL" data-ref="_M/E1000_DCA_CTRL">E1000_DCA_CTRL</dfn>  0x05B74 /* DCA Control - RW */</u></td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td><i>/* RSS registers */</i></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC" data-ref="_M/E1000_MRQC">E1000_MRQC</dfn>      0x05818 /* Multiple Receive Control - RW */</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/E1000_IMIR" data-ref="_M/E1000_IMIR">E1000_IMIR</dfn>(_i)      (0x05A80 + ((_i) * 4))  /* Immediate Interrupt */</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/E1000_IMIREXT" data-ref="_M/E1000_IMIREXT">E1000_IMIREXT</dfn>(_i)   (0x05AA0 + ((_i) * 4))  /* Immediate Interrupt Ext*/</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/E1000_IMIRVP" data-ref="_M/E1000_IMIRVP">E1000_IMIRVP</dfn>    0x05AC0 /* Immediate Interrupt RX VLAN Priority - RW */</u></td></tr>
<tr><th id="343">343</th><td><i>/* MSI-X Allocation Register (_i) - RW */</i></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/E1000_MSIXBM" data-ref="_M/E1000_MSIXBM">E1000_MSIXBM</dfn>(_i)    (0x01600 + ((_i) * 4))</u></td></tr>
<tr><th id="345">345</th><td><i>/* Redirection Table - RW Array */</i></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/E1000_RETA" data-ref="_M/E1000_RETA">E1000_RETA</dfn>(_i)  (0x05C00 + ((_i) * 4))</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/E1000_RSSRK" data-ref="_M/E1000_RSSRK">E1000_RSSRK</dfn>(_i) (0x05C80 + ((_i) * 4)) /* RSS Random Key - RW Array */</u></td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><i>/* VT Registers */</i></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/E1000_MBVFICR" data-ref="_M/E1000_MBVFICR">E1000_MBVFICR</dfn>   0x00C80 /* Mailbox VF Cause - RWC */</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/E1000_MBVFIMR" data-ref="_M/E1000_MBVFIMR">E1000_MBVFIMR</dfn>   0x00C84 /* Mailbox VF int Mask - RW */</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/E1000_VFLRE" data-ref="_M/E1000_VFLRE">E1000_VFLRE</dfn>     0x00C88 /* VF Register Events - RWC */</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/E1000_VFRE" data-ref="_M/E1000_VFRE">E1000_VFRE</dfn>      0x00C8C /* VF Receive Enables */</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/E1000_VFTE" data-ref="_M/E1000_VFTE">E1000_VFTE</dfn>      0x00C90 /* VF Transmit Enables */</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/E1000_QDE" data-ref="_M/E1000_QDE">E1000_QDE</dfn>       0x02408 /* Queue Drop Enable - RW */</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/E1000_DTXSWC" data-ref="_M/E1000_DTXSWC">E1000_DTXSWC</dfn>    0x03500 /* DMA Tx Switch Control - RW */</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/E1000_WVBR" data-ref="_M/E1000_WVBR">E1000_WVBR</dfn>      0x03554 /* VM Wrong Behavior - RWS */</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/E1000_RPLOLR" data-ref="_M/E1000_RPLOLR">E1000_RPLOLR</dfn>    0x05AF0 /* Replication Offload - RW */</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/E1000_UTA" data-ref="_M/E1000_UTA">E1000_UTA</dfn>       0x0A000 /* Unicast Table Array - RW */</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/E1000_IOVTCL" data-ref="_M/E1000_IOVTCL">E1000_IOVTCL</dfn>    0x05BBC /* IOV Control Register */</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/E1000_TXSWC" data-ref="_M/E1000_TXSWC">E1000_TXSWC</dfn>     0x05ACC /* Tx Switch Control */</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/E1000_LVMMC" data-ref="_M/E1000_LVMMC">E1000_LVMMC</dfn>	0x03548 /* Last VM Misbehavior cause */</u></td></tr>
<tr><th id="363">363</th><td><i>/* These act per VF so an array friendly macro is used */</i></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/E1000_P2VMAILBOX" data-ref="_M/E1000_P2VMAILBOX">E1000_P2VMAILBOX</dfn>(_n)   (0x00C00 + (4 * (_n)))</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/E1000_VMBMEM" data-ref="_M/E1000_VMBMEM">E1000_VMBMEM</dfn>(_n)       (0x00800 + (64 * (_n)))</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/E1000_VMOLR" data-ref="_M/E1000_VMOLR">E1000_VMOLR</dfn>(_n)        (0x05AD0 + (4 * (_n)))</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/E1000_DVMOLR" data-ref="_M/E1000_DVMOLR">E1000_DVMOLR</dfn>(_n)       (0x0C038 + (64 * (_n)))</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/E1000_VLVF" data-ref="_M/E1000_VLVF">E1000_VLVF</dfn>(_n)         (0x05D00 + (4 * (_n))) /* VLAN VM Filter */</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/E1000_VMVIR" data-ref="_M/E1000_VMVIR">E1000_VMVIR</dfn>(_n)        (0x03700 + (4 * (_n)))</u></td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td><b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw" id="e1000_hw">e1000_hw</a>;</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl fn" id="igb_rd32" title='igb_rd32' data-ref="igb_rd32">igb_rd32</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col1 decl" id="1hw" title='hw' data-type='struct e1000_hw *' data-ref="1hw">hw</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl" id="2reg" title='reg' data-type='u32' data-ref="2reg">reg</dfn>);</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td><i>/* write operations, indexed using DWORDS */</i></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/wr32" data-ref="_M/wr32">wr32</dfn>(reg, val) \</u></td></tr>
<tr><th id="377">377</th><td><u>do { \</u></td></tr>
<tr><th id="378">378</th><td><u>	u8 __iomem *hw_addr = ACCESS_ONCE((hw)-&gt;hw_addr); \</u></td></tr>
<tr><th id="379">379</th><td><u>	if (!E1000_REMOVED(hw_addr)) \</u></td></tr>
<tr><th id="380">380</th><td><u>		writel((val), &amp;hw_addr[(reg)]); \</u></td></tr>
<tr><th id="381">381</th><td><u>} while (0)</u></td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/rd32" data-ref="_M/rd32">rd32</dfn>(reg) (igb_rd32(hw, reg))</u></td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/wrfl" data-ref="_M/wrfl">wrfl</dfn>() ((void)rd32(E1000_STATUS))</u></td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/array_wr32" data-ref="_M/array_wr32">array_wr32</dfn>(reg, offset, value) \</u></td></tr>
<tr><th id="388">388</th><td><u>	wr32((reg) + ((offset) &lt;&lt; 2), (value))</u></td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/array_rd32" data-ref="_M/array_rd32">array_rd32</dfn>(reg, offset) (igb_rd32(hw, reg + ((offset) &lt;&lt; 2)))</u></td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td><i>/* DMA Coalescing registers */</i></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/E1000_PCIEMISC" data-ref="_M/E1000_PCIEMISC">E1000_PCIEMISC</dfn>	0x05BB8 /* PCIE misc config register */</u></td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td><i>/* Energy Efficient Ethernet "EEE" register */</i></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/E1000_IPCNFG" data-ref="_M/E1000_IPCNFG">E1000_IPCNFG</dfn>	0x0E38 /* Internal PHY Configuration */</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/E1000_EEER" data-ref="_M/E1000_EEER">E1000_EEER</dfn>	0x0E30 /* Energy Efficient Ethernet */</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/E1000_EEE_SU" data-ref="_M/E1000_EEE_SU">E1000_EEE_SU</dfn>	0X0E34 /* EEE Setup */</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/E1000_EMIADD" data-ref="_M/E1000_EMIADD">E1000_EMIADD</dfn>	0x10   /* Extended Memory Indirect Address */</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/E1000_EMIDATA" data-ref="_M/E1000_EMIDATA">E1000_EMIDATA</dfn>	0x11   /* Extended Memory Indirect Data */</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/E1000_MMDAC" data-ref="_M/E1000_MMDAC">E1000_MMDAC</dfn>	13     /* MMD Access Control */</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/E1000_MMDAAD" data-ref="_M/E1000_MMDAAD">E1000_MMDAAD</dfn>	14     /* MMD Access Address/Data */</u></td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td><i>/* Thermal Sensor Register */</i></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/E1000_THSTAT" data-ref="_M/E1000_THSTAT">E1000_THSTAT</dfn>	0x08110 /* Thermal Sensor Status */</u></td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td><i>/* OS2BMC Registers */</i></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/E1000_B2OSPC" data-ref="_M/E1000_B2OSPC">E1000_B2OSPC</dfn>	0x08FE0 /* BMC2OS packets sent by BMC */</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/E1000_B2OGPRC" data-ref="_M/E1000_B2OGPRC">E1000_B2OGPRC</dfn>	0x04158 /* BMC2OS packets received by host */</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/E1000_O2BGPTC" data-ref="_M/E1000_O2BGPTC">E1000_O2BGPTC</dfn>	0x08FE4 /* OS2BMC packets received by BMC */</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/E1000_O2BSPC" data-ref="_M/E1000_O2BSPC">E1000_O2BSPC</dfn>	0x0415C /* OS2BMC packets transmitted by host */</u></td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/E1000_SRWR" data-ref="_M/E1000_SRWR">E1000_SRWR</dfn>		0x12018  /* Shadow Ram Write Register - RW */</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FLMNGCTL" data-ref="_M/E1000_I210_FLMNGCTL">E1000_I210_FLMNGCTL</dfn>	0x12038</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FLMNGDATA" data-ref="_M/E1000_I210_FLMNGDATA">E1000_I210_FLMNGDATA</dfn>	0x1203C</u></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FLMNGCNT" data-ref="_M/E1000_I210_FLMNGCNT">E1000_I210_FLMNGCNT</dfn>	0x12040</u></td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FLSWCTL" data-ref="_M/E1000_I210_FLSWCTL">E1000_I210_FLSWCTL</dfn>	0x12048</u></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FLSWDATA" data-ref="_M/E1000_I210_FLSWDATA">E1000_I210_FLSWDATA</dfn>	0x1204C</u></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FLSWCNT" data-ref="_M/E1000_I210_FLSWCNT">E1000_I210_FLSWCNT</dfn>	0x12050</u></td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/E1000_I210_FLA" data-ref="_M/E1000_I210_FLA">E1000_I210_FLA</dfn>		0x1201C</u></td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/E1000_INVM_DATA_REG" data-ref="_M/E1000_INVM_DATA_REG">E1000_INVM_DATA_REG</dfn>(_n)	(0x12120 + 4*(_n))</u></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/E1000_INVM_SIZE" data-ref="_M/E1000_INVM_SIZE">E1000_INVM_SIZE</dfn>		64 /* Number of INVM Data Registers */</u></td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/E1000_REMOVED" data-ref="_M/E1000_REMOVED">E1000_REMOVED</dfn>(h) unlikely(!(h))</u></td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td><u>#<span data-ppcond="24">endif</span></u></td></tr>
<tr><th id="430">430</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='e1000_82575.c.html'>linux-4.14.y/drivers/net/ethernet/intel/igb/e1000_82575.c</a><br/>Generated on <em>2018-Aug-13</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
