|VÃ½Let Tasks|Status|
|-|:-:|
|M-set|X|
|Zicsr-set|X|
|64?|X|

|Fixes|Status|
|-|:-:|
|Change the intstruction pipeline to properly separate the stages in Dispatch module|X|
|Proper cache writes (commit from ROB insted LS)|X|
|Res. station queue issue ready|X|
|Bus granted advances res. st. queue|X|
|Move instr. issue, so Dispach does not hold any reg. values until issue|X|
|Create custom queue modules (for rezervation station and for register renaming)|X|
|Modify instruction cache addressing to reflect "best practise"|X|
|Potentially modify MMU so it uses standart communication protocol|X|
|Change data cache to accept blocks|X|
|Redesign access to CDB (simple arbiter scales poorly)|X|


### TODO Study
- Research how cache way switching is implemented
