digraph egress {
tbl_a2a_egress_control28 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_a2a_egress_control28\l\l
R:\l
 hdr.bth.psn\l
\lW:\l
 eg_md.psn\l
 "];
cond_189 [ shape=record, style="filled", fillcolor=cornsilk, label="hdr.bridge.conn_phase == 1\l\l
 "];
dispatch_egress_dispatch_rank_info [ shape=record, style="filled", fillcolor=cornsilk, label="dispatch_egress_dispatch_rank_info\l\l
M:\l
 hdr.bridge.channel_id\l
 eg_intr_md.egress_port\l
\lW:\l
 eg_md.eg_rank_id\l
 "];
cond_211 [ shape=record, style="filled", fillcolor=cornsilk, label="hdr.bridge.conn_phase == 2\l\l
 "];
cond_190 [ shape=record, style="filled", fillcolor=cornsilk, label="hdr.bridge.conn_semantics == 0\l\l
 "];
tbl_dispatch_egress_set_ack_egress [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_egress_set_ack_egress\l\l
R:\l
 hdr.udp.dst_port\l
 hdr.udp.src_port\l
 hdr.ipv4.dst_addr\l
 hdr.ipv4.src_addr\l
 hdr.eth.dst_addr\l
 hdr.eth.src_addr\l
\lW:\l
 hdr.reth.$valid\l
 hdr.payload.$valid\l
 hdr.bth.opcode\l
 hdr.udp.length\l
 hdr.udp.src_port\l
 hdr.udp.dst_port\l
 hdr.udp.checksum\l
 hdr.ipv4.total_len\l
 hdr.ipv4.src_addr\l
 hdr.ipv4.dst_addr\l
 hdr.eth.src_addr\l
 hdr.eth.dst_addr\l
 "];
cond_191 [ shape=record, style="filled", fillcolor=cornsilk, label="hdr.bridge.conn_semantics == 1\l\l
 "];
cond_192 [ shape=record, style="filled", fillcolor=cornsilk, label="eg_intr_md.egress_rid == 0 && hdr.bridge.ing_rank_id == eg_md.eg_rank_id\l\l
 "];
tbl_dispatch_egress_set_ack_egress_0 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_egress_set_ack_egress_0\l\l
R:\l
 hdr.udp.dst_port\l
 hdr.udp.src_port\l
 hdr.ipv4.dst_addr\l
 hdr.ipv4.src_addr\l
 hdr.eth.dst_addr\l
 hdr.eth.src_addr\l
\lW:\l
 hdr.reth.$valid\l
 hdr.payload.$valid\l
 hdr.bth.opcode\l
 hdr.udp.length\l
 hdr.udp.src_port\l
 hdr.udp.dst_port\l
 hdr.udp.checksum\l
 hdr.ipv4.total_len\l
 hdr.ipv4.src_addr\l
 hdr.ipv4.dst_addr\l
 hdr.eth.src_addr\l
 hdr.eth.dst_addr\l
 "];
cond_193 [ shape=record, style="filled", fillcolor=cornsilk, label="hdr.bridge.bitmap >> eg_md.eg_rank_id & 1 == 1\l\l
 "];
dispatch_egress_dispatch_rx_info [ shape=record, style="filled", fillcolor=cornsilk, label="dispatch_egress_dispatch_rx_info\l\l
M:\l
 hdr.bridge.channel_id\l
 eg_md.eg_rank_id\l
\lW:\l
 hdr.eth.dst_addr\l
 hdr.ipv4.dst_addr\l
 hdr.bth.dst_qp\l
 hdr.reth.rkey\l
 "];
tbl_dispatch_control565 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control565\l\l
W:\l
 eg_intr_md_for_dprsr.drop_ctl\l
 "];
cond_194 [ shape=record, style="filled", fillcolor=cornsilk, label="eg_md.eg_rank_id == 0\l\l
 "];
tbl_dispatch_control265 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control265\l\l
W:\l
 dispatch_egress_result_psn\l
 "];
cond_195 [ shape=record, style="filled", fillcolor=cornsilk, label="eg_md.eg_rank_id == 1\l\l
 "];
tbl_dispatch_control526 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control526\l\l
R:\l
 dispatch_egress_result_psn\l
\lW:\l
 hdr.bth.psn\l
 "];
tbl_dispatch_control265_0 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control265_0\l\l
W:\l
 dispatch_egress_result_psn\l
 "];
cond_196 [ shape=record, style="filled", fillcolor=cornsilk, label="eg_md.eg_rank_id == 2\l\l
 "];
tbl_dispatch_control265_1 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control265_1\l\l
W:\l
 dispatch_egress_result_psn\l
 "];
cond_197 [ shape=record, style="filled", fillcolor=cornsilk, label="eg_md.eg_rank_id == 3\l\l
 "];
tbl_dispatch_control265_2 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control265_2\l\l
W:\l
 dispatch_egress_result_psn\l
 "];
cond_198 [ shape=record, style="filled", fillcolor=cornsilk, label="eg_md.eg_rank_id == 4\l\l
 "];
tbl_dispatch_control265_3 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control265_3\l\l
W:\l
 dispatch_egress_result_psn\l
 "];
cond_199 [ shape=record, style="filled", fillcolor=cornsilk, label="eg_md.eg_rank_id == 5\l\l
 "];
tbl_dispatch_control265_4 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control265_4\l\l
W:\l
 dispatch_egress_result_psn\l
 "];
cond_200 [ shape=record, style="filled", fillcolor=cornsilk, label="eg_md.eg_rank_id == 6\l\l
 "];
tbl_dispatch_control265_5 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control265_5\l\l
W:\l
 dispatch_egress_result_psn\l
 "];
cond_201 [ shape=record, style="filled", fillcolor=cornsilk, label="eg_md.eg_rank_id == 7\l\l
 "];
tbl_dispatch_control265_6 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control265_6\l\l
W:\l
 dispatch_egress_result_psn\l
 "];
cond_202 [ shape=record, style="filled", fillcolor=cornsilk, label="hdr.reth.$valid == 1 && (hdr.bth.opcode == 6 || hdr.bth.opcode == 10)\l\l
 "];
cond_203 [ shape=record, style="filled", fillcolor=cornsilk, label="eg_md.eg_rank_id == 0\l\l
 "];
tbl_dispatch_control562 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control562\l\l
W:\l
 hdr.aeth.$valid\l
 "];
tbl_dispatch_control324 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control324\l\l
W:\l
 dispatch_egress_addr_slot_0_add_val\l
 "];
cond_204 [ shape=record, style="filled", fillcolor=cornsilk, label="eg_md.eg_rank_id == 1\l\l
 "];
tbl_dispatch_control325 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control325\l\l
R:\l
 dispatch_egress_addr_slot_0_add_val\l
\lW:\l
 dispatch_egress_result_addr\l
 "];
tbl_dispatch_control326 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control326\l\l
W:\l
 dispatch_egress_result_addr\l
 "];
tbl_dispatch_control559 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control559\l\l
R:\l
 dispatch_egress_result_addr\l
\lW:\l
 hdr.reth.addr\l
 "];
tbl_dispatch_control324_0 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control324_0\l\l
W:\l
 dispatch_egress_addr_slot_1_add_val\l
 "];
cond_205 [ shape=record, style="filled", fillcolor=cornsilk, label="eg_md.eg_rank_id == 2\l\l
 "];
tbl_dispatch_control325_0 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control325_0\l\l
R:\l
 dispatch_egress_addr_slot_1_add_val\l
\lW:\l
 dispatch_egress_result_addr\l
 "];
tbl_dispatch_control326_0 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control326_0\l\l
W:\l
 dispatch_egress_result_addr\l
 "];
tbl_dispatch_control324_1 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control324_1\l\l
W:\l
 dispatch_egress_addr_slot_2_add_val\l
 "];
cond_206 [ shape=record, style="filled", fillcolor=cornsilk, label="eg_md.eg_rank_id == 3\l\l
 "];
tbl_dispatch_control325_1 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control325_1\l\l
R:\l
 dispatch_egress_addr_slot_2_add_val\l
\lW:\l
 dispatch_egress_result_addr\l
 "];
tbl_dispatch_control326_1 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control326_1\l\l
W:\l
 dispatch_egress_result_addr\l
 "];
tbl_dispatch_control324_2 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control324_2\l\l
W:\l
 dispatch_egress_addr_slot_3_add_val\l
 "];
cond_207 [ shape=record, style="filled", fillcolor=cornsilk, label="eg_md.eg_rank_id == 4\l\l
 "];
tbl_dispatch_control325_2 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control325_2\l\l
R:\l
 dispatch_egress_addr_slot_3_add_val\l
\lW:\l
 dispatch_egress_result_addr\l
 "];
tbl_dispatch_control326_2 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control326_2\l\l
W:\l
 dispatch_egress_result_addr\l
 "];
tbl_dispatch_control324_3 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control324_3\l\l
W:\l
 dispatch_egress_addr_slot_4_add_val\l
 "];
cond_208 [ shape=record, style="filled", fillcolor=cornsilk, label="eg_md.eg_rank_id == 5\l\l
 "];
tbl_dispatch_control325_3 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control325_3\l\l
R:\l
 dispatch_egress_addr_slot_4_add_val\l
\lW:\l
 dispatch_egress_result_addr\l
 "];
tbl_dispatch_control326_3 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control326_3\l\l
W:\l
 dispatch_egress_result_addr\l
 "];
tbl_dispatch_control324_4 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control324_4\l\l
W:\l
 dispatch_egress_addr_slot_5_add_val\l
 "];
cond_209 [ shape=record, style="filled", fillcolor=cornsilk, label="eg_md.eg_rank_id == 6\l\l
 "];
tbl_dispatch_control325_4 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control325_4\l\l
R:\l
 dispatch_egress_addr_slot_5_add_val\l
\lW:\l
 dispatch_egress_result_addr\l
 "];
tbl_dispatch_control326_4 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control326_4\l\l
W:\l
 dispatch_egress_result_addr\l
 "];
tbl_dispatch_control324_5 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control324_5\l\l
W:\l
 dispatch_egress_addr_slot_6_add_val\l
 "];
cond_210 [ shape=record, style="filled", fillcolor=cornsilk, label="eg_md.eg_rank_id == 7\l\l
 "];
tbl_dispatch_control325_5 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control325_5\l\l
R:\l
 dispatch_egress_addr_slot_6_add_val\l
\lW:\l
 dispatch_egress_result_addr\l
 "];
tbl_dispatch_control326_5 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control326_5\l\l
W:\l
 dispatch_egress_result_addr\l
 "];
tbl_dispatch_control324_6 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control324_6\l\l
W:\l
 dispatch_egress_addr_slot_7_add_val\l
 "];
tbl_dispatch_control325_6 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control325_6\l\l
R:\l
 dispatch_egress_addr_slot_7_add_val\l
\lW:\l
 dispatch_egress_result_addr\l
 "];
tbl_dispatch_control326_6 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_dispatch_control326_6\l\l
W:\l
 dispatch_egress_result_addr\l
 "];
cond_212 [ shape=record, style="filled", fillcolor=cornsilk, label="eg_intr_md.egress_port == 192\l\l
 "];
tbl_combine_control757 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_control757\l\l
R:\l
 hdr.bridge.next_token_addr\l
\lW:\l
 hdr.bth.opcode\l
 hdr.reth.$valid\l
 hdr.reth.addr\l
 hdr.reth.len\l
 hdr.payload.$valid\l
 "];
cond_214 [ shape=record, style="filled", fillcolor=cornsilk, label="eg_intr_md.egress_port != 192 && hdr.bridge.is_loopback\l\l
 "];
cond_213 [ shape=record, style="filled", fillcolor=cornsilk, label="hdr.bridge.is_loopback\l\l
 "];
tbl_combine_control762 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_control762\l\l
R:\l
 hdr.bridge.tx_loc_val\l
\lW:\l
 hdr.payload.data00\l
 "];
combine_egress_tbl_rx_info [ shape=record, style="filled", fillcolor=cornsilk, label="combine_egress_tbl_rx_info\l\l
M:\l
 hdr.bridge.channel_id\l
 hdr.bridge.root_rank_id\l
\lW:\l
 hdr.eth.dst_addr\l
 hdr.ipv4.dst_addr\l
 hdr.bth.dst_qp\l
 hdr.reth.rkey\l
 "];
tbl_combine_egress_set_write_first_len [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_set_write_first_len\l\l
W:\l
 hdr.udp.length\l
 hdr.ipv4.total_len\l
 hdr.udp.checksum\l
 "];
tbl_combine_control765 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_control765\l\l
W:\l
 hdr.aeth.$valid\l
 "];
tbl_combine_egress_step1_prep_offset [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_step1_prep_offset\l\l
R:\l
 eg_intr_md.egress_rid\l
\lW:\l
 combine_egress_pkt_offset\l
 "];
cond_217 [ shape=record, style="filled", fillcolor=cornsilk, label="hdr.bridge.conn_semantics == 1 && eg_intr_md.egress_port != 192\l\l
 "];
tbl_combine_egress_step1_calc_buffer_idx_0 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_step1_calc_buffer_idx_0\l\l
R:\l
 hdr.bridge.channel_id\l
\lW:\l
 combine_egress_channel_mul\l
 "];
cond_219 [ shape=record, style="filled", fillcolor=cornsilk, label="hdr.bridge.conn_semantics == 0\l\l
 "];
tbl_combine_control834 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_control834\l\l
W:\l
 hdr.udp.length\l
 hdr.ipv4.total_len\l
 hdr.udp.checksum\l
 "];
cond_220 [ shape=record, style="filled", fillcolor=cornsilk, label="hdr.bridge.has_aeth\l\l
 "];
tbl_combine_egress_swap_l2_l3_l4_0 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_swap_l2_l3_l4_0\l\l
R:\l
 hdr.eth.dst_addr\l
 hdr.eth.src_addr\l
 hdr.ipv4.dst_addr\l
 hdr.ipv4.src_addr\l
 hdr.udp.dst_port\l
 hdr.udp.src_port\l
\lW:\l
 hdr.eth.src_addr\l
 hdr.eth.dst_addr\l
 hdr.ipv4.src_addr\l
 hdr.ipv4.dst_addr\l
 hdr.udp.src_port\l
 hdr.udp.dst_port\l
 "];
tbl_combine_control838 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_control838\l\l
W:\l
 hdr.reth.$valid\l
 hdr.payload.$valid\l
 hdr.bth.opcode\l
 "];
tbl_combine_egress_swap_l2_l3_l4_1 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_swap_l2_l3_l4_1\l\l
R:\l
 hdr.eth.dst_addr\l
 hdr.eth.src_addr\l
 hdr.ipv4.dst_addr\l
 hdr.ipv4.src_addr\l
 hdr.udp.dst_port\l
 hdr.udp.src_port\l
\lW:\l
 hdr.eth.src_addr\l
 hdr.eth.dst_addr\l
 hdr.ipv4.src_addr\l
 hdr.ipv4.dst_addr\l
 hdr.udp.src_port\l
 hdr.udp.dst_port\l
 "];
tbl_combine_egress_set_ack_len_0 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_set_ack_len_0\l\l
W:\l
 hdr.udp.length\l
 hdr.ipv4.total_len\l
 hdr.udp.checksum\l
 "];
tbl_combine_control847 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_control847\l\l
W:\l
 hdr.reth.$valid\l
 hdr.payload.$valid\l
 hdr.bth.opcode\l
 "];
tbl_combine_egress_step2_calc_buffer_idx_0 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_step2_calc_buffer_idx_0\l\l
R:\l
 hdr.bridge.channel_id\l
\lW:\l
 combine_egress_channel_mul_0\l
 "];
tbl_combine_egress_step3_calc_buffer_idx_0 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_step3_calc_buffer_idx_0\l\l
R:\l
 combine_egress_channel_mul\l
 combine_egress_channel_mul_0\l
\lW:\l
 combine_egress_channel_mul_1\l
 "];
tbl_combine_egress_step4a_set_loc_from_tx_loc_0 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_step4a_set_loc_from_tx_loc_0\l\l
R:\l
 hdr.bridge.tx_loc_val\l
\lW:\l
 combine_egress_tmp_loc\l
 "];
tbl_combine_egress_step4b_calc_loc_mul_0 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_step4b_calc_loc_mul_0\l\l
R:\l
 combine_egress_tmp_loc\l
\lW:\l
 combine_egress_loc_mul\l
 "];
tbl_combine_egress_step5_calc_loc_mul_0 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_step5_calc_loc_mul_0\l\l
R:\l
 combine_egress_loc_mul\l
 combine_egress_tmp_loc\l
\lW:\l
 combine_egress_loc_mul_0\l
 "];
tbl_combine_egress_step6_calc_buffer_idx_0 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_step6_calc_buffer_idx_0\l\l
R:\l
 combine_egress_channel_mul_1\l
 combine_egress_loc_mul_0\l
\lW:\l
 combine_egress_buffer_idx\l
 "];
tbl_combine_egress_step7a_set_offset_from_eg [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_step7a_set_offset_from_eg\l\l
R:\l
 hdr.bridge.tx_offset_val\l
\lW:\l
 combine_egress_tmp_offset\l
 "];
tbl_combine_egress_step7b_add_offset_0 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_step7b_add_offset_0\l\l
R:\l
 combine_egress_buffer_idx\l
 combine_egress_tmp_offset\l
\lW:\l
 combine_egress_buffer_idx\l
 "];
tbl_combine_control819 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_control819\l\l
R:\l
 hdr.payload.data00\l
\lW:\l
 combine_egress_agg_val\l
 "];
cond_218 [ shape=record, style="filled", fillcolor=cornsilk, label="hdr.bridge.agg_op == 0\l\l
 "];
tbl_combine_egress_do_store [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_do_store\l\l
R:\l
 combine_egress_agg_val\l
\l "];
tbl_combine_egress_do_aggregate [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_do_aggregate\l\l
R:\l
 combine_egress_agg_val\l
\l "];
tbl_combine_egress_swap_l2_l3_l4 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_swap_l2_l3_l4\l\l
R:\l
 hdr.eth.dst_addr\l
 hdr.eth.src_addr\l
 hdr.ipv4.dst_addr\l
 hdr.ipv4.src_addr\l
 hdr.udp.dst_port\l
 hdr.udp.src_port\l
\lW:\l
 hdr.eth.src_addr\l
 hdr.eth.dst_addr\l
 hdr.ipv4.src_addr\l
 hdr.ipv4.dst_addr\l
 hdr.udp.src_port\l
 hdr.udp.dst_port\l
 "];
tbl_combine_egress_set_ack_len [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_set_ack_len\l\l
W:\l
 hdr.udp.length\l
 hdr.ipv4.total_len\l
 hdr.udp.checksum\l
 "];
tbl_combine_control826 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_control826\l\l
W:\l
 hdr.aeth.$valid\l
 hdr.bth.opcode\l
 hdr.reth.$valid\l
 hdr.payload.$valid\l
 "];
tbl_combine_egress_step2_calc_psn_add [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_step2_calc_psn_add\l\l
R:\l
 eg_md.psn\l
 combine_egress_pkt_offset\l
\lW:\l
 eg_md.psn\l
 "];
tbl_combine_egress_step3_write_bth_psn [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_step3_write_bth_psn\l\l
R:\l
 eg_md.psn\l
\lW:\l
 hdr.bth.psn\l
 "];
tbl_combine_egress_step1_calc_buffer_idx [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_step1_calc_buffer_idx\l\l
R:\l
 hdr.bridge.channel_id\l
\lW:\l
 combine_egress_channel_mul\l
 "];
tbl_combine_egress_step2_calc_buffer_idx [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_step2_calc_buffer_idx\l\l
R:\l
 hdr.bridge.channel_id\l
\lW:\l
 combine_egress_channel_mul_0\l
 "];
tbl_combine_egress_step3_calc_buffer_idx [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_step3_calc_buffer_idx\l\l
R:\l
 combine_egress_channel_mul\l
 combine_egress_channel_mul_0\l
\lW:\l
 combine_egress_channel_mul_1\l
 "];
tbl_combine_egress_step4a_set_loc_from_tx_loc [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_step4a_set_loc_from_tx_loc\l\l
R:\l
 hdr.bridge.tx_loc_val\l
\lW:\l
 combine_egress_tmp_loc\l
 "];
tbl_combine_egress_step4b_calc_loc_mul [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_step4b_calc_loc_mul\l\l
R:\l
 combine_egress_tmp_loc\l
\lW:\l
 combine_egress_loc_mul\l
 "];
tbl_combine_egress_step5_calc_loc_mul [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_step5_calc_loc_mul\l\l
R:\l
 combine_egress_loc_mul\l
 combine_egress_tmp_loc\l
\lW:\l
 combine_egress_loc_mul_0\l
 "];
tbl_combine_egress_step6_calc_buffer_idx [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_step6_calc_buffer_idx\l\l
R:\l
 combine_egress_channel_mul_1\l
 combine_egress_loc_mul_0\l
\lW:\l
 combine_egress_buffer_idx\l
 "];
tbl_combine_egress_step7a_set_offset_from_rid [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_step7a_set_offset_from_rid\l\l
R:\l
 eg_intr_md.egress_rid\l
\lW:\l
 combine_egress_tmp_offset\l
 "];
tbl_combine_egress_step7b_add_offset [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_step7b_add_offset\l\l
R:\l
 combine_egress_buffer_idx\l
 combine_egress_tmp_offset\l
\lW:\l
 combine_egress_buffer_idx\l
 "];
tbl_combine_egress_do_read_agg [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_do_read_agg\l\l
R:\l
 combine_egress_agg_val\l
\lW:\l
 combine_egress_tmp_agg_result\l
 "];
tbl_combine_control787 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_control787\l\l
R:\l
 combine_egress_tmp_agg_result\l
\lW:\l
 hdr.payload.$valid\l
 hdr.payload.data00\l
 "];
cond_215 [ shape=record, style="filled", fillcolor=cornsilk, label="combine_egress_pkt_offset == 0\l\l
 "];
tbl_combine_control791 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_control791\l\l
W:\l
 hdr.bth.opcode\l
 hdr.reth.$valid\l
 hdr.reth.len\l
 "];
cond_216 [ shape=record, style="filled", fillcolor=cornsilk, label="combine_egress_pkt_offset == 6\l\l
 "];
tbl_combine_egress_set_write_first_len_0 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_set_write_first_len_0\l\l
W:\l
 hdr.udp.length\l
 hdr.ipv4.total_len\l
 hdr.udp.checksum\l
 "];
tbl_combine_control804 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_control804\l\l
W:\l
 hdr.aeth.$valid\l
 "];
tbl_combine_control796 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_control796\l\l
W:\l
 hdr.bth.opcode\l
 hdr.reth.$valid\l
 "];
tbl_combine_control800 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_control800\l\l
W:\l
 hdr.bth.opcode\l
 hdr.reth.$valid\l
 "];
tbl_combine_egress_set_write_middle_len [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_set_write_middle_len\l\l
W:\l
 hdr.udp.length\l
 hdr.ipv4.total_len\l
 hdr.udp.checksum\l
 "];
tbl_combine_egress_set_write_middle_len_0 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_combine_egress_set_write_middle_len_0\l\l
W:\l
 hdr.udp.length\l
 hdr.ipv4.total_len\l
 hdr.udp.checksum\l
 "];
    PARSER -> tbl_a2a_egress_control28
    tbl_a2a_egress_control28 -> cond_189
    cond_189 -> dispatch_egress_dispatch_rank_info
    cond_189 -> cond_211
    dispatch_egress_dispatch_rank_info -> cond_190
    cond_190 -> tbl_dispatch_egress_set_ack_egress
    cond_190 -> cond_191
    tbl_dispatch_egress_set_ack_egress -> DEPARSER
    cond_191 -> cond_192
    cond_191 -> DEPARSER
    cond_192 -> tbl_dispatch_egress_set_ack_egress_0
    cond_192 -> cond_193
    tbl_dispatch_egress_set_ack_egress_0 -> DEPARSER
    cond_193 -> dispatch_egress_dispatch_rx_info
    cond_193 -> tbl_dispatch_control565
    dispatch_egress_dispatch_rx_info -> cond_194
    cond_194 -> tbl_dispatch_control265
    cond_194 -> cond_195
    tbl_dispatch_control265 -> tbl_dispatch_control526
    cond_195 -> tbl_dispatch_control265_0
    cond_195 -> cond_196
    tbl_dispatch_control265_0 -> tbl_dispatch_control526
    cond_196 -> tbl_dispatch_control265_1
    cond_196 -> cond_197
    tbl_dispatch_control265_1 -> tbl_dispatch_control526
    cond_197 -> tbl_dispatch_control265_2
    cond_197 -> cond_198
    tbl_dispatch_control265_2 -> tbl_dispatch_control526
    cond_198 -> tbl_dispatch_control265_3
    cond_198 -> cond_199
    tbl_dispatch_control265_3 -> tbl_dispatch_control526
    cond_199 -> tbl_dispatch_control265_4
    cond_199 -> cond_200
    tbl_dispatch_control265_4 -> tbl_dispatch_control526
    cond_200 -> tbl_dispatch_control265_5
    cond_200 -> cond_201
    tbl_dispatch_control265_5 -> tbl_dispatch_control526
    cond_201 -> tbl_dispatch_control265_6
    cond_201 -> tbl_dispatch_control526
    tbl_dispatch_control265_6 -> tbl_dispatch_control526
    tbl_dispatch_control526 -> cond_202
    cond_202 -> cond_203
    cond_202 -> tbl_dispatch_control562
    cond_203 -> tbl_dispatch_control324
    cond_203 -> cond_204
    tbl_dispatch_control324 -> tbl_dispatch_control325
    tbl_dispatch_control325 -> tbl_dispatch_control326
    tbl_dispatch_control326 -> tbl_dispatch_control559
    cond_204 -> tbl_dispatch_control324_0
    cond_204 -> cond_205
    tbl_dispatch_control324_0 -> tbl_dispatch_control325_0
    tbl_dispatch_control325_0 -> tbl_dispatch_control326_0
    tbl_dispatch_control326_0 -> tbl_dispatch_control559
    cond_205 -> tbl_dispatch_control324_1
    cond_205 -> cond_206
    tbl_dispatch_control324_1 -> tbl_dispatch_control325_1
    tbl_dispatch_control325_1 -> tbl_dispatch_control326_1
    tbl_dispatch_control326_1 -> tbl_dispatch_control559
    cond_206 -> tbl_dispatch_control324_2
    cond_206 -> cond_207
    tbl_dispatch_control324_2 -> tbl_dispatch_control325_2
    tbl_dispatch_control325_2 -> tbl_dispatch_control326_2
    tbl_dispatch_control326_2 -> tbl_dispatch_control559
    cond_207 -> tbl_dispatch_control324_3
    cond_207 -> cond_208
    tbl_dispatch_control324_3 -> tbl_dispatch_control325_3
    tbl_dispatch_control325_3 -> tbl_dispatch_control326_3
    tbl_dispatch_control326_3 -> tbl_dispatch_control559
    cond_208 -> tbl_dispatch_control324_4
    cond_208 -> cond_209
    tbl_dispatch_control324_4 -> tbl_dispatch_control325_4
    tbl_dispatch_control325_4 -> tbl_dispatch_control326_4
    tbl_dispatch_control326_4 -> tbl_dispatch_control559
    cond_209 -> tbl_dispatch_control324_5
    cond_209 -> cond_210
    tbl_dispatch_control324_5 -> tbl_dispatch_control325_5
    tbl_dispatch_control325_5 -> tbl_dispatch_control326_5
    tbl_dispatch_control326_5 -> tbl_dispatch_control559
    cond_210 -> tbl_dispatch_control324_6
    cond_210 -> tbl_dispatch_control559
    tbl_dispatch_control324_6 -> tbl_dispatch_control325_6
    tbl_dispatch_control325_6 -> tbl_dispatch_control326_6
    tbl_dispatch_control326_6 -> tbl_dispatch_control559
    tbl_dispatch_control559 -> tbl_dispatch_control562
    tbl_dispatch_control562 -> DEPARSER
    tbl_dispatch_control565 -> DEPARSER
    cond_211 -> cond_212
    cond_211 -> DEPARSER
    cond_212 -> tbl_combine_control757
    cond_212 -> cond_214
    tbl_combine_control757 -> cond_213
    cond_213 -> tbl_combine_control762
    cond_213 -> combine_egress_tbl_rx_info
    tbl_combine_control762 -> combine_egress_tbl_rx_info
    combine_egress_tbl_rx_info -> tbl_combine_egress_set_write_first_len
    tbl_combine_egress_set_write_first_len -> tbl_combine_control765
    tbl_combine_control765 -> DEPARSER
    cond_214 -> tbl_combine_egress_step1_prep_offset
    cond_214 -> cond_217
    cond_217 -> tbl_combine_egress_step1_calc_buffer_idx_0
    cond_217 -> cond_219
    cond_219 -> tbl_combine_control834
    cond_219 -> cond_220
    tbl_combine_control834 -> tbl_combine_egress_swap_l2_l3_l4_0
    tbl_combine_egress_swap_l2_l3_l4_0 -> tbl_combine_control838
    tbl_combine_control838 -> DEPARSER
    cond_220 -> tbl_combine_egress_swap_l2_l3_l4_1
    cond_220 -> DEPARSER
    tbl_combine_egress_swap_l2_l3_l4_1 -> tbl_combine_egress_set_ack_len_0
    tbl_combine_egress_set_ack_len_0 -> tbl_combine_control847
    tbl_combine_control847 -> DEPARSER
    tbl_combine_egress_step1_calc_buffer_idx_0 -> tbl_combine_egress_step2_calc_buffer_idx_0
    tbl_combine_egress_step2_calc_buffer_idx_0 -> tbl_combine_egress_step3_calc_buffer_idx_0
    tbl_combine_egress_step3_calc_buffer_idx_0 -> tbl_combine_egress_step4a_set_loc_from_tx_loc_0
    tbl_combine_egress_step4a_set_loc_from_tx_loc_0 -> tbl_combine_egress_step4b_calc_loc_mul_0
    tbl_combine_egress_step4b_calc_loc_mul_0 -> tbl_combine_egress_step5_calc_loc_mul_0
    tbl_combine_egress_step5_calc_loc_mul_0 -> tbl_combine_egress_step6_calc_buffer_idx_0
    tbl_combine_egress_step6_calc_buffer_idx_0 -> tbl_combine_egress_step7a_set_offset_from_eg
    tbl_combine_egress_step7a_set_offset_from_eg -> tbl_combine_egress_step7b_add_offset_0
    tbl_combine_egress_step7b_add_offset_0 -> tbl_combine_control819
    tbl_combine_control819 -> cond_218
    cond_218 -> tbl_combine_egress_do_store
    cond_218 -> tbl_combine_egress_do_aggregate
    tbl_combine_egress_do_store -> tbl_combine_egress_swap_l2_l3_l4
    tbl_combine_egress_do_aggregate -> tbl_combine_egress_swap_l2_l3_l4
    tbl_combine_egress_swap_l2_l3_l4 -> tbl_combine_egress_set_ack_len
    tbl_combine_egress_set_ack_len -> tbl_combine_control826
    tbl_combine_control826 -> DEPARSER
    tbl_combine_egress_step1_prep_offset -> tbl_combine_egress_step2_calc_psn_add
    tbl_combine_egress_step2_calc_psn_add -> tbl_combine_egress_step3_write_bth_psn
    tbl_combine_egress_step3_write_bth_psn -> tbl_combine_egress_step1_calc_buffer_idx
    tbl_combine_egress_step1_calc_buffer_idx -> tbl_combine_egress_step2_calc_buffer_idx
    tbl_combine_egress_step2_calc_buffer_idx -> tbl_combine_egress_step3_calc_buffer_idx
    tbl_combine_egress_step3_calc_buffer_idx -> tbl_combine_egress_step4a_set_loc_from_tx_loc
    tbl_combine_egress_step4a_set_loc_from_tx_loc -> tbl_combine_egress_step4b_calc_loc_mul
    tbl_combine_egress_step4b_calc_loc_mul -> tbl_combine_egress_step5_calc_loc_mul
    tbl_combine_egress_step5_calc_loc_mul -> tbl_combine_egress_step6_calc_buffer_idx
    tbl_combine_egress_step6_calc_buffer_idx -> tbl_combine_egress_step7a_set_offset_from_rid
    tbl_combine_egress_step7a_set_offset_from_rid -> tbl_combine_egress_step7b_add_offset
    tbl_combine_egress_step7b_add_offset -> tbl_combine_egress_do_read_agg
    tbl_combine_egress_do_read_agg -> tbl_combine_control787
    tbl_combine_control787 -> cond_215
    cond_215 -> tbl_combine_control791
    cond_215 -> cond_216
    tbl_combine_control791 -> tbl_combine_egress_set_write_first_len_0
    tbl_combine_egress_set_write_first_len_0 -> tbl_combine_control804
    cond_216 -> tbl_combine_control796
    cond_216 -> tbl_combine_control800
    tbl_combine_control796 -> tbl_combine_egress_set_write_middle_len
    tbl_combine_egress_set_write_middle_len -> tbl_combine_control804
    tbl_combine_control800 -> tbl_combine_egress_set_write_middle_len_0
    tbl_combine_egress_set_write_middle_len_0 -> tbl_combine_control804
    tbl_combine_control804 -> DEPARSER
}
