# Single Core 5-stage MIPS pipeline RTL
 RTL design of a single core 5-stage MIPS pipeline CPU implementation in Verilog

This processor supports the following instructions:
| Type | Instructions         |
|------|-----------------------|
| R    | add                   |
| I    | lui, ori, sw, lw, beq |
| J    | j                     |

