LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY encoder_16_24 IS
  PORT (a:  IN STD_LOGIC_VECTOR (15 DOWNTO 0);
        s:  OUT STD_LOGIC_VECTOR (23 DOWNTO 0);
END encoder_16_24;

ARCHITECTURE structure OF encoder_16_24 IS
  SIGNAL r: unsigned;
  COMPONENT resto_da_divisao_16
    PORT (x: IN STD_LOGIC_VECTOR (15 DOWNTO 0);
          y: OUT STD_LOGIC_VECTOR (7 DOWNTO 0));
  END COMPONENT;
BEGIN
  resto: resto_da_divisao_16 PORT MAP (a, r);
  s <= a & std_logic_vector(r);
END structure;