[
	{
		"original_line": "  V(Q_out_p_ccpch) <+ q_out_p_ccpch;", 
		"bug_line": "  V(Q_out_p_ccpch) <+ q_out_p_ccpch",
		"error_description": "Missing semicolon at the end of the statement causes a syntax error as VerilogA requires all statements to be properly terminated."
	},
	{
		"original_line": "     end else begin", 
		"bug_line": "     end els begin",
		"error_description": "Misspelled keyword 'else' as 'els', causing unrecognized syntax"
	},
	{
		"original_line": "    i_out_pich         = 0;", 
		"bug_line": "    i_out_pich         = 0",
		"error_description": "Missing semicolon at the end of the assignment statement, causing unterminated expression in the initial_step block."
	},
	{
		"original_line": "      i_out_p_ccpch  = - i_out_p_ccpch;", 
		"bug_line": "      i_out_p_ccpch  = - ( i_out_p_ccpch;",
		"error_description": "Unmatched opening parenthesis: missing closing parenthesis for the expression"
	},
	{
		"original_line": "    else q_out_p_ccpch = `M_SQRT1_2;", 
		"bug_line": "    else q_out_p_ccpch = `M_SQRT1_2",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error as the following 'if' statement becomes improperly connected"
	},
	{
		"original_line": "    if ( tmp1 > 0.5 ) q_out_pich =  -`M_SQRT1_2;", 
		"bug_line": "    if ( tmp1 > 0.5 ) q_out_pich =  -`M_SQRT1_2",
		"error_description": "Missing semicolon at the end of the assignment statement. This causes the 'else' clause on the next line to be interpreted as part of the same statement, resulting in a syntax error since assignment statements must be terminated with semicolons."
	},
	{
		"original_line": "    else q_out_p_ccpch = `M_SQRT1_2;", 
		"bug_line": "    else q_out_p_ccpch = `M_SQRT1_2",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error due to unterminated real-value assignment."
	},
	{
		"original_line": "      i_out_pich         = - i_out_pich;", 
		"bug_line": "      i_out_pich         = - i_out_pich",
		"error_description": "Missing semicolon at the end of the assignment statement, causing the next line (q_out_pich assignment) to be parsed as part of the same expression, resulting in invalid syntax due to consecutive assignments without an operator."
	},
	{
		"original_line": "	   ran_in_pich_q, ran_in_ccpch_q;", 
		"bug_line": "	   ran_in_pich_q ran_in_ccpch_q;",
		"error_description": "Missing comma between port identifiers in input declaration"
	},
	{
		"original_line": "parameter integer pich_seed = 12345;", 
		"bug_line": "parameter integer pich_seed = 12345",
		"error_description": "Missing semicolon at the end of the parameter declaration. VerilogA requires semicolons to terminate parameter statements."
	},
	{
		"original_line": "(* instrument_module *)", 
		"bug_line": "(* instrument_module",
		"error_description": "Unterminated attribute comment: missing closing '*)' delimiter."
	},
	{
		"original_line": "       tmp3 = V( ran_in_ccpch_q );", 
		"bug_line": "       tmp3 = V( ran_in_ccpch_q;",
		"error_description": "Missing closing parenthesis ')' in function call to 'V', causing unmatched parentheses syntax error."
	},
	{
		"original_line": "                                tmp_out_pich, tmp_out_p_ccpch;", 
		"bug_line": "                                tmp_out_pich tmp_out_p_ccpch;",
		"error_description": "Missing comma between variable declarations causes a syntax error as identifiers 'tmp_out_pich' and 'tmp_out_p_ccpch' become adjacent without separator in the real type declaration list."
	},
	{
		"original_line": "       Q_out_p_cpich, Q_out_pich, Q_out_p_ccpch;", 
		"bug_line": "       Q_out_p_cpich, Q_out_pich Q_out_p_ccpch;",
		"error_description": "Missing comma between port identifiers 'Q_out_pich' and 'Q_out_p_ccpch' in the output declaration list"
	},
	{
		"original_line": "                                q_out_pich,    q_out_p_ccpch,", 
		"bug_line": "                                q_out_pich    q_out_p_ccpch,",
		"error_description": "Missing comma between variable declarations in the real variable list, causing a syntax error due to invalid separator between q_out_pich and q_out_p_ccpch."
	},
	{
		"original_line": "    i_out_p_ccpch  = 0;", 
		"bug_line": "    i_out_p_ccpch  = 0",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error as subsequent tokens become unparsable"
	},
	{
		"original_line": "    else i_out_p_ccpch = `M_SQRT1_2;", 
		"bug_line": "    else i_out_p_ccpch = `M_SQRT1_2",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error due to unterminated expression."
	},
	{
		"original_line": "      i_out_p_ccpch  = - i_out_p_ccpch;", 
		"bug_line": "      i_out_p_ccpch  = - i_out_p_ccpch",
		"error_description": "Missing semicolon at the end of the assignment statement."
	},
	{
		"original_line": "tmp2 = $rdist_uniform(ccpch_seed_local,  0, 1);", 
		"bug_line": "tmp2 = $rdist_uniform(ccpch_seed_local,  0, 1;",
		"error_description": "Missing closing parenthesis for function call, creating unmatched parentheses syntax error"
	},
	{
		"original_line": "       tmp2 = V( ran_in_ccpch_i );", 
		"bug_line": "       tmp2 = V( ran_in_ccpch_i;",
		"error_description": "Missing closing parenthesis for the V() function call, resulting in mismatched parentheses syntax error."
	}
]