{
  "Top": "top_kernel",
  "RtlTop": "top_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "a": {
      "index": "0",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_a",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "a_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "a_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "b": {
      "index": "1",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_b",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "b_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "b_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "sum": {
      "index": "2",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_sum",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "sum_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "sum_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -flow=impl",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "100",
    "Latency": "117"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top_kernel",
    "Version": "1.0",
    "DisplayName": "Top_kernel",
    "Revision": "2114444965",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_kernel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/top.cpp"],
    "TestBench": ["..\/..\/host.cpp"],
    "Vhdl": [
      "impl\/vhdl\/top_kernel_a_m_axi.vhd",
      "impl\/vhdl\/top_kernel_b_m_axi.vhd",
      "impl\/vhdl\/top_kernel_control_s_axi.vhd",
      "impl\/vhdl\/top_kernel_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/top_kernel_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/top_kernel_sum_m_axi.vhd",
      "impl\/vhdl\/top_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_kernel_a_m_axi.v",
      "impl\/verilog\/top_kernel_b_m_axi.v",
      "impl\/verilog\/top_kernel_control_s_axi.v",
      "impl\/verilog\/top_kernel_flow_control_loop_pipe.v",
      "impl\/verilog\/top_kernel_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/top_kernel_sum_m_axi.v",
      "impl\/verilog\/top_kernel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.mdd",
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.tcl",
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.yaml",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel.c",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel.h",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_hw.h",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_linux.c",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/top_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_sum",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "a_r_1",
          "access": "W",
          "description": "Data signal of a_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "a_r",
              "access": "W",
              "description": "Bit 31 to 0 of a_r"
            }]
        },
        {
          "offset": "0x14",
          "name": "a_r_2",
          "access": "W",
          "description": "Data signal of a_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "a_r",
              "access": "W",
              "description": "Bit 63 to 32 of a_r"
            }]
        },
        {
          "offset": "0x1c",
          "name": "b_r_1",
          "access": "W",
          "description": "Data signal of b_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "b_r",
              "access": "W",
              "description": "Bit 31 to 0 of b_r"
            }]
        },
        {
          "offset": "0x20",
          "name": "b_r_2",
          "access": "W",
          "description": "Data signal of b_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "b_r",
              "access": "W",
              "description": "Bit 63 to 32 of b_r"
            }]
        },
        {
          "offset": "0x28",
          "name": "sum_r_1",
          "access": "W",
          "description": "Data signal of sum_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "sum_r",
              "access": "W",
              "description": "Bit 31 to 0 of sum_r"
            }]
        },
        {
          "offset": "0x2c",
          "name": "sum_r_2",
          "access": "W",
          "description": "Data signal of sum_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "sum_r",
              "access": "W",
              "description": "Bit 63 to 32 of sum_r"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "a"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "b"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "sum"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_a:m_axi_b:m_axi_sum",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_a": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_a_",
      "paramPrefix": "C_M_AXI_A_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_a_ARADDR",
        "m_axi_a_ARBURST",
        "m_axi_a_ARCACHE",
        "m_axi_a_ARID",
        "m_axi_a_ARLEN",
        "m_axi_a_ARLOCK",
        "m_axi_a_ARPROT",
        "m_axi_a_ARQOS",
        "m_axi_a_ARREADY",
        "m_axi_a_ARREGION",
        "m_axi_a_ARSIZE",
        "m_axi_a_ARUSER",
        "m_axi_a_ARVALID",
        "m_axi_a_AWADDR",
        "m_axi_a_AWBURST",
        "m_axi_a_AWCACHE",
        "m_axi_a_AWID",
        "m_axi_a_AWLEN",
        "m_axi_a_AWLOCK",
        "m_axi_a_AWPROT",
        "m_axi_a_AWQOS",
        "m_axi_a_AWREADY",
        "m_axi_a_AWREGION",
        "m_axi_a_AWSIZE",
        "m_axi_a_AWUSER",
        "m_axi_a_AWVALID",
        "m_axi_a_BID",
        "m_axi_a_BREADY",
        "m_axi_a_BRESP",
        "m_axi_a_BUSER",
        "m_axi_a_BVALID",
        "m_axi_a_RDATA",
        "m_axi_a_RID",
        "m_axi_a_RLAST",
        "m_axi_a_RREADY",
        "m_axi_a_RRESP",
        "m_axi_a_RUSER",
        "m_axi_a_RVALID",
        "m_axi_a_WDATA",
        "m_axi_a_WID",
        "m_axi_a_WLAST",
        "m_axi_a_WREADY",
        "m_axi_a_WSTRB",
        "m_axi_a_WUSER",
        "m_axi_a_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "a"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "a"
        }
      ]
    },
    "m_axi_b": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_b_",
      "paramPrefix": "C_M_AXI_B_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_b_ARADDR",
        "m_axi_b_ARBURST",
        "m_axi_b_ARCACHE",
        "m_axi_b_ARID",
        "m_axi_b_ARLEN",
        "m_axi_b_ARLOCK",
        "m_axi_b_ARPROT",
        "m_axi_b_ARQOS",
        "m_axi_b_ARREADY",
        "m_axi_b_ARREGION",
        "m_axi_b_ARSIZE",
        "m_axi_b_ARUSER",
        "m_axi_b_ARVALID",
        "m_axi_b_AWADDR",
        "m_axi_b_AWBURST",
        "m_axi_b_AWCACHE",
        "m_axi_b_AWID",
        "m_axi_b_AWLEN",
        "m_axi_b_AWLOCK",
        "m_axi_b_AWPROT",
        "m_axi_b_AWQOS",
        "m_axi_b_AWREADY",
        "m_axi_b_AWREGION",
        "m_axi_b_AWSIZE",
        "m_axi_b_AWUSER",
        "m_axi_b_AWVALID",
        "m_axi_b_BID",
        "m_axi_b_BREADY",
        "m_axi_b_BRESP",
        "m_axi_b_BUSER",
        "m_axi_b_BVALID",
        "m_axi_b_RDATA",
        "m_axi_b_RID",
        "m_axi_b_RLAST",
        "m_axi_b_RREADY",
        "m_axi_b_RRESP",
        "m_axi_b_RUSER",
        "m_axi_b_RVALID",
        "m_axi_b_WDATA",
        "m_axi_b_WID",
        "m_axi_b_WLAST",
        "m_axi_b_WREADY",
        "m_axi_b_WSTRB",
        "m_axi_b_WUSER",
        "m_axi_b_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "b"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "b"
        }
      ]
    },
    "m_axi_sum": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_sum_",
      "paramPrefix": "C_M_AXI_SUM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_sum_ARADDR",
        "m_axi_sum_ARBURST",
        "m_axi_sum_ARCACHE",
        "m_axi_sum_ARID",
        "m_axi_sum_ARLEN",
        "m_axi_sum_ARLOCK",
        "m_axi_sum_ARPROT",
        "m_axi_sum_ARQOS",
        "m_axi_sum_ARREADY",
        "m_axi_sum_ARREGION",
        "m_axi_sum_ARSIZE",
        "m_axi_sum_ARUSER",
        "m_axi_sum_ARVALID",
        "m_axi_sum_AWADDR",
        "m_axi_sum_AWBURST",
        "m_axi_sum_AWCACHE",
        "m_axi_sum_AWID",
        "m_axi_sum_AWLEN",
        "m_axi_sum_AWLOCK",
        "m_axi_sum_AWPROT",
        "m_axi_sum_AWQOS",
        "m_axi_sum_AWREADY",
        "m_axi_sum_AWREGION",
        "m_axi_sum_AWSIZE",
        "m_axi_sum_AWUSER",
        "m_axi_sum_AWVALID",
        "m_axi_sum_BID",
        "m_axi_sum_BREADY",
        "m_axi_sum_BRESP",
        "m_axi_sum_BUSER",
        "m_axi_sum_BVALID",
        "m_axi_sum_RDATA",
        "m_axi_sum_RID",
        "m_axi_sum_RLAST",
        "m_axi_sum_RREADY",
        "m_axi_sum_RRESP",
        "m_axi_sum_RUSER",
        "m_axi_sum_RVALID",
        "m_axi_sum_WDATA",
        "m_axi_sum_WID",
        "m_axi_sum_WLAST",
        "m_axi_sum_WREADY",
        "m_axi_sum_WSTRB",
        "m_axi_sum_WUSER",
        "m_axi_sum_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "sum"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "sum"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_a_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_a_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_a_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_a_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_a_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_a_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_a_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_a_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_a_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_a_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_a_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_a_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_a_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_a_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_a_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_a_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_a_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_a_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_a_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_a_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_a_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_a_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_a_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_a_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_a_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_a_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_a_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_a_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_a_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_a_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_a_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_a_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_a_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_a_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_a_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_a_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_b_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_b_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_b_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_b_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_b_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_b_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_b_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_b_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_b_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_b_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_b_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_b_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_b_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_b_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_b_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_b_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_sum_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_sum_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_sum_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_sum_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_sum_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_sum_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_sum_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_sum_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_sum_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_sum_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_sum_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_sum_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_sum_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_sum_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_sum_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_sum_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_sum_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_sum_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_sum_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_sum_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_sum_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_sum_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_sum_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_sum_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_sum_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_sum_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_sum_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_sum_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_sum_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_sum_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_sum_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_sum_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_sum_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_sum_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_sum_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_sum_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_sum_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_sum_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_sum_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_sum_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_sum_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_sum_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_sum_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_sum_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_sum_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top_kernel",
      "BindInstances": "mul_32s_32s_32_1_1_U1 i_fu_184_p2 icmp_ln11_fu_190_p2 control_s_axi_U a_m_axi_U b_m_axi_U sum_m_axi_U"
    },
    "Info": {"top_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"top_kernel": {
        "Latency": {
          "LatencyBest": "117",
          "LatencyAvg": "117",
          "LatencyWorst": "117",
          "PipelineII": "100",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_11_1",
            "TripCount": "100",
            "Latency": "115",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "3",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "2722",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "2627",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-01-20 23:25:15 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1.1"
  }
}
