

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Fri Apr 30 12:36:43 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          319
LUT:            737
FF:             919
DSP:              7
BRAM:             0
SRL:              3
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.111
CP achieved post-implementation:    8.325
Timing met
