<!---

This file is used to generate your project datasheet. Please fill in the information below and delete any unused
sections.

You can also include images in this folder and reference them in the markdown. Each image must be less than
512 kb in size, and the combined size of all images must be less than 1 MB.
-->

## How it works

This tile is an experimental silicon art tile. It plays with the idea of crossing traditional crafts like weaving with the weaving-like work of entangled transistor lines. 

## How to test

No test - just looks

## External hardware

The artwork will be unveiled when decapping the chip
