/* SPDX-License-Identifier: BSD-2-Clause */
//[File]            : conn_host_csr_top.h
//[Revision time]   : Mon Oct 30 22:54:49 2023
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2023 Mediatek Incorportion. All rights reserved.

#ifndef __CONN_HOST_CSR_TOP_REGS_H__
#define __CONN_HOST_CSR_TOP_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     CONN_HOST_CSR_TOP CR Definitions                     
//
//****************************************************************************

#define CONN_HOST_CSR_TOP_BASE                                 (0x18060000 + CONN_INFRA_ON_REMAPPING_OFFSET)

#define CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_ADDR                  (CONN_HOST_CSR_TOP_BASE + 0x010u) // 0010
#define CONN_HOST_CSR_TOP_WF_BAND0_IRQ_STAT_ADDR               (CONN_HOST_CSR_TOP_BASE + 0x014u) // 0014
#define CONN_HOST_CSR_TOP_WF_BAND0_IRQ_ENA_ADDR                (CONN_HOST_CSR_TOP_BASE + 0x018u) // 0018
#define CONN_HOST_CSR_TOP_WF_BAND0_DOORBELL_ADDR               (CONN_HOST_CSR_TOP_BASE + 0x01Cu) // 001C
#define CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_ADDR                  (CONN_HOST_CSR_TOP_BASE + 0x020u) // 0020
#define CONN_HOST_CSR_TOP_WF_BAND1_IRQ_STAT_ADDR               (CONN_HOST_CSR_TOP_BASE + 0x024u) // 0024
#define CONN_HOST_CSR_TOP_WF_BAND1_IRQ_ENA_ADDR                (CONN_HOST_CSR_TOP_BASE + 0x028u) // 0028
#define CONN_HOST_CSR_TOP_BGF_LPCTL_ADDR                       (CONN_HOST_CSR_TOP_BASE + 0x030u) // 0030
#define CONN_HOST_CSR_TOP_BGF_IRQ_STAT_ADDR                    (CONN_HOST_CSR_TOP_BASE + 0x034u) // 0034
#define CONN_HOST_CSR_TOP_BGF_IRQ_ENA_ADDR                     (CONN_HOST_CSR_TOP_BASE + 0x038u) // 0038
#define CONN_HOST_CSR_TOP_BGF_FW_OWN_IRQ_ADDR                  (CONN_HOST_CSR_TOP_BASE + 0x03Cu) // 003C
#define CONN_HOST_CSR_TOP_GPS_LPCTL_ADDR                       (CONN_HOST_CSR_TOP_BASE + 0x040u) // 0040
#define CONN_HOST_CSR_TOP_GPS_IRQ_STAT_ADDR                    (CONN_HOST_CSR_TOP_BASE + 0x044u) // 0044
#define CONN_HOST_CSR_TOP_GPS_IRQ_ENA_ADDR                     (CONN_HOST_CSR_TOP_BASE + 0x048u) // 0048
#define CONN_HOST_CSR_TOP_WF_MD_LPCTL_ADDR                     (CONN_HOST_CSR_TOP_BASE + 0x050u) // 0050
#define CONN_HOST_CSR_TOP_WF_MD_IRQ_STAT_ADDR                  (CONN_HOST_CSR_TOP_BASE + 0x054u) // 0054
#define CONN_HOST_CSR_TOP_WF_MD_IRQ_ENA_ADDR                   (CONN_HOST_CSR_TOP_BASE + 0x058u) // 0058
#define CONN_HOST_CSR_TOP_ZB_LPCTL_ADDR                        (CONN_HOST_CSR_TOP_BASE + 0x060u) // 0060
#define CONN_HOST_CSR_TOP_ZB_IRQ_STAT_ADDR                     (CONN_HOST_CSR_TOP_BASE + 0x064u) // 0064
#define CONN_HOST_CSR_TOP_ZB_IRQ_ENA_ADDR                      (CONN_HOST_CSR_TOP_BASE + 0x068u) // 0068
#define CONN_HOST_CSR_TOP_ZB_FW_OWN_IRQ_ADDR                   (CONN_HOST_CSR_TOP_BASE + 0x06Cu) // 006C
#define CONN_HOST_CSR_TOP_BT0_MCU_JTAG_CTRL_ADDR               (CONN_HOST_CSR_TOP_BASE + 0x080u) // 0080
#define CONN_HOST_CSR_TOP_BT1_MCU_JTAG_CTRL_ADDR               (CONN_HOST_CSR_TOP_BASE + 0x084u) // 0084
#define CONN_HOST_CSR_TOP_WF_MCU_JTAG_CTRL_ADDR                (CONN_HOST_CSR_TOP_BASE + 0x088u) // 0088
#define CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_ADDR                 (CONN_HOST_CSR_TOP_BASE + 0x08Cu) // 008C
#define CONN_HOST_CSR_TOP_CONN_ON_MISC_ADDR                    (CONN_HOST_CSR_TOP_BASE + 0x0F0u) // 00F0
#define CONN_HOST_CSR_TOP_CONN_SYSTRAP_MODE_ADDR               (CONN_HOST_CSR_TOP_BASE + 0x0f8u) // 00F8
#define CONN_HOST_CSR_TOP_CSR_DEADFEED_EN_ADDR                 (CONN_HOST_CSR_TOP_BASE + 0x124u) // 0124
#define CONN_HOST_CSR_TOP_CSR_AP2CONN_ACCESS_DETECT_EN_ADDR    (CONN_HOST_CSR_TOP_BASE + 0x128u) // 0128
#define CONN_HOST_CSR_TOP_AP2CONN_TIMEOUT_EN_ADDR              (CONN_HOST_CSR_TOP_BASE + 0x12Cu) // 012C
#define CONN_HOST_CSR_TOP_AP2CONN_TIMEOUT_LIMIT_ADDR           (CONN_HOST_CSR_TOP_BASE + 0x130u) // 0130
#define CONN_HOST_CSR_TOP_AP2CONN_TIMEOUT_CLEAR_ADDR           (CONN_HOST_CSR_TOP_BASE + 0x134u) // 0134
#define CONN_HOST_CSR_TOP_CR_CONN_INFRA_CFG_ON_DBG_MUX_SEL_ADDR (CONN_HOST_CSR_TOP_BASE + 0x15Cu) // 015C
#define CONN_HOST_CSR_TOP_CR_CONN_INFRA_RGU_ON_DBG_MUX_SEL_ADDR (CONN_HOST_CSR_TOP_BASE + 0x160u) // 0160
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_00_ADDR (CONN_HOST_CSR_TOP_BASE + 0x170u) // 0170
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_01_ADDR (CONN_HOST_CSR_TOP_BASE + 0x174u) // 0174
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_02_ADDR (CONN_HOST_CSR_TOP_BASE + 0x178u) // 0178
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_03_ADDR (CONN_HOST_CSR_TOP_BASE + 0x17Cu) // 017C
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_04_ADDR (CONN_HOST_CSR_TOP_BASE + 0x180u) // 0180
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_05_ADDR (CONN_HOST_CSR_TOP_BASE + 0x184u) // 0184
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_06_ADDR (CONN_HOST_CSR_TOP_BASE + 0x188u) // 0188
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_07_ADDR (CONN_HOST_CSR_TOP_BASE + 0x18Cu) // 018C
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_TOP_ADDR           (CONN_HOST_CSR_TOP_BASE + 0x1A0u) // 01A0
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_WF_ADDR            (CONN_HOST_CSR_TOP_BASE + 0x1A4u) // 01A4
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_BT_ADDR            (CONN_HOST_CSR_TOP_BASE + 0x1A8u) // 01A8
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_GPS_ADDR           (CONN_HOST_CSR_TOP_BASE + 0x1ACu) // 01AC
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_FM_ADDR            (CONN_HOST_CSR_TOP_BASE + 0x1B0u) // 01B0
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_CBMCU_ADDR         (CONN_HOST_CSR_TOP_BASE + 0x1B4u) // 01B4
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_ZB_ADDR            (CONN_HOST_CSR_TOP_BASE + 0x1B8u) // 01B8
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_00_ADDR  (CONN_HOST_CSR_TOP_BASE + 0x1C0u) // 01C0
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_01_ADDR  (CONN_HOST_CSR_TOP_BASE + 0x1C4u) // 01C4
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_02_ADDR  (CONN_HOST_CSR_TOP_BASE + 0x1C8u) // 01C8
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_03_ADDR  (CONN_HOST_CSR_TOP_BASE + 0x1CCu) // 01CC
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_04_ADDR  (CONN_HOST_CSR_TOP_BASE + 0x1D0u) // 01D0
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_05_ADDR  (CONN_HOST_CSR_TOP_BASE + 0x1D4u) // 01D4
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_06_ADDR  (CONN_HOST_CSR_TOP_BASE + 0x1D8u) // 01D8
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_07_ADDR  (CONN_HOST_CSR_TOP_BASE + 0x1DCu) // 01DC
#define CONN_HOST_CSR_TOP_CONN_SEMA_M2_SW_RST_B_ADDR           (CONN_HOST_CSR_TOP_BASE + 0x1F0u) // 01F0
#define CONN_HOST_CSR_TOP_CONN_SEMA_M3_SW_RST_B_ADDR           (CONN_HOST_CSR_TOP_BASE + 0x1F4u) // 01F4
#define CONN_HOST_CSR_TOP_CONN_ON2OFF_TX_SLEEP_PROTECT_CTRL_CSR_ADDR (CONN_HOST_CSR_TOP_BASE + 0x300u) // 0300
#define CONN_HOST_CSR_TOP_CONN_OFF2ON_TX_SLEEP_PROTECT_CTRL_CSR_ADDR (CONN_HOST_CSR_TOP_BASE + 0x304u) // 0304
#define CONN_HOST_CSR_TOP_CONN_CONN2TOP_TX_SLEEP_PROTECT_CTRL_CSR_ADDR (CONN_HOST_CSR_TOP_BASE + 0x314u) // 0314
#define CONN_HOST_CSR_TOP_CONN_CONN2TOP_RX_SLEEP_PROTECT_CTRL_CSR_ADDR (CONN_HOST_CSR_TOP_BASE + 0x320u) // 0320
#define CONN_HOST_CSR_TOP_CONN_BT2HOST_TX_SLEEP_PROTECT_CTRL_CSR_ADDR (CONN_HOST_CSR_TOP_BASE + 0x324u) // 0324
#define CONN_HOST_CSR_TOP_CONN_BT2HOST_RX_SLEEP_PROTECT_CTRL_CSR_ADDR (CONN_HOST_CSR_TOP_BASE + 0x328u) // 0328
#define CONN_HOST_CSR_TOP_CONN_WF2HOST_TX_SLEEP_PROTECT_CTRL_CSR_ADDR (CONN_HOST_CSR_TOP_BASE + 0x330u) // 0330
#define CONN_HOST_CSR_TOP_CONN_WF2HOST_RX_SLEEP_PROTECT_CTRL_CSR_ADDR (CONN_HOST_CSR_TOP_BASE + 0x334u) // 0334
#define CONN_HOST_CSR_TOP_CONN_GPS2HOST_TX_SLEEP_PROTECT_CTRL_CSR_ADDR (CONN_HOST_CSR_TOP_BASE + 0x338u) // 0338
#define CONN_HOST_CSR_TOP_CONN_GPS2HOST_RX_SLEEP_PROTECT_CTRL_CSR_ADDR (CONN_HOST_CSR_TOP_BASE + 0x33Cu) // 033C
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_ADDR (CONN_HOST_CSR_TOP_BASE + 0x340u) // 0340
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_PRESTANDBY_STOP_ADDR (CONN_HOST_CSR_TOP_BASE + 0x344u) // 0344
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRESTANDBY_TIMER_ADDR (CONN_HOST_CSR_TOP_BASE + 0x348u) // 0348
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRESTANDBY_COUNTER_ADDR (CONN_HOST_CSR_TOP_BASE + 0x34Cu) // 034C
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_ADDR     (CONN_HOST_CSR_TOP_BASE + 0x380u) // 0380
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR (CONN_HOST_CSR_TOP_BASE + 0x384u) // 0384
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_TIMER_ADDR       (CONN_HOST_CSR_TOP_BASE + 0x388u) // 0388
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_COUNTER_ADDR     (CONN_HOST_CSR_TOP_BASE + 0x38Cu) // 038C
#define CONN_HOST_CSR_TOP_HOST_WF_SLP_TIMER_ADDR               (CONN_HOST_CSR_TOP_BASE + 0x390u) // 0390
#define CONN_HOST_CSR_TOP_HOST_WF_SLP_COUNTER_ADDR             (CONN_HOST_CSR_TOP_BASE + 0x394u) // 0394
#define CONN_HOST_CSR_TOP_HOST_BT_SLP_TIMER_ADDR               (CONN_HOST_CSR_TOP_BASE + 0x398u) // 0398
#define CONN_HOST_CSR_TOP_HOST_BT_SLP_COUNTER_ADDR             (CONN_HOST_CSR_TOP_BASE + 0x39Cu) // 039C
#define CONN_HOST_CSR_TOP_HOST_GPS_SLP_TIMER_ADDR              (CONN_HOST_CSR_TOP_BASE + 0x3A0u) // 03A0
#define CONN_HOST_CSR_TOP_HOST_GPS_SLP_COUNTER_ADDR            (CONN_HOST_CSR_TOP_BASE + 0x3A4u) // 03A4
#define CONN_HOST_CSR_TOP_HOST_ZB_SLP_TIMER_ADDR               (CONN_HOST_CSR_TOP_BASE + 0x3A8u) // 03A8
#define CONN_HOST_CSR_TOP_HOST_ZB_SLP_COUNTER_ADDR             (CONN_HOST_CSR_TOP_BASE + 0x3ACu) // 03AC
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_W_R_ADDR_ADDR        (CONN_HOST_CSR_TOP_BASE + 0x700u) // 0700
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_SET_ADDR_ADDR        (CONN_HOST_CSR_TOP_BASE + 0x704u) // 0704
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_CLR_ADDR_ADDR        (CONN_HOST_CSR_TOP_BASE + 0x708u) // 0708
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_W_R_ADDR_ADDR       (CONN_HOST_CSR_TOP_BASE + 0x710u) // 0710
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_SET_ADDR_ADDR       (CONN_HOST_CSR_TOP_BASE + 0x714u) // 0714
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_CLR_ADDR_ADDR       (CONN_HOST_CSR_TOP_BASE + 0x718u) // 0718
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_W_R_ADDR_ADDR        (CONN_HOST_CSR_TOP_BASE + 0x720u) // 0720
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_SET_ADDR_ADDR        (CONN_HOST_CSR_TOP_BASE + 0x724u) // 0724
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_CLR_ADDR_ADDR        (CONN_HOST_CSR_TOP_BASE + 0x728u) // 0728
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_W_R_ADDR_ADDR       (CONN_HOST_CSR_TOP_BASE + 0x730u) // 0730
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_SET_ADDR_ADDR       (CONN_HOST_CSR_TOP_BASE + 0x734u) // 0734
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_CLR_ADDR_ADDR       (CONN_HOST_CSR_TOP_BASE + 0x738u) // 0738
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_W_R_ADDR_ADDR       (CONN_HOST_CSR_TOP_BASE + 0x740u) // 0740
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_SET_ADDR_ADDR       (CONN_HOST_CSR_TOP_BASE + 0x744u) // 0744
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_CLR_ADDR_ADDR       (CONN_HOST_CSR_TOP_BASE + 0x748u) // 0748
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_0_ADDR_ADDR          (CONN_HOST_CSR_TOP_BASE + 0x780u) // 0780
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_1_ADDR_ADDR          (CONN_HOST_CSR_TOP_BASE + 0x784u) // 0784
#define CONN_HOST_CSR_TOP_WF1_CSR_DUMMY_CR_0_ADDR_ADDR         (CONN_HOST_CSR_TOP_BASE + 0x788u) // 0788
#define CONN_HOST_CSR_TOP_WF1_CSR_DUMMY_CR_1_ADDR_ADDR         (CONN_HOST_CSR_TOP_BASE + 0x78Cu) // 078C
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_0_ADDR_ADDR         (CONN_HOST_CSR_TOP_BASE + 0x790u) // 0790
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_1_ADDR_ADDR         (CONN_HOST_CSR_TOP_BASE + 0x794u) // 0794
#define CONN_HOST_CSR_TOP_BGF1_CSR_DUMMY_CR_0_ADDR_ADDR        (CONN_HOST_CSR_TOP_BASE + 0x798u) // 0798
#define CONN_HOST_CSR_TOP_BGF1_CSR_DUMMY_CR_1_ADDR_ADDR        (CONN_HOST_CSR_TOP_BASE + 0x79Cu) // 079C
#define CONN_HOST_CSR_TOP_WF_MD_SRATUS_SYNC_W_R_ADDR_ADDR      (CONN_HOST_CSR_TOP_BASE + 0x7B0u) // 07B0
#define CONN_HOST_CSR_TOP_WF_MD_SRATUS_SYNC_SET_ADDR_ADDR      (CONN_HOST_CSR_TOP_BASE + 0x7B4u) // 07B4
#define CONN_HOST_CSR_TOP_WF_MD_SRATUS_SYNC_CLR_ADDR_ADDR      (CONN_HOST_CSR_TOP_BASE + 0x7B8u) // 07B8
#define CONN_HOST_CSR_TOP_RSV0_BACKUP_W_R_ADDR_ADDR            (CONN_HOST_CSR_TOP_BASE + 0x7C0u) // 07C0
#define CONN_HOST_CSR_TOP_RSV0_BACKUP_SET_ADDR_ADDR            (CONN_HOST_CSR_TOP_BASE + 0x7C4u) // 07C4
#define CONN_HOST_CSR_TOP_RSV0_BACKUP_CLR_ADDR_ADDR            (CONN_HOST_CSR_TOP_BASE + 0x7C8u) // 07C8
#define CONN_HOST_CSR_TOP_AP2CONN_DETECT_FORCE_EN_ON_ADDR      (CONN_HOST_CSR_TOP_BASE + 0x800u) // 0800
#define CONN_HOST_CSR_TOP_WF_DRV_CIDX_TRIG_ADDR                (CONN_HOST_CSR_TOP_BASE + 0x810u) // 0810
#define CONN_HOST_CSR_TOP_WFHOST_COREDUMP_IRQ_ADDR             (CONN_HOST_CSR_TOP_BASE + 0x814u) // 0814
#define CONN_HOST_CSR_TOP_RGF_SHARE_CONGIF_CR_ADDR             (CONN_HOST_CSR_TOP_BASE + 0x818u) // 0818
#define CONN_HOST_CSR_TOP_DEVAPC_AO_WRAPPER_OFF_DBG_MODE_ADDR  (CONN_HOST_CSR_TOP_BASE + 0x830u) // 0830
#define CONN_HOST_CSR_TOP_DEVAPC_AO_WRAPPER_VON_DBG_MODE_ADDR  (CONN_HOST_CSR_TOP_BASE + 0x834u) // 0834
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_OUT_ADDR         (CONN_HOST_CSR_TOP_BASE + 0xA00u) // 0A00
#define CONN_HOST_CSR_TOP_CONN_INFRA_CFG_ON_DBG_ADDR           (CONN_HOST_CSR_TOP_BASE + 0xA04u) // 0A04
#define CONN_HOST_CSR_TOP_CONN_INFRA_RGU_ON_DBG_ADDR           (CONN_HOST_CSR_TOP_BASE + 0xA08u) // 0A08
#define CONN_HOST_CSR_TOP_CONN_INFRA_CLKGEN_ON_DBG_ADDR        (CONN_HOST_CSR_TOP_BASE + 0xA0Cu) // 0A0C
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR              (CONN_HOST_CSR_TOP_BASE + 0xA10u) // 0A10
#define CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_ON_MONFLG_OUT_ADDR   (CONN_HOST_CSR_TOP_BASE + 0XA14u) // 0A14
#define CONN_HOST_CSR_TOP_WF_ON_MONFLG_EN_FR_HIF_ADDR          (CONN_HOST_CSR_TOP_BASE + 0xB00u) // 0B00
#define CONN_HOST_CSR_TOP_WF_ON_MONFLG_SEL_FR_HIF_ADDR         (CONN_HOST_CSR_TOP_BASE + 0xB04u) // 0B04
#define CONN_HOST_CSR_TOP_WF_OFF_MONFLG_EN_FR_HIF_ADDR         (CONN_HOST_CSR_TOP_BASE + 0xB08u) // 0B08
#define CONN_HOST_CSR_TOP_WF_OFF_MONFLG_SEL_FR_HIF_ADDR        (CONN_HOST_CSR_TOP_BASE + 0xB0Cu) // 0B0C
#define CONN_HOST_CSR_TOP_WF_ON_MONFLG_OUT_ADDR                (CONN_HOST_CSR_TOP_BASE + 0xB10u) // 0B10
#define CONN_HOST_CSR_TOP_WF_MCUSYS_ON_MODULE_SEL_FR_HIF_ADDR  (CONN_HOST_CSR_TOP_BASE + 0xB14u) // 0B14
#define CONN_HOST_CSR_TOP_ADDR_WF_VON_MONFLG_EN_FR_HIF_ADDR    (CONN_HOST_CSR_TOP_BASE + 0xB18u) // 0B18
#define CONN_HOST_CSR_TOP_ADDR_WF_VON_MONFLG_SEL_FR_HIF_ADDR   (CONN_HOST_CSR_TOP_BASE + 0xB1Cu) // 0B1C
#define CONN_HOST_CSR_TOP_ADDR_WF_LIT_MONFLG_EN_FR_HIF_ADDR    (CONN_HOST_CSR_TOP_BASE + 0xB20u) // 0B20
#define CONN_HOST_CSR_TOP_ADDR_WF_LIT_MONFLG_SEL_FR_HIF_ADDR   (CONN_HOST_CSR_TOP_BASE + 0xB24u) // 0B24
#define CONN_HOST_CSR_TOP_wf_off_mcu_monflg_en_fr_hif_ADDR     (CONN_HOST_CSR_TOP_BASE + 0xB28u) // 0B28
#define CONN_HOST_CSR_TOP_wf_off_mcu_monflg_sel_fr_hif_ADDR    (CONN_HOST_CSR_TOP_BASE + 0xB2Cu) // 0B2C
#define CONN_HOST_CSR_TOP_BGF_MONFLG_ON_OUT_ADDR               (CONN_HOST_CSR_TOP_BASE + 0xC00u) // 0C00
#define CONN_HOST_CSR_TOP_CR_HOSTCSR2BGF_ON_DBG_SEL_ADDR       (CONN_HOST_CSR_TOP_BASE + 0xC04u) // 0C04
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_ADDR                    (CONN_HOST_CSR_TOP_BASE + 0xC08u) // 0C08
#define CONN_HOST_CSR_TOP_ADDR_CR_CONN_AON_TOP_RESERVE_ADDR    (CONN_HOST_CSR_TOP_BASE + 0xC0Cu) // 0C0C
#define CONN_HOST_CSR_TOP_cr_conninfra_bt_top_vlp_osc_div2_en_ADDR (CONN_HOST_CSR_TOP_BASE + 0xC10u) // 0C10
#define CONN_HOST_CSR_TOP_ZB_MONFLG_ON_OUT_ADDR                (CONN_HOST_CSR_TOP_BASE + 0xC20u) // 0C20
#define CONN_HOST_CSR_TOP_CR_HOSTCSR2ZB_ON_DBG_SEL_ADDR        (CONN_HOST_CSR_TOP_BASE + 0xC24u) // 0C24
#define CONN_HOST_CSR_TOP_CONN_INFRA_REMAPPING_CR_SECURITY_CTRL_ADDR (CONN_HOST_CSR_TOP_BASE + 0xD00u) // 0D00
#define CONN_HOST_CSR_TOP_ADDR_MCU_0_EMI_BASE_ADDR_ADDR        (CONN_HOST_CSR_TOP_BASE + 0xD04u) // 0D04
#define CONN_HOST_CSR_TOP_ADDR_MD_SHARED_BASE_ADDR_ADDR        (CONN_HOST_CSR_TOP_BASE + 0xD08u) // 0D08
#define CONN_HOST_CSR_TOP_ADDR_GPS_EMI_BASE_ADDR_ADDR          (CONN_HOST_CSR_TOP_BASE + 0xD0Cu) // 0D0C
#define CONN_HOST_CSR_TOP_WF_REMAPPING_CR_SECURITY_CTRL_ADDR   (CONN_HOST_CSR_TOP_BASE + 0xD10u) // 0D10
#define CONN_HOST_CSR_TOP_ADDR_WF_MCU_0_EMI_BASE_ADDR_ADDR     (CONN_HOST_CSR_TOP_BASE + 0xD14u) // 0D14
#define CONN_HOST_CSR_TOP_ADDR_WF_MD_SHARED_BASE_ADDR_ADDR     (CONN_HOST_CSR_TOP_BASE + 0xD18u) // 0D18
#define CONN_HOST_CSR_TOP_ADDR_WF_GPS_EMI_BASE_ADDR_ADDR       (CONN_HOST_CSR_TOP_BASE + 0xD1Cu) // 0D1C
#define CONN_HOST_CSR_TOP_BT_REMAPPING_CR_SECURITY_CTRL_ADDR   (CONN_HOST_CSR_TOP_BASE + 0xD20u) // 0D20
#define CONN_HOST_CSR_TOP_ADDR_BT_MCU_0_EMI_BASE_ADDR_ADDR     (CONN_HOST_CSR_TOP_BASE + 0xD24u) // 0D24
#define CONN_HOST_CSR_TOP_ADDR_BT_MD_SHARED_BASE_ADDR_ADDR     (CONN_HOST_CSR_TOP_BASE + 0xD28u) // 0D28
#define CONN_HOST_CSR_TOP_ADDR_BT_GPS_EMI_BASE_ADDR_ADDR       (CONN_HOST_CSR_TOP_BASE + 0xD2Cu) // 0D2C
#define CONN_HOST_CSR_TOP_BT1_REMAPPING_CR_SECURITY_CTRL_ADDR  (CONN_HOST_CSR_TOP_BASE + 0xD30u) // 0D30
#define CONN_HOST_CSR_TOP_ADDR_BT1_MCU_0_EMI_BASE_ADDR_ADDR    (CONN_HOST_CSR_TOP_BASE + 0xD34u) // 0D34
#define CONN_HOST_CSR_TOP_ADDR_BT1_MD_SHARED_BASE_ADDR_ADDR    (CONN_HOST_CSR_TOP_BASE + 0xD38u) // 0D38
#define CONN_HOST_CSR_TOP_ADDR_BT1_GPS_EMI_BASE_ADDR_ADDR      (CONN_HOST_CSR_TOP_BASE + 0xD3Cu) // 0D3C
#define CONN_HOST_CSR_TOP_ADDR_WF_FW_OWN_PROTECT_EN_ADDR       (CONN_HOST_CSR_TOP_BASE + 0xE00u) // 0E00
#define CONN_HOST_CSR_TOP_ADDR_BT_FW_OWN_PROTECT_EN_ADDR       (CONN_HOST_CSR_TOP_BASE + 0xE04u) // 0E04
#define CONN_HOST_CSR_TOP_ADDR_WF_FW_OWN_PROTECT_CLR_ADDR      (CONN_HOST_CSR_TOP_BASE + 0xE08u) // 0E08
#define CONN_HOST_CSR_TOP_ADDR_BT_FW_OWN_PROTECT_CLR_ADDR      (CONN_HOST_CSR_TOP_BASE + 0xE0Cu) // 0E0C
#define CONN_HOST_CSR_TOP_ADDR_FW_OWN_PROTECT_TRQ_B_ADDR       (CONN_HOST_CSR_TOP_BASE + 0xE10u) // 0E10
#define CONN_HOST_CSR_TOP_ADDR_WF_FW_OWN_PROTECT_ADDR_LATCH_ADDR (CONN_HOST_CSR_TOP_BASE + 0xE14u) // 0E14
#define CONN_HOST_CSR_TOP_ADDR_BT_FW_OWN_PROTECT_ADDR_LATCH_ADDR (CONN_HOST_CSR_TOP_BASE + 0xE18u) // 0E18
#define CONN_HOST_CSR_TOP_ADDR_WF_FW_OWN_PROTECT_ADDR_LATCH_1_ADDR (CONN_HOST_CSR_TOP_BASE + 0xE1Cu) // 0E1C
#define CONN_HOST_CSR_TOP_ADDR_BT_FW_OWN_PROTECT_ADDR_LATCH_1_ADDR (CONN_HOST_CSR_TOP_BASE + 0xE20u) // 0E20
#define CONN_HOST_CSR_TOP_ADDR_ZB_FW_OWN_PROTECT_ADDR_LATCH_ADDR (CONN_HOST_CSR_TOP_BASE + 0xE24u) // 0E24
#define CONN_HOST_CSR_TOP_ADDR_ZB_FW_OWN_PROTECT_ADDR_LATCH_1_ADDR (CONN_HOST_CSR_TOP_BASE + 0xE28u) // 0E28
#define CONN_HOST_CSR_TOP_ADDR_ZB_FW_OWN_PROTECT_EN_ADDR       (CONN_HOST_CSR_TOP_BASE + 0xE2Cu) // 0E2C
#define CONN_HOST_CSR_TOP_ADDR_ZB_FW_OWN_PROTECT_CLR_ADDR      (CONN_HOST_CSR_TOP_BASE + 0xE30u) // 0E30




/* =====================================================================================

  ---WF_BAND0_LPCTL (0x18060000 + 0x010u)---

    WF_B0_AP_HOST_SET_FW_OWN_HS_PULSE[0] - (A0) Host set this bit to transfer ownership to FW (WF Band 0). 
                                     This will introduce an interrupt to FW and u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_wf_b0_host_csr_fw_own_sts[0x1800_1404] bit[0] will be set to 1.
    WF_B0_AP_HOST_CLR_FW_OWN_HS_PULSE[1] - (A0) Host set this bit to request ownership back to HOST from FW (WF Band 0). 
                                     This will introduce an interrupt to FW and u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_wf_b0_host_csr_fw_own_sts[0x1800_1404] bit[1] will be set to 1.
    WF_B0_AP_HOST_OWNER_STATE_SYNC[2] - (RO) [WiFi_Driver_Own_DBG] (WF Band 0)
                                     ap host_csr firmware own status (0: driver own, 1:firmware own)
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_WF_B0_AP_HOST_OWNER_STATE_SYNC_ADDR CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_WF_B0_AP_HOST_OWNER_STATE_SYNC_MASK 0x00000004u                // WF_B0_AP_HOST_OWNER_STATE_SYNC[2]
#define CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_WF_B0_AP_HOST_OWNER_STATE_SYNC_SHFT 2u
#define CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_WF_B0_AP_HOST_CLR_FW_OWN_HS_PULSE_ADDR CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_WF_B0_AP_HOST_CLR_FW_OWN_HS_PULSE_MASK 0x00000002u                // WF_B0_AP_HOST_CLR_FW_OWN_HS_PULSE[1]
#define CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_WF_B0_AP_HOST_CLR_FW_OWN_HS_PULSE_SHFT 1u
#define CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_WF_B0_AP_HOST_SET_FW_OWN_HS_PULSE_ADDR CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_WF_B0_AP_HOST_SET_FW_OWN_HS_PULSE_MASK 0x00000001u                // WF_B0_AP_HOST_SET_FW_OWN_HS_PULSE[0]
#define CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_WF_B0_AP_HOST_SET_FW_OWN_HS_PULSE_SHFT 0u

/* =====================================================================================

  ---WF_BAND0_IRQ_STAT (0x18060000 + 0x014u)---

    WF_B0_HOST_LPCR_FW_OWN_CLR_STAT[0] - (W1C) Host AP own interrupt. (cause by WF Band 0)
                                     Write 1 clear interrupt status.
                                     0 : no interrupt
                                     1: host_own interrupt
                                     
                                     When firmware write 1 clear u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_wf_b0_host_lpcr_fw_own [0x1800_1408] bit[0] . Hardware would trigger host side host_own_int. It means firmware transfer ownership to driver.
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_BAND0_IRQ_STAT_WF_B0_HOST_LPCR_FW_OWN_CLR_STAT_ADDR CONN_HOST_CSR_TOP_WF_BAND0_IRQ_STAT_ADDR
#define CONN_HOST_CSR_TOP_WF_BAND0_IRQ_STAT_WF_B0_HOST_LPCR_FW_OWN_CLR_STAT_MASK 0x00000001u                // WF_B0_HOST_LPCR_FW_OWN_CLR_STAT[0]
#define CONN_HOST_CSR_TOP_WF_BAND0_IRQ_STAT_WF_B0_HOST_LPCR_FW_OWN_CLR_STAT_SHFT 0u

/* =====================================================================================

  ---WF_BAND0_IRQ_ENA (0x18060000 + 0x018u)---

    WF_B0_IRQ_ENA[3..0]          - (RW) host AP own interrupt enable(only bit0 used) (cause by WF Band 0)
                                     0 : interrupt disable
                                     1 : interrupt enable
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_BAND0_IRQ_ENA_WF_B0_IRQ_ENA_ADDR  CONN_HOST_CSR_TOP_WF_BAND0_IRQ_ENA_ADDR
#define CONN_HOST_CSR_TOP_WF_BAND0_IRQ_ENA_WF_B0_IRQ_ENA_MASK  0x0000000Fu                // WF_B0_IRQ_ENA[3..0]
#define CONN_HOST_CSR_TOP_WF_BAND0_IRQ_ENA_WF_B0_IRQ_ENA_SHFT  0u

/* =====================================================================================

  ---WF_BAND0_DOORBELL (0x18060000 + 0x01Cu)---

    WF_BAND0_DOORBELL[3..0]      - (RW)  xxx 
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_BAND0_DOORBELL_WF_BAND0_DOORBELL_ADDR CONN_HOST_CSR_TOP_WF_BAND0_DOORBELL_ADDR
#define CONN_HOST_CSR_TOP_WF_BAND0_DOORBELL_WF_BAND0_DOORBELL_MASK 0x0000000Fu                // WF_BAND0_DOORBELL[3..0]
#define CONN_HOST_CSR_TOP_WF_BAND0_DOORBELL_WF_BAND0_DOORBELL_SHFT 0u

/* =====================================================================================

  ---WF_BAND1_LPCTL (0x18060000 + 0x020u)---

    WF_B1_AP_HOST_SET_FW_OWN_HS_PULSE[0] - (A0) Host set this bit to transfer ownership to FW (WF Band 1). 
                                     This will introduce an interrupt to FW and u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_wf_b1_host_csr_fw_own_sts[0x1800_140C] bit[0] will be set to 1.
    WF_B1_AP_HOST_CLR_FW_OWN_HS_PULSE[1] - (A0) Host set this bit to request ownership back to HOST from FW (WF Band 1). 
                                     This will introduce an interrupt to FW and u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_wf_b1_host_csr_fw_own_sts[0x1800_140C] bit[1] will be set to 1.
    WF_B1_AP_HOST_OWNER_STATE_SYNC[2] - (RO) [WiFi_Driver_Own_DBG] (WF Band 1)
                                     ap host_csr firmware own status (0: driver own, 1:firmware own)
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_WF_B1_AP_HOST_OWNER_STATE_SYNC_ADDR CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_WF_B1_AP_HOST_OWNER_STATE_SYNC_MASK 0x00000004u                // WF_B1_AP_HOST_OWNER_STATE_SYNC[2]
#define CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_WF_B1_AP_HOST_OWNER_STATE_SYNC_SHFT 2u
#define CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_WF_B1_AP_HOST_CLR_FW_OWN_HS_PULSE_ADDR CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_WF_B1_AP_HOST_CLR_FW_OWN_HS_PULSE_MASK 0x00000002u                // WF_B1_AP_HOST_CLR_FW_OWN_HS_PULSE[1]
#define CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_WF_B1_AP_HOST_CLR_FW_OWN_HS_PULSE_SHFT 1u
#define CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_WF_B1_AP_HOST_SET_FW_OWN_HS_PULSE_ADDR CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_WF_B1_AP_HOST_SET_FW_OWN_HS_PULSE_MASK 0x00000001u                // WF_B1_AP_HOST_SET_FW_OWN_HS_PULSE[0]
#define CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_WF_B1_AP_HOST_SET_FW_OWN_HS_PULSE_SHFT 0u

/* =====================================================================================

  ---WF_BAND1_IRQ_STAT (0x18060000 + 0x024u)---

    WF_B1_HOST_LPCR_FW_OWN_CLR_STAT[0] - (W1C) Host AP own interrupt. (cause by WF Band 1)
                                     Write 1 clear interrupt status.
                                     0 : no interrupt
                                     1: host_own interrupt
                                     
                                     When firmware write 1 clear u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_wf_b1_host_lpcr_fw_own [0x1800_1410] bit[0] . Hardware would trigger host side host_own_int. It means firmware transfer ownership to driver.
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_BAND1_IRQ_STAT_WF_B1_HOST_LPCR_FW_OWN_CLR_STAT_ADDR CONN_HOST_CSR_TOP_WF_BAND1_IRQ_STAT_ADDR
#define CONN_HOST_CSR_TOP_WF_BAND1_IRQ_STAT_WF_B1_HOST_LPCR_FW_OWN_CLR_STAT_MASK 0x00000001u                // WF_B1_HOST_LPCR_FW_OWN_CLR_STAT[0]
#define CONN_HOST_CSR_TOP_WF_BAND1_IRQ_STAT_WF_B1_HOST_LPCR_FW_OWN_CLR_STAT_SHFT 0u

/* =====================================================================================

  ---WF_BAND1_IRQ_ENA (0x18060000 + 0x028u)---

    WF_B1_IRQ_ENA[3..0]          - (RW) host AP own interrupt enable(only bit0 used) (cause by WF Band 1)
                                     0 : interrupt disable
                                     1 : interrupt enable
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_BAND1_IRQ_ENA_WF_B1_IRQ_ENA_ADDR  CONN_HOST_CSR_TOP_WF_BAND1_IRQ_ENA_ADDR
#define CONN_HOST_CSR_TOP_WF_BAND1_IRQ_ENA_WF_B1_IRQ_ENA_MASK  0x0000000Fu                // WF_B1_IRQ_ENA[3..0]
#define CONN_HOST_CSR_TOP_WF_BAND1_IRQ_ENA_WF_B1_IRQ_ENA_SHFT  0u

/* =====================================================================================

  ---BGF_LPCTL (0x18060000 + 0x030u)---

    BGF_AP_HOST_SET_FW_OWN_HS_PULSE[0] - (A0) Host set this bit to transfer ownership to FW (WF Band 1). 
                                     This will introduce an interrupt to FW and u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_bgf_host_csr_fw_own_sts[0x1800_141C] bit[0] will be set to 1.
    BGF_AP_HOST_CLR_FW_OWN_HS_PULSE[1] - (A0) Host set this bit to request ownership back to HOST from FW (BGF). 
                                     This will introduce an interrupt to FW and u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_bgf_host_csr_fw_own_sts[0x1800_141C] bit[1] will be set to 1.
    BGF_AP_HOST_OWNER_STATE_SYNC[2] - (RO) [BGF_Driver_Own_DBG] 
                                     ap host_csr firmware own status (0: driver own, 1:firmware own)
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_BGF_LPCTL_BGF_AP_HOST_OWNER_STATE_SYNC_ADDR CONN_HOST_CSR_TOP_BGF_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_BGF_LPCTL_BGF_AP_HOST_OWNER_STATE_SYNC_MASK 0x00000004u                // BGF_AP_HOST_OWNER_STATE_SYNC[2]
#define CONN_HOST_CSR_TOP_BGF_LPCTL_BGF_AP_HOST_OWNER_STATE_SYNC_SHFT 2u
#define CONN_HOST_CSR_TOP_BGF_LPCTL_BGF_AP_HOST_CLR_FW_OWN_HS_PULSE_ADDR CONN_HOST_CSR_TOP_BGF_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_BGF_LPCTL_BGF_AP_HOST_CLR_FW_OWN_HS_PULSE_MASK 0x00000002u                // BGF_AP_HOST_CLR_FW_OWN_HS_PULSE[1]
#define CONN_HOST_CSR_TOP_BGF_LPCTL_BGF_AP_HOST_CLR_FW_OWN_HS_PULSE_SHFT 1u
#define CONN_HOST_CSR_TOP_BGF_LPCTL_BGF_AP_HOST_SET_FW_OWN_HS_PULSE_ADDR CONN_HOST_CSR_TOP_BGF_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_BGF_LPCTL_BGF_AP_HOST_SET_FW_OWN_HS_PULSE_MASK 0x00000001u                // BGF_AP_HOST_SET_FW_OWN_HS_PULSE[0]
#define CONN_HOST_CSR_TOP_BGF_LPCTL_BGF_AP_HOST_SET_FW_OWN_HS_PULSE_SHFT 0u

/* =====================================================================================

  ---BGF_IRQ_STAT (0x18060000 + 0x034u)---

    BGF_HOST_LPCR_FW_OWN_CLR_STAT[0] - (W1C) Host AP own interrupt. (cause by BGF)
                                     Write 1 clear interrupt status.
                                     0 : no interrupt
                                     1: host_own interrupt
                                     
                                     When firmware write 1 clear u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_bgf_host_lpcr_fw_own [0x1800_1420] bit[0] . Hardware would trigger host side host_own_int. It means firmware transfer ownership to driver.
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_BGF_IRQ_STAT_BGF_HOST_LPCR_FW_OWN_CLR_STAT_ADDR CONN_HOST_CSR_TOP_BGF_IRQ_STAT_ADDR
#define CONN_HOST_CSR_TOP_BGF_IRQ_STAT_BGF_HOST_LPCR_FW_OWN_CLR_STAT_MASK 0x00000001u                // BGF_HOST_LPCR_FW_OWN_CLR_STAT[0]
#define CONN_HOST_CSR_TOP_BGF_IRQ_STAT_BGF_HOST_LPCR_FW_OWN_CLR_STAT_SHFT 0u

/* =====================================================================================

  ---BGF_IRQ_ENA (0x18060000 + 0x038u)---

    BGF_IRQ_DRIVER_OWN_ENA[0]    - (RW) host AP own interrupt enable for driver own(cause by BGF)
                                     0 : interrupt disable
                                     1 : interrupt enable
    BGF_IRQ_FW_OWN_ENA[1]        - (RW) host AP own interrupt enable for fw own (cause by BGF)
                                     0 : interrupt disable
                                     1 : interrupt enable
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_BGF_IRQ_ENA_BGF_IRQ_FW_OWN_ENA_ADDR  CONN_HOST_CSR_TOP_BGF_IRQ_ENA_ADDR
#define CONN_HOST_CSR_TOP_BGF_IRQ_ENA_BGF_IRQ_FW_OWN_ENA_MASK  0x00000002u                // BGF_IRQ_FW_OWN_ENA[1]
#define CONN_HOST_CSR_TOP_BGF_IRQ_ENA_BGF_IRQ_FW_OWN_ENA_SHFT  1u
#define CONN_HOST_CSR_TOP_BGF_IRQ_ENA_BGF_IRQ_DRIVER_OWN_ENA_ADDR CONN_HOST_CSR_TOP_BGF_IRQ_ENA_ADDR
#define CONN_HOST_CSR_TOP_BGF_IRQ_ENA_BGF_IRQ_DRIVER_OWN_ENA_MASK 0x00000001u                // BGF_IRQ_DRIVER_OWN_ENA[0]
#define CONN_HOST_CSR_TOP_BGF_IRQ_ENA_BGF_IRQ_DRIVER_OWN_ENA_SHFT 0u

/* =====================================================================================

  ---BGF_FW_OWN_IRQ (0x18060000 + 0x03Cu)---

    BGF_FW_OWN_IRQ[0]            - (W1C) FW own interrupt. (cause by BGF)
                                     Write 1 clear interrupt status.
                                     0 : no interrupt
                                     1: fw_own interrupt
                                     
                                     HOST write 1 to this bit to clear irq from bgf fw own
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_BGF_FW_OWN_IRQ_BGF_FW_OWN_IRQ_ADDR   CONN_HOST_CSR_TOP_BGF_FW_OWN_IRQ_ADDR
#define CONN_HOST_CSR_TOP_BGF_FW_OWN_IRQ_BGF_FW_OWN_IRQ_MASK   0x00000001u                // BGF_FW_OWN_IRQ[0]
#define CONN_HOST_CSR_TOP_BGF_FW_OWN_IRQ_BGF_FW_OWN_IRQ_SHFT   0u

/* =====================================================================================

  ---GPS_LPCTL (0x18060000 + 0x040u)---

    GPS_AP_HOST_SET_FW_OWN_HS_PULSE[0] - (A0) Host set this bit to transfer ownership to FW (WF Band 1). 
                                     This will introduce an interrupt to FW and u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_gps_host_csr_fw_own_sts[0x1800_141C] bit[0] will be set to 1.
    GPS_AP_HOST_CLR_FW_OWN_HS_PULSE[1] - (A0) Host set this bit to request ownership back to HOST from FW (GPS). 
                                     This will introduce an interrupt to FW and u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_gps_host_csr_fw_own_sts[0x1800_141C] bit[1] will be set to 1.
    GPS_AP_HOST_OWNER_STATE_SYNC[2] - (RO) [GPS_Driver_Own_DBG] 
                                     ap host_csr firmware own status (0: driver own, 1:firmware own)
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_GPS_LPCTL_GPS_AP_HOST_OWNER_STATE_SYNC_ADDR CONN_HOST_CSR_TOP_GPS_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_GPS_LPCTL_GPS_AP_HOST_OWNER_STATE_SYNC_MASK 0x00000004u                // GPS_AP_HOST_OWNER_STATE_SYNC[2]
#define CONN_HOST_CSR_TOP_GPS_LPCTL_GPS_AP_HOST_OWNER_STATE_SYNC_SHFT 2u
#define CONN_HOST_CSR_TOP_GPS_LPCTL_GPS_AP_HOST_CLR_FW_OWN_HS_PULSE_ADDR CONN_HOST_CSR_TOP_GPS_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_GPS_LPCTL_GPS_AP_HOST_CLR_FW_OWN_HS_PULSE_MASK 0x00000002u                // GPS_AP_HOST_CLR_FW_OWN_HS_PULSE[1]
#define CONN_HOST_CSR_TOP_GPS_LPCTL_GPS_AP_HOST_CLR_FW_OWN_HS_PULSE_SHFT 1u
#define CONN_HOST_CSR_TOP_GPS_LPCTL_GPS_AP_HOST_SET_FW_OWN_HS_PULSE_ADDR CONN_HOST_CSR_TOP_GPS_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_GPS_LPCTL_GPS_AP_HOST_SET_FW_OWN_HS_PULSE_MASK 0x00000001u                // GPS_AP_HOST_SET_FW_OWN_HS_PULSE[0]
#define CONN_HOST_CSR_TOP_GPS_LPCTL_GPS_AP_HOST_SET_FW_OWN_HS_PULSE_SHFT 0u

/* =====================================================================================

  ---GPS_IRQ_STAT (0x18060000 + 0x044u)---

    GPS_HOST_LPCR_FW_OWN_CLR_STAT[0] - (W1C) Host AP own interrupt. (cause by GPS)
                                     Write 1 clear interrupt status.
                                     0 : no interrupt
                                     1: host_own interrupt
                                     
                                     When firmware write 1 clear u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_gps_host_lpcr_fw_own [0x1800_1420] bit[0] . Hardware would trigger host side host_own_int. It means firmware transfer ownership to driver.
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_GPS_IRQ_STAT_GPS_HOST_LPCR_FW_OWN_CLR_STAT_ADDR CONN_HOST_CSR_TOP_GPS_IRQ_STAT_ADDR
#define CONN_HOST_CSR_TOP_GPS_IRQ_STAT_GPS_HOST_LPCR_FW_OWN_CLR_STAT_MASK 0x00000001u                // GPS_HOST_LPCR_FW_OWN_CLR_STAT[0]
#define CONN_HOST_CSR_TOP_GPS_IRQ_STAT_GPS_HOST_LPCR_FW_OWN_CLR_STAT_SHFT 0u

/* =====================================================================================

  ---GPS_IRQ_ENA (0x18060000 + 0x048u)---

    GPS_IRQ_ENA[3..0]            - (RW) host AP own interrupt enable(only bit0 used) (cause by GPS)
                                     0 : interrupt disable
                                     1 : interrupt enable
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_GPS_IRQ_ENA_GPS_IRQ_ENA_ADDR         CONN_HOST_CSR_TOP_GPS_IRQ_ENA_ADDR
#define CONN_HOST_CSR_TOP_GPS_IRQ_ENA_GPS_IRQ_ENA_MASK         0x0000000Fu                // GPS_IRQ_ENA[3..0]
#define CONN_HOST_CSR_TOP_GPS_IRQ_ENA_GPS_IRQ_ENA_SHFT         0u

/* =====================================================================================

  ---WF_MD_LPCTL (0x18060000 + 0x050u)---

    WF_MD_HOST_SET_FW_OWN_HS_PULSE[0] - (A0) MD set this bit to transfer ownership to FW. 
                                     This will introduce an interrupt to FW and u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_md_host_csr_fw_own_sts[0x1800_1414] bit[0] will be set to 1.
    WF_MD_HOST_CLR_FW_OWN_HS_PULSE[1] - (A0) MD set this bit to request ownership back to MD from FW. 
                                     This will introduce an interrupt to FW and u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_md_host_csr_fw_own_sts[0x1800_1414] bit[1] will be set to 1.
    WF_MD_HOST_OWNER_STATE_SYNC[2] - (RO) [MD_Driver_Own_DBG] 
                                     MD host_csr firmware own status (0: driver own, 1:firmware own)
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_MD_LPCTL_WF_MD_HOST_OWNER_STATE_SYNC_ADDR CONN_HOST_CSR_TOP_WF_MD_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_WF_MD_LPCTL_WF_MD_HOST_OWNER_STATE_SYNC_MASK 0x00000004u                // WF_MD_HOST_OWNER_STATE_SYNC[2]
#define CONN_HOST_CSR_TOP_WF_MD_LPCTL_WF_MD_HOST_OWNER_STATE_SYNC_SHFT 2u
#define CONN_HOST_CSR_TOP_WF_MD_LPCTL_WF_MD_HOST_CLR_FW_OWN_HS_PULSE_ADDR CONN_HOST_CSR_TOP_WF_MD_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_WF_MD_LPCTL_WF_MD_HOST_CLR_FW_OWN_HS_PULSE_MASK 0x00000002u                // WF_MD_HOST_CLR_FW_OWN_HS_PULSE[1]
#define CONN_HOST_CSR_TOP_WF_MD_LPCTL_WF_MD_HOST_CLR_FW_OWN_HS_PULSE_SHFT 1u
#define CONN_HOST_CSR_TOP_WF_MD_LPCTL_WF_MD_HOST_SET_FW_OWN_HS_PULSE_ADDR CONN_HOST_CSR_TOP_WF_MD_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_WF_MD_LPCTL_WF_MD_HOST_SET_FW_OWN_HS_PULSE_MASK 0x00000001u                // WF_MD_HOST_SET_FW_OWN_HS_PULSE[0]
#define CONN_HOST_CSR_TOP_WF_MD_LPCTL_WF_MD_HOST_SET_FW_OWN_HS_PULSE_SHFT 0u

/* =====================================================================================

  ---WF_MD_IRQ_STAT (0x18060000 + 0x054u)---

    WF_MD_LPCR_FW_OWN_CLR_STAT[0] - (W1C) Modem own interrupt.
                                     Write 1 clear interrupt status.
                                     0 : no interrupt
                                     1: host_own interrupt
                                     
                                     When firmware write 1 clear u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_md_host_lpcr_fw_own [0x1800_1418] bit[0] . Hardware would trigger host side host_own_int. It means firmware transfer ownership to driver.
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_MD_IRQ_STAT_WF_MD_LPCR_FW_OWN_CLR_STAT_ADDR CONN_HOST_CSR_TOP_WF_MD_IRQ_STAT_ADDR
#define CONN_HOST_CSR_TOP_WF_MD_IRQ_STAT_WF_MD_LPCR_FW_OWN_CLR_STAT_MASK 0x00000001u                // WF_MD_LPCR_FW_OWN_CLR_STAT[0]
#define CONN_HOST_CSR_TOP_WF_MD_IRQ_STAT_WF_MD_LPCR_FW_OWN_CLR_STAT_SHFT 0u

/* =====================================================================================

  ---WF_MD_IRQ_ENA (0x18060000 + 0x058u)---

    MD_IRQ_ENA[3..0]             - (RW) Modem own interrupt enable(only bit0 used)
                                     0 : interrupt disable
                                     1 : interrupt enable
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_MD_IRQ_ENA_MD_IRQ_ENA_ADDR        CONN_HOST_CSR_TOP_WF_MD_IRQ_ENA_ADDR
#define CONN_HOST_CSR_TOP_WF_MD_IRQ_ENA_MD_IRQ_ENA_MASK        0x0000000Fu                // MD_IRQ_ENA[3..0]
#define CONN_HOST_CSR_TOP_WF_MD_IRQ_ENA_MD_IRQ_ENA_SHFT        0u

/* =====================================================================================

  ---ZB_LPCTL (0x18060000 + 0x060u)---

    ZB_AP_HOST_SET_FW_OWN_HS_PULSE[0] - (A0) Host set this bit to transfer ownership to FW (WF Band 1). 
                                     This will introduce an interrupt to FW and u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_zb_host_csr_fw_own_sts[0x1800_141C] bit[0] will be set to 1.
    ZB_AP_HOST_CLR_FW_OWN_HS_PULSE[1] - (A0) Host set this bit to request ownership back to HOST from FW (ZB). 
                                     This will introduce an interrupt to FW and u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_zb_host_csr_fw_own_sts[0x1800_141C] bit[1] will be set to 1.
    ZB_HOST_OWNER_STATE_SYNC[2]  - (RO) [ZB_Driver_Own_DBG] 
                                     ap host_csr firmware own status (0: driver own, 1:firmware own)
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ZB_LPCTL_ZB_HOST_OWNER_STATE_SYNC_ADDR CONN_HOST_CSR_TOP_ZB_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_ZB_LPCTL_ZB_HOST_OWNER_STATE_SYNC_MASK 0x00000004u                // ZB_HOST_OWNER_STATE_SYNC[2]
#define CONN_HOST_CSR_TOP_ZB_LPCTL_ZB_HOST_OWNER_STATE_SYNC_SHFT 2u
#define CONN_HOST_CSR_TOP_ZB_LPCTL_ZB_AP_HOST_CLR_FW_OWN_HS_PULSE_ADDR CONN_HOST_CSR_TOP_ZB_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_ZB_LPCTL_ZB_AP_HOST_CLR_FW_OWN_HS_PULSE_MASK 0x00000002u                // ZB_AP_HOST_CLR_FW_OWN_HS_PULSE[1]
#define CONN_HOST_CSR_TOP_ZB_LPCTL_ZB_AP_HOST_CLR_FW_OWN_HS_PULSE_SHFT 1u
#define CONN_HOST_CSR_TOP_ZB_LPCTL_ZB_AP_HOST_SET_FW_OWN_HS_PULSE_ADDR CONN_HOST_CSR_TOP_ZB_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_ZB_LPCTL_ZB_AP_HOST_SET_FW_OWN_HS_PULSE_MASK 0x00000001u                // ZB_AP_HOST_SET_FW_OWN_HS_PULSE[0]
#define CONN_HOST_CSR_TOP_ZB_LPCTL_ZB_AP_HOST_SET_FW_OWN_HS_PULSE_SHFT 0u

/* =====================================================================================

  ---ZB_IRQ_STAT (0x18060000 + 0x064u)---

    ZB_HOST_LPCR_FW_OWN_CLR_STAT[0] - (W1C) Host AP own interrupt. (cause by ZB)
                                     Write 1 clear interrupt status.
                                     0 : no interrupt
                                     1: host_own interrupt
                                     
                                     When firmware write 1 clear u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_zb_host_lpcr_fw_own [0x1800_1420] bit[0] . Hardware would trigger host side host_own_int. It means firmware transfer ownership to driver.
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ZB_IRQ_STAT_ZB_HOST_LPCR_FW_OWN_CLR_STAT_ADDR CONN_HOST_CSR_TOP_ZB_IRQ_STAT_ADDR
#define CONN_HOST_CSR_TOP_ZB_IRQ_STAT_ZB_HOST_LPCR_FW_OWN_CLR_STAT_MASK 0x00000001u                // ZB_HOST_LPCR_FW_OWN_CLR_STAT[0]
#define CONN_HOST_CSR_TOP_ZB_IRQ_STAT_ZB_HOST_LPCR_FW_OWN_CLR_STAT_SHFT 0u

/* =====================================================================================

  ---ZB_IRQ_ENA (0x18060000 + 0x068u)---

    ZB_IRQ_DRIVER_OWN_ENA[0]     - (RW) host AP own interrupt enable for driver own(cause by ZB)
                                     0 : interrupt disable
                                     1 : interrupt enable
    ZB_IRQ_FW_OWN_ENA[1]         - (RW) host AP own interrupt enable for fw own (cause by ZB)
                                     0 : interrupt disable
                                     1 : interrupt enable
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ZB_IRQ_ENA_ZB_IRQ_FW_OWN_ENA_ADDR    CONN_HOST_CSR_TOP_ZB_IRQ_ENA_ADDR
#define CONN_HOST_CSR_TOP_ZB_IRQ_ENA_ZB_IRQ_FW_OWN_ENA_MASK    0x00000002u                // ZB_IRQ_FW_OWN_ENA[1]
#define CONN_HOST_CSR_TOP_ZB_IRQ_ENA_ZB_IRQ_FW_OWN_ENA_SHFT    1u
#define CONN_HOST_CSR_TOP_ZB_IRQ_ENA_ZB_IRQ_DRIVER_OWN_ENA_ADDR CONN_HOST_CSR_TOP_ZB_IRQ_ENA_ADDR
#define CONN_HOST_CSR_TOP_ZB_IRQ_ENA_ZB_IRQ_DRIVER_OWN_ENA_MASK 0x00000001u                // ZB_IRQ_DRIVER_OWN_ENA[0]
#define CONN_HOST_CSR_TOP_ZB_IRQ_ENA_ZB_IRQ_DRIVER_OWN_ENA_SHFT 0u

/* =====================================================================================

  ---ZB_FW_OWN_IRQ (0x18060000 + 0x06Cu)---

    ZB_FW_OWN_IRQ[0]             - (W1C) FW own interrupt. (cause by ZB)
                                     Write 1 clear interrupt status.
                                     0 : no interrupt
                                     1: fw_own interrupt
                                     
                                     HOST write 1 to this bit to clear irq from zb fw own
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ZB_FW_OWN_IRQ_ZB_FW_OWN_IRQ_ADDR     CONN_HOST_CSR_TOP_ZB_FW_OWN_IRQ_ADDR
#define CONN_HOST_CSR_TOP_ZB_FW_OWN_IRQ_ZB_FW_OWN_IRQ_MASK     0x00000001u                // ZB_FW_OWN_IRQ[0]
#define CONN_HOST_CSR_TOP_ZB_FW_OWN_IRQ_ZB_FW_OWN_IRQ_SHFT     0u

/* =====================================================================================

  ---BT0_MCU_JTAG_CTRL (0x18060000 + 0x080u)---

    JTAG_DISABLE[0]              - (RW) BT0 MCU jtag disable control
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_BT0_MCU_JTAG_CTRL_JTAG_DISABLE_ADDR  CONN_HOST_CSR_TOP_BT0_MCU_JTAG_CTRL_ADDR
#define CONN_HOST_CSR_TOP_BT0_MCU_JTAG_CTRL_JTAG_DISABLE_MASK  0x00000001u                // JTAG_DISABLE[0]
#define CONN_HOST_CSR_TOP_BT0_MCU_JTAG_CTRL_JTAG_DISABLE_SHFT  0u

/* =====================================================================================

  ---BT1_MCU_JTAG_CTRL (0x18060000 + 0x084u)---

    JTAG_DISABLE[0]              - (RW) BT1 MCU jtag disable control
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_BT1_MCU_JTAG_CTRL_JTAG_DISABLE_ADDR  CONN_HOST_CSR_TOP_BT1_MCU_JTAG_CTRL_ADDR
#define CONN_HOST_CSR_TOP_BT1_MCU_JTAG_CTRL_JTAG_DISABLE_MASK  0x00000001u                // JTAG_DISABLE[0]
#define CONN_HOST_CSR_TOP_BT1_MCU_JTAG_CTRL_JTAG_DISABLE_SHFT  0u

/* =====================================================================================

  ---WF_MCU_JTAG_CTRL (0x18060000 + 0x088u)---

    JTAG_DISABLE[0]              - (RW) WF MCU jtag disable control
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_MCU_JTAG_CTRL_JTAG_DISABLE_ADDR   CONN_HOST_CSR_TOP_WF_MCU_JTAG_CTRL_ADDR
#define CONN_HOST_CSR_TOP_WF_MCU_JTAG_CTRL_JTAG_DISABLE_MASK   0x00000001u                // JTAG_DISABLE[0]
#define CONN_HOST_CSR_TOP_WF_MCU_JTAG_CTRL_JTAG_DISABLE_SHFT   0u

/* =====================================================================================

  ---MCU_JTAG_STATUS (0x18060000 + 0x08Cu)---

    WM_MCU_JTAG_STATUS[0]        - (RO) WM MCU JTAG STATUS
    BT0_MCU_JTAG_STATUS[1]       - (RO) BT0 MCU JTAG STATUS
    BT1_MCU_JTAG_STATUS[2]       - (RO) BT1 MCU JTAG STATUS
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_BT1_MCU_JTAG_STATUS_ADDR CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_ADDR
#define CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_BT1_MCU_JTAG_STATUS_MASK 0x00000004u                // BT1_MCU_JTAG_STATUS[2]
#define CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_BT1_MCU_JTAG_STATUS_SHFT 2u
#define CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_BT0_MCU_JTAG_STATUS_ADDR CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_ADDR
#define CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_BT0_MCU_JTAG_STATUS_MASK 0x00000002u                // BT0_MCU_JTAG_STATUS[1]
#define CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_BT0_MCU_JTAG_STATUS_SHFT 1u
#define CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_WM_MCU_JTAG_STATUS_ADDR CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_ADDR
#define CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_WM_MCU_JTAG_STATUS_MASK 0x00000001u                // WM_MCU_JTAG_STATUS[0]
#define CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_WM_MCU_JTAG_STATUS_SHFT 0u

/* =====================================================================================

  ---CONN_ON_MISC (0x18060000 + 0x0F0u)---

    DRV_FW_STAT_SYNC[2..0]       - (RW)  xxx 
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_ON_MISC_DRV_FW_STAT_SYNC_ADDR   CONN_HOST_CSR_TOP_CONN_ON_MISC_ADDR
#define CONN_HOST_CSR_TOP_CONN_ON_MISC_DRV_FW_STAT_SYNC_MASK   0x00000007u                // DRV_FW_STAT_SYNC[2..0]
#define CONN_HOST_CSR_TOP_CONN_ON_MISC_DRV_FW_STAT_SYNC_SHFT   0u

/* =====================================================================================

  ---CONN_SYSTRAP_MODE (0x18060000 + 0x0f8u)---

    CONN_SYSTRAP_MODE[31..0]     - (RW) CONN_SYSTRAP_MODE

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_SYSTRAP_MODE_CONN_SYSTRAP_MODE_ADDR CONN_HOST_CSR_TOP_CONN_SYSTRAP_MODE_ADDR
#define CONN_HOST_CSR_TOP_CONN_SYSTRAP_MODE_CONN_SYSTRAP_MODE_MASK 0xFFFFFFFFu                // CONN_SYSTRAP_MODE[31..0]
#define CONN_HOST_CSR_TOP_CONN_SYSTRAP_MODE_CONN_SYSTRAP_MODE_SHFT 0u

/* =====================================================================================

  ---CSR_DEADFEED_EN (0x18060000 + 0x124u)---

    CR_AP2CONN_DEADFEED_EN[5..0] - (RW) [0] deadfeed en
                                     [1] osc_rdy en
                                     [2] reserved
                                     [3] reserved
                                     [4] force deadfeed en
                                     0 : disable
                                     1 : enable
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CSR_DEADFEED_EN_CR_AP2CONN_DEADFEED_EN_ADDR CONN_HOST_CSR_TOP_CSR_DEADFEED_EN_ADDR
#define CONN_HOST_CSR_TOP_CSR_DEADFEED_EN_CR_AP2CONN_DEADFEED_EN_MASK 0x0000003Fu                // CR_AP2CONN_DEADFEED_EN[5..0]
#define CONN_HOST_CSR_TOP_CSR_DEADFEED_EN_CR_AP2CONN_DEADFEED_EN_SHFT 0u

/* =====================================================================================

  ---CSR_AP2CONN_ACCESS_DETECT_EN (0x18060000 + 0x128u)---

    CR_AP2CONN_ACCESS_DETECT_EN[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CSR_AP2CONN_ACCESS_DETECT_EN_CR_AP2CONN_ACCESS_DETECT_EN_ADDR CONN_HOST_CSR_TOP_CSR_AP2CONN_ACCESS_DETECT_EN_ADDR
#define CONN_HOST_CSR_TOP_CSR_AP2CONN_ACCESS_DETECT_EN_CR_AP2CONN_ACCESS_DETECT_EN_MASK 0x00000001u                // CR_AP2CONN_ACCESS_DETECT_EN[0]
#define CONN_HOST_CSR_TOP_CSR_AP2CONN_ACCESS_DETECT_EN_CR_AP2CONN_ACCESS_DETECT_EN_SHFT 0u

/* =====================================================================================

  ---AP2CONN_TIMEOUT_EN (0x18060000 + 0x12Cu)---

    AP2CONN_TIMEOUT_EN[0]        - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_AP2CONN_TIMEOUT_EN_AP2CONN_TIMEOUT_EN_ADDR CONN_HOST_CSR_TOP_AP2CONN_TIMEOUT_EN_ADDR
#define CONN_HOST_CSR_TOP_AP2CONN_TIMEOUT_EN_AP2CONN_TIMEOUT_EN_MASK 0x00000001u                // AP2CONN_TIMEOUT_EN[0]
#define CONN_HOST_CSR_TOP_AP2CONN_TIMEOUT_EN_AP2CONN_TIMEOUT_EN_SHFT 0u

/* =====================================================================================

  ---AP2CONN_TIMEOUT_LIMIT (0x18060000 + 0x130u)---

    AP2CONN_TIMEOUT_LIMIT[7..0]  - (RW)  xxx 
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_AP2CONN_TIMEOUT_LIMIT_AP2CONN_TIMEOUT_LIMIT_ADDR CONN_HOST_CSR_TOP_AP2CONN_TIMEOUT_LIMIT_ADDR
#define CONN_HOST_CSR_TOP_AP2CONN_TIMEOUT_LIMIT_AP2CONN_TIMEOUT_LIMIT_MASK 0x000000FFu                // AP2CONN_TIMEOUT_LIMIT[7..0]
#define CONN_HOST_CSR_TOP_AP2CONN_TIMEOUT_LIMIT_AP2CONN_TIMEOUT_LIMIT_SHFT 0u

/* =====================================================================================

  ---AP2CONN_TIMEOUT_CLEAR (0x18060000 + 0x134u)---

    AP2CONN_TIMEOUT_CLEAR[0]     - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_AP2CONN_TIMEOUT_CLEAR_AP2CONN_TIMEOUT_CLEAR_ADDR CONN_HOST_CSR_TOP_AP2CONN_TIMEOUT_CLEAR_ADDR
#define CONN_HOST_CSR_TOP_AP2CONN_TIMEOUT_CLEAR_AP2CONN_TIMEOUT_CLEAR_MASK 0x00000001u                // AP2CONN_TIMEOUT_CLEAR[0]
#define CONN_HOST_CSR_TOP_AP2CONN_TIMEOUT_CLEAR_AP2CONN_TIMEOUT_CLEAR_SHFT 0u

/* =====================================================================================

  ---CR_CONN_INFRA_CFG_ON_DBG_MUX_SEL (0x18060000 + 0x15Cu)---

    CR_CONN_INFRA_CFG_ON_DBG_MUX_SEL[2..0] - (RW)  xxx 
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CR_CONN_INFRA_CFG_ON_DBG_MUX_SEL_CR_CONN_INFRA_CFG_ON_DBG_MUX_SEL_ADDR CONN_HOST_CSR_TOP_CR_CONN_INFRA_CFG_ON_DBG_MUX_SEL_ADDR
#define CONN_HOST_CSR_TOP_CR_CONN_INFRA_CFG_ON_DBG_MUX_SEL_CR_CONN_INFRA_CFG_ON_DBG_MUX_SEL_MASK 0x00000007u                // CR_CONN_INFRA_CFG_ON_DBG_MUX_SEL[2..0]
#define CONN_HOST_CSR_TOP_CR_CONN_INFRA_CFG_ON_DBG_MUX_SEL_CR_CONN_INFRA_CFG_ON_DBG_MUX_SEL_SHFT 0u

/* =====================================================================================

  ---CR_CONN_INFRA_RGU_ON_DBG_MUX_SEL (0x18060000 + 0x160u)---

    CR_CONN_INFRA_RGU_ON_DBG_MUX_SEL[3..0] - (RW)  xxx 
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CR_CONN_INFRA_RGU_ON_DBG_MUX_SEL_CR_CONN_INFRA_RGU_ON_DBG_MUX_SEL_ADDR CONN_HOST_CSR_TOP_CR_CONN_INFRA_RGU_ON_DBG_MUX_SEL_ADDR
#define CONN_HOST_CSR_TOP_CR_CONN_INFRA_RGU_ON_DBG_MUX_SEL_CR_CONN_INFRA_RGU_ON_DBG_MUX_SEL_MASK 0x0000000Fu                // CR_CONN_INFRA_RGU_ON_DBG_MUX_SEL[3..0]
#define CONN_HOST_CSR_TOP_CR_CONN_INFRA_RGU_ON_DBG_MUX_SEL_CR_CONN_INFRA_RGU_ON_DBG_MUX_SEL_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_HOST_DOORBELL_BGF_00 (0x18060000 + 0x170u)---

    CONN_INFRA_HOST_DOORBELL_BGF_00[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_00_CONN_INFRA_HOST_DOORBELL_BGF_00_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_00_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_00_CONN_INFRA_HOST_DOORBELL_BGF_00_MASK 0xFFFFFFFFu                // CONN_INFRA_HOST_DOORBELL_BGF_00[31..0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_00_CONN_INFRA_HOST_DOORBELL_BGF_00_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_HOST_DOORBELL_BGF_01 (0x18060000 + 0x174u)---

    CONN_INFRA_HOST_DOORBELL_BGF_01[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_01_CONN_INFRA_HOST_DOORBELL_BGF_01_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_01_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_01_CONN_INFRA_HOST_DOORBELL_BGF_01_MASK 0xFFFFFFFFu                // CONN_INFRA_HOST_DOORBELL_BGF_01[31..0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_01_CONN_INFRA_HOST_DOORBELL_BGF_01_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_HOST_DOORBELL_BGF_02 (0x18060000 + 0x178u)---

    CONN_INFRA_HOST_DOORBELL_BGF_02[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_02_CONN_INFRA_HOST_DOORBELL_BGF_02_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_02_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_02_CONN_INFRA_HOST_DOORBELL_BGF_02_MASK 0xFFFFFFFFu                // CONN_INFRA_HOST_DOORBELL_BGF_02[31..0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_02_CONN_INFRA_HOST_DOORBELL_BGF_02_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_HOST_DOORBELL_BGF_03 (0x18060000 + 0x17Cu)---

    CONN_INFRA_HOST_DOORBELL_BGF_03[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_03_CONN_INFRA_HOST_DOORBELL_BGF_03_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_03_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_03_CONN_INFRA_HOST_DOORBELL_BGF_03_MASK 0xFFFFFFFFu                // CONN_INFRA_HOST_DOORBELL_BGF_03[31..0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_03_CONN_INFRA_HOST_DOORBELL_BGF_03_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_HOST_DOORBELL_BGF_04 (0x18060000 + 0x180u)---

    CONN_INFRA_HOST_DOORBELL_BGF_04[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_04_CONN_INFRA_HOST_DOORBELL_BGF_04_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_04_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_04_CONN_INFRA_HOST_DOORBELL_BGF_04_MASK 0xFFFFFFFFu                // CONN_INFRA_HOST_DOORBELL_BGF_04[31..0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_04_CONN_INFRA_HOST_DOORBELL_BGF_04_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_HOST_DOORBELL_BGF_05 (0x18060000 + 0x184u)---

    CONN_INFRA_HOST_DOORBELL_BGF_05[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_05_CONN_INFRA_HOST_DOORBELL_BGF_05_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_05_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_05_CONN_INFRA_HOST_DOORBELL_BGF_05_MASK 0xFFFFFFFFu                // CONN_INFRA_HOST_DOORBELL_BGF_05[31..0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_05_CONN_INFRA_HOST_DOORBELL_BGF_05_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_HOST_DOORBELL_BGF_06 (0x18060000 + 0x188u)---

    CONN_INFRA_HOST_DOORBELL_BGF_06[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_06_CONN_INFRA_HOST_DOORBELL_BGF_06_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_06_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_06_CONN_INFRA_HOST_DOORBELL_BGF_06_MASK 0xFFFFFFFFu                // CONN_INFRA_HOST_DOORBELL_BGF_06[31..0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_06_CONN_INFRA_HOST_DOORBELL_BGF_06_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_HOST_DOORBELL_BGF_07 (0x18060000 + 0x18Cu)---

    CONN_INFRA_HOST_DOORBELL_BGF_07[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_07_CONN_INFRA_HOST_DOORBELL_BGF_07_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_07_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_07_CONN_INFRA_HOST_DOORBELL_BGF_07_MASK 0xFFFFFFFFu                // CONN_INFRA_HOST_DOORBELL_BGF_07[31..0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_BGF_07_CONN_INFRA_HOST_DOORBELL_BGF_07_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_WAKEPU_TOP (0x18060000 + 0x1A0u)---

    CONN_INFRA_WAKEPU_TOP[0]     - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_TOP_CONN_INFRA_WAKEPU_TOP_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_TOP_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_TOP_CONN_INFRA_WAKEPU_TOP_MASK 0x00000001u                // CONN_INFRA_WAKEPU_TOP[0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_TOP_CONN_INFRA_WAKEPU_TOP_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_WAKEPU_WF (0x18060000 + 0x1A4u)---

    CONN_INFRA_WAKEPU_WF[0]      - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_WF_CONN_INFRA_WAKEPU_WF_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_WF_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_WF_CONN_INFRA_WAKEPU_WF_MASK 0x00000001u                // CONN_INFRA_WAKEPU_WF[0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_WF_CONN_INFRA_WAKEPU_WF_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_WAKEPU_BT (0x18060000 + 0x1A8u)---

    CONN_INFRA_WAKEPU_BT[0]      - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_BT_CONN_INFRA_WAKEPU_BT_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_BT_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_BT_CONN_INFRA_WAKEPU_BT_MASK 0x00000001u                // CONN_INFRA_WAKEPU_BT[0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_BT_CONN_INFRA_WAKEPU_BT_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_WAKEPU_GPS (0x18060000 + 0x1ACu)---

    CONN_INFRA_WAKEPU_GPS[0]     - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_GPS_CONN_INFRA_WAKEPU_GPS_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_GPS_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_GPS_CONN_INFRA_WAKEPU_GPS_MASK 0x00000001u                // CONN_INFRA_WAKEPU_GPS[0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_GPS_CONN_INFRA_WAKEPU_GPS_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_WAKEPU_FM (0x18060000 + 0x1B0u)---

    CONN_INFRA_WAKEPU_FM[0]      - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_FM_CONN_INFRA_WAKEPU_FM_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_FM_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_FM_CONN_INFRA_WAKEPU_FM_MASK 0x00000001u                // CONN_INFRA_WAKEPU_FM[0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_FM_CONN_INFRA_WAKEPU_FM_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_WAKEPU_CBMCU (0x18060000 + 0x1B4u)---

    CONN_INFRA_WAKEPU_CBMCU[0]   - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_CBMCU_CONN_INFRA_WAKEPU_CBMCU_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_CBMCU_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_CBMCU_CONN_INFRA_WAKEPU_CBMCU_MASK 0x00000001u                // CONN_INFRA_WAKEPU_CBMCU[0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_CBMCU_CONN_INFRA_WAKEPU_CBMCU_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_WAKEPU_ZB (0x18060000 + 0x1B8u)---

    CONN_INFRA_WAKEPU_ZB[0]      - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_ZB_CONN_INFRA_WAKEPU_ZB_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_ZB_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_ZB_CONN_INFRA_WAKEPU_ZB_MASK 0x00000001u                // CONN_INFRA_WAKEPU_ZB[0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_ZB_CONN_INFRA_WAKEPU_ZB_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_HOST_DOORBELL_ZB_00 (0x18060000 + 0x1C0u)---

    CONN_INFRA_HOST_DOORBELL_ZB_00[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_00_CONN_INFRA_HOST_DOORBELL_ZB_00_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_00_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_00_CONN_INFRA_HOST_DOORBELL_ZB_00_MASK 0xFFFFFFFFu                // CONN_INFRA_HOST_DOORBELL_ZB_00[31..0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_00_CONN_INFRA_HOST_DOORBELL_ZB_00_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_HOST_DOORBELL_ZB_01 (0x18060000 + 0x1C4u)---

    CONN_INFRA_HOST_DOORBELL_ZB_01[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_01_CONN_INFRA_HOST_DOORBELL_ZB_01_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_01_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_01_CONN_INFRA_HOST_DOORBELL_ZB_01_MASK 0xFFFFFFFFu                // CONN_INFRA_HOST_DOORBELL_ZB_01[31..0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_01_CONN_INFRA_HOST_DOORBELL_ZB_01_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_HOST_DOORBELL_ZB_02 (0x18060000 + 0x1C8u)---

    CONN_INFRA_HOST_DOORBELL_ZB_02[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_02_CONN_INFRA_HOST_DOORBELL_ZB_02_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_02_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_02_CONN_INFRA_HOST_DOORBELL_ZB_02_MASK 0xFFFFFFFFu                // CONN_INFRA_HOST_DOORBELL_ZB_02[31..0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_02_CONN_INFRA_HOST_DOORBELL_ZB_02_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_HOST_DOORBELL_ZB_03 (0x18060000 + 0x1CCu)---

    CONN_INFRA_HOST_DOORBELL_ZB_03[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_03_CONN_INFRA_HOST_DOORBELL_ZB_03_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_03_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_03_CONN_INFRA_HOST_DOORBELL_ZB_03_MASK 0xFFFFFFFFu                // CONN_INFRA_HOST_DOORBELL_ZB_03[31..0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_03_CONN_INFRA_HOST_DOORBELL_ZB_03_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_HOST_DOORBELL_ZB_04 (0x18060000 + 0x1D0u)---

    CONN_INFRA_HOST_DOORBELL_ZB_04[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_04_CONN_INFRA_HOST_DOORBELL_ZB_04_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_04_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_04_CONN_INFRA_HOST_DOORBELL_ZB_04_MASK 0xFFFFFFFFu                // CONN_INFRA_HOST_DOORBELL_ZB_04[31..0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_04_CONN_INFRA_HOST_DOORBELL_ZB_04_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_HOST_DOORBELL_ZB_05 (0x18060000 + 0x1D4u)---

    CONN_INFRA_HOST_DOORBELL_ZB_05[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_05_CONN_INFRA_HOST_DOORBELL_ZB_05_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_05_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_05_CONN_INFRA_HOST_DOORBELL_ZB_05_MASK 0xFFFFFFFFu                // CONN_INFRA_HOST_DOORBELL_ZB_05[31..0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_05_CONN_INFRA_HOST_DOORBELL_ZB_05_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_HOST_DOORBELL_ZB_06 (0x18060000 + 0x1D8u)---

    CONN_INFRA_HOST_DOORBELL_ZB_06[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_06_CONN_INFRA_HOST_DOORBELL_ZB_06_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_06_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_06_CONN_INFRA_HOST_DOORBELL_ZB_06_MASK 0xFFFFFFFFu                // CONN_INFRA_HOST_DOORBELL_ZB_06[31..0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_06_CONN_INFRA_HOST_DOORBELL_ZB_06_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_HOST_DOORBELL_ZB_07 (0x18060000 + 0x1DCu)---

    CONN_INFRA_HOST_DOORBELL_ZB_07[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_07_CONN_INFRA_HOST_DOORBELL_ZB_07_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_07_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_07_CONN_INFRA_HOST_DOORBELL_ZB_07_MASK 0xFFFFFFFFu                // CONN_INFRA_HOST_DOORBELL_ZB_07[31..0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_HOST_DOORBELL_ZB_07_CONN_INFRA_HOST_DOORBELL_ZB_07_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_M2_SW_RST_B (0x18060000 + 0x1F0u)---

    CONN_SEMA_M2_SW_RST_B[0]     - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_SEMA_M2_SW_RST_B_CONN_SEMA_M2_SW_RST_B_ADDR CONN_HOST_CSR_TOP_CONN_SEMA_M2_SW_RST_B_ADDR
#define CONN_HOST_CSR_TOP_CONN_SEMA_M2_SW_RST_B_CONN_SEMA_M2_SW_RST_B_MASK 0x00000001u                // CONN_SEMA_M2_SW_RST_B[0]
#define CONN_HOST_CSR_TOP_CONN_SEMA_M2_SW_RST_B_CONN_SEMA_M2_SW_RST_B_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_M3_SW_RST_B (0x18060000 + 0x1F4u)---

    CONN_SEMA_M3_SW_RST_B[0]     - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_SEMA_M3_SW_RST_B_CONN_SEMA_M3_SW_RST_B_ADDR CONN_HOST_CSR_TOP_CONN_SEMA_M3_SW_RST_B_ADDR
#define CONN_HOST_CSR_TOP_CONN_SEMA_M3_SW_RST_B_CONN_SEMA_M3_SW_RST_B_MASK 0x00000001u                // CONN_SEMA_M3_SW_RST_B[0]
#define CONN_HOST_CSR_TOP_CONN_SEMA_M3_SW_RST_B_CONN_SEMA_M3_SW_RST_B_SHFT 0u

/* =====================================================================================

  ---CONN_ON2OFF_TX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x300u)---

    CR_CSR_ON2OFF_TX_SLP_PROT_EN[0] - (RW) force enable sleep protect for conn_infra_on2off tx
    CR_CSR_ON2OFF_TX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for conn_infra_on2off tx
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_ON2OFF_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_ON2OFF_TX_SLP_PROT_DIS_ADDR CONN_HOST_CSR_TOP_CONN_ON2OFF_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_ON2OFF_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_ON2OFF_TX_SLP_PROT_DIS_MASK 0x00000002u                // CR_CSR_ON2OFF_TX_SLP_PROT_DIS[1]
#define CONN_HOST_CSR_TOP_CONN_ON2OFF_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_ON2OFF_TX_SLP_PROT_DIS_SHFT 1u
#define CONN_HOST_CSR_TOP_CONN_ON2OFF_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_ON2OFF_TX_SLP_PROT_EN_ADDR CONN_HOST_CSR_TOP_CONN_ON2OFF_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_ON2OFF_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_ON2OFF_TX_SLP_PROT_EN_MASK 0x00000001u                // CR_CSR_ON2OFF_TX_SLP_PROT_EN[0]
#define CONN_HOST_CSR_TOP_CONN_ON2OFF_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_ON2OFF_TX_SLP_PROT_EN_SHFT 0u

/* =====================================================================================

  ---CONN_OFF2ON_TX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x304u)---

    CR_CSR_OFF2ON_TX_SLP_PROT_EN[0] - (RW) force enable sleep protect for conn_infra_off2on tx
    CR_CSR_OFF2ON_TX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for conn_infra_off2on tx
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_OFF2ON_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_OFF2ON_TX_SLP_PROT_DIS_ADDR CONN_HOST_CSR_TOP_CONN_OFF2ON_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_OFF2ON_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_OFF2ON_TX_SLP_PROT_DIS_MASK 0x00000002u                // CR_CSR_OFF2ON_TX_SLP_PROT_DIS[1]
#define CONN_HOST_CSR_TOP_CONN_OFF2ON_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_OFF2ON_TX_SLP_PROT_DIS_SHFT 1u
#define CONN_HOST_CSR_TOP_CONN_OFF2ON_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_OFF2ON_TX_SLP_PROT_EN_ADDR CONN_HOST_CSR_TOP_CONN_OFF2ON_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_OFF2ON_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_OFF2ON_TX_SLP_PROT_EN_MASK 0x00000001u                // CR_CSR_OFF2ON_TX_SLP_PROT_EN[0]
#define CONN_HOST_CSR_TOP_CONN_OFF2ON_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_OFF2ON_TX_SLP_PROT_EN_SHFT 0u

/* =====================================================================================

  ---CONN_CONN2TOP_TX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x314u)---

    CR_CSR_CONN2TOP_TX_SLP_PROT_EN[0] - (RW) force enable sleep protect for conn2top tx
    CR_CSR_CONN2TOP_TX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for conn2top tx
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_CONN2TOP_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_TX_SLP_PROT_DIS_ADDR CONN_HOST_CSR_TOP_CONN_CONN2TOP_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_CONN2TOP_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_TX_SLP_PROT_DIS_MASK 0x00000002u                // CR_CSR_CONN2TOP_TX_SLP_PROT_DIS[1]
#define CONN_HOST_CSR_TOP_CONN_CONN2TOP_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_TX_SLP_PROT_DIS_SHFT 1u
#define CONN_HOST_CSR_TOP_CONN_CONN2TOP_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_TX_SLP_PROT_EN_ADDR CONN_HOST_CSR_TOP_CONN_CONN2TOP_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_CONN2TOP_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_TX_SLP_PROT_EN_MASK 0x00000001u                // CR_CSR_CONN2TOP_TX_SLP_PROT_EN[0]
#define CONN_HOST_CSR_TOP_CONN_CONN2TOP_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_TX_SLP_PROT_EN_SHFT 0u

/* =====================================================================================

  ---CONN_CONN2TOP_RX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x320u)---

    CR_CSR_CONN2TOP_RX_SLP_PROT_EN[0] - (RW) force enable sleep protect for conn2top rx
    CR_CSR_CONN2TOP_RX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for conn2top rx
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_CONN2TOP_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_RX_SLP_PROT_DIS_ADDR CONN_HOST_CSR_TOP_CONN_CONN2TOP_RX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_CONN2TOP_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_RX_SLP_PROT_DIS_MASK 0x00000002u                // CR_CSR_CONN2TOP_RX_SLP_PROT_DIS[1]
#define CONN_HOST_CSR_TOP_CONN_CONN2TOP_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_RX_SLP_PROT_DIS_SHFT 1u
#define CONN_HOST_CSR_TOP_CONN_CONN2TOP_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_RX_SLP_PROT_EN_ADDR CONN_HOST_CSR_TOP_CONN_CONN2TOP_RX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_CONN2TOP_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_RX_SLP_PROT_EN_MASK 0x00000001u                // CR_CSR_CONN2TOP_RX_SLP_PROT_EN[0]
#define CONN_HOST_CSR_TOP_CONN_CONN2TOP_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_RX_SLP_PROT_EN_SHFT 0u

/* =====================================================================================

  ---CONN_BT2HOST_TX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x324u)---

    CR_CSR_BT2HOST_TX_SLP_PROT_EN[0] - (RW) force enable sleep protect for bt2host tx
    CR_CSR_BT2HOST_TX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for bt2host tx
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_BT2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2HOST_TX_SLP_PROT_DIS_ADDR CONN_HOST_CSR_TOP_CONN_BT2HOST_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_BT2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2HOST_TX_SLP_PROT_DIS_MASK 0x00000002u                // CR_CSR_BT2HOST_TX_SLP_PROT_DIS[1]
#define CONN_HOST_CSR_TOP_CONN_BT2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2HOST_TX_SLP_PROT_DIS_SHFT 1u
#define CONN_HOST_CSR_TOP_CONN_BT2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2HOST_TX_SLP_PROT_EN_ADDR CONN_HOST_CSR_TOP_CONN_BT2HOST_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_BT2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2HOST_TX_SLP_PROT_EN_MASK 0x00000001u                // CR_CSR_BT2HOST_TX_SLP_PROT_EN[0]
#define CONN_HOST_CSR_TOP_CONN_BT2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2HOST_TX_SLP_PROT_EN_SHFT 0u

/* =====================================================================================

  ---CONN_BT2HOST_RX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x328u)---

    CR_CSR_BT2HOST_RX_SLP_PROT_EN[0] - (RW) force enable sleep protect for bt2host rx
    CR_CSR_BT2HOST_RX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for bt2host rx
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_BT2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2HOST_RX_SLP_PROT_DIS_ADDR CONN_HOST_CSR_TOP_CONN_BT2HOST_RX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_BT2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2HOST_RX_SLP_PROT_DIS_MASK 0x00000002u                // CR_CSR_BT2HOST_RX_SLP_PROT_DIS[1]
#define CONN_HOST_CSR_TOP_CONN_BT2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2HOST_RX_SLP_PROT_DIS_SHFT 1u
#define CONN_HOST_CSR_TOP_CONN_BT2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2HOST_RX_SLP_PROT_EN_ADDR CONN_HOST_CSR_TOP_CONN_BT2HOST_RX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_BT2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2HOST_RX_SLP_PROT_EN_MASK 0x00000001u                // CR_CSR_BT2HOST_RX_SLP_PROT_EN[0]
#define CONN_HOST_CSR_TOP_CONN_BT2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2HOST_RX_SLP_PROT_EN_SHFT 0u

/* =====================================================================================

  ---CONN_WF2HOST_TX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x330u)---

    CR_CSR_WF2HOST_TX_SLP_PROT_EN[0] - (RW) force enable sleep protect for wf2host tx
    CR_CSR_WF2HOST_TX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for wf2host tx
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_WF2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_WF2HOST_TX_SLP_PROT_DIS_ADDR CONN_HOST_CSR_TOP_CONN_WF2HOST_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_WF2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_WF2HOST_TX_SLP_PROT_DIS_MASK 0x00000002u                // CR_CSR_WF2HOST_TX_SLP_PROT_DIS[1]
#define CONN_HOST_CSR_TOP_CONN_WF2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_WF2HOST_TX_SLP_PROT_DIS_SHFT 1u
#define CONN_HOST_CSR_TOP_CONN_WF2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_WF2HOST_TX_SLP_PROT_EN_ADDR CONN_HOST_CSR_TOP_CONN_WF2HOST_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_WF2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_WF2HOST_TX_SLP_PROT_EN_MASK 0x00000001u                // CR_CSR_WF2HOST_TX_SLP_PROT_EN[0]
#define CONN_HOST_CSR_TOP_CONN_WF2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_WF2HOST_TX_SLP_PROT_EN_SHFT 0u

/* =====================================================================================

  ---CONN_WF2HOST_RX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x334u)---

    CR_CSR_WF2HOST_RX_SLP_PROT_EN[0] - (RW) force enable sleep protect for wf2host rx
    CR_CSR_WF2HOST_RX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for wf2host rx
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_WF2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_WF2HOST_RX_SLP_PROT_DIS_ADDR CONN_HOST_CSR_TOP_CONN_WF2HOST_RX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_WF2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_WF2HOST_RX_SLP_PROT_DIS_MASK 0x00000002u                // CR_CSR_WF2HOST_RX_SLP_PROT_DIS[1]
#define CONN_HOST_CSR_TOP_CONN_WF2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_WF2HOST_RX_SLP_PROT_DIS_SHFT 1u
#define CONN_HOST_CSR_TOP_CONN_WF2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_WF2HOST_RX_SLP_PROT_EN_ADDR CONN_HOST_CSR_TOP_CONN_WF2HOST_RX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_WF2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_WF2HOST_RX_SLP_PROT_EN_MASK 0x00000001u                // CR_CSR_WF2HOST_RX_SLP_PROT_EN[0]
#define CONN_HOST_CSR_TOP_CONN_WF2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_WF2HOST_RX_SLP_PROT_EN_SHFT 0u

/* =====================================================================================

  ---CONN_GPS2HOST_TX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x338u)---

    CR_CSR_GPS2HOST_TX_SLP_PROT_EN[0] - (RW) force enable sleep protect for gps2host tx
    CR_CSR_GPS2HOST_TX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for gps2host tx
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_GPS2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2HOST_TX_SLP_PROT_DIS_ADDR CONN_HOST_CSR_TOP_CONN_GPS2HOST_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_GPS2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2HOST_TX_SLP_PROT_DIS_MASK 0x00000002u                // CR_CSR_GPS2HOST_TX_SLP_PROT_DIS[1]
#define CONN_HOST_CSR_TOP_CONN_GPS2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2HOST_TX_SLP_PROT_DIS_SHFT 1u
#define CONN_HOST_CSR_TOP_CONN_GPS2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2HOST_TX_SLP_PROT_EN_ADDR CONN_HOST_CSR_TOP_CONN_GPS2HOST_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_GPS2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2HOST_TX_SLP_PROT_EN_MASK 0x00000001u                // CR_CSR_GPS2HOST_TX_SLP_PROT_EN[0]
#define CONN_HOST_CSR_TOP_CONN_GPS2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2HOST_TX_SLP_PROT_EN_SHFT 0u

/* =====================================================================================

  ---CONN_GPS2HOST_RX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x33Cu)---

    CR_CSR_GPS2HOST_RX_SLP_PROT_EN[0] - (RW) force enable sleep protect for gps2host rx
    CR_CSR_GPS2HOST_RX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for gps2host rx
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_GPS2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2HOST_RX_SLP_PROT_DIS_ADDR CONN_HOST_CSR_TOP_CONN_GPS2HOST_RX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_GPS2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2HOST_RX_SLP_PROT_DIS_MASK 0x00000002u                // CR_CSR_GPS2HOST_RX_SLP_PROT_DIS[1]
#define CONN_HOST_CSR_TOP_CONN_GPS2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2HOST_RX_SLP_PROT_DIS_SHFT 1u
#define CONN_HOST_CSR_TOP_CONN_GPS2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2HOST_RX_SLP_PROT_EN_ADDR CONN_HOST_CSR_TOP_CONN_GPS2HOST_RX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_GPS2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2HOST_RX_SLP_PROT_EN_MASK 0x00000001u                // CR_CSR_GPS2HOST_RX_SLP_PROT_EN[0]
#define CONN_HOST_CSR_TOP_CONN_GPS2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2HOST_RX_SLP_PROT_EN_SHFT 0u

/* =====================================================================================

  ---HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL (0x18060000 + 0x340u)---

    host_cr_prestandby_cnt_en[0] - (RW)  xxx 
    host_cr_prestandby_cnt_sel[3..1] - (RW)  xxx 
    host_cr_prestandy_cnt_rd_tring[4] - (RW)  xxx 
    RESERVED5[30..5]             - (RO) Reserved bits
    host_cr_prestandby_cnt_host_ctl_en[31] - (RW)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_host_cr_prestandby_cnt_host_ctl_en_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_host_cr_prestandby_cnt_host_ctl_en_MASK 0x80000000u                // host_cr_prestandby_cnt_host_ctl_en[31]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_host_cr_prestandby_cnt_host_ctl_en_SHFT 31u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_host_cr_prestandy_cnt_rd_tring_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_host_cr_prestandy_cnt_rd_tring_MASK 0x00000010u                // host_cr_prestandy_cnt_rd_tring[4]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_host_cr_prestandy_cnt_rd_tring_SHFT 4u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_host_cr_prestandby_cnt_sel_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_host_cr_prestandby_cnt_sel_MASK 0x0000000Eu                // host_cr_prestandby_cnt_sel[3..1]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_host_cr_prestandby_cnt_sel_SHFT 1u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_host_cr_prestandby_cnt_en_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_host_cr_prestandby_cnt_en_MASK 0x00000001u                // host_cr_prestandby_cnt_en[0]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_host_cr_prestandby_cnt_en_SHFT 0u

/* =====================================================================================

  ---HOST_CONN_INFRA_PRE_STANDBY_CNT_PRESTANDBY_STOP (0x18060000 + 0x344u)---

    RESERVED0[6..0]              - (RO) Reserved bits
    host_cr_conn_infra_prestandby_cnt_stop[7] - (RW)  xxx 
    RESERVED8[14..8]             - (RO) Reserved bits
    host_cr_conn_infra_prestandby_cnt_clr[15] - (RW)  xxx 
    RESERVED16[22..16]           - (RO) Reserved bits
    conn_infra_in_prestandby[23] - (RO)  xxx 
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_PRESTANDBY_STOP_conn_infra_in_prestandby_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_PRESTANDBY_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_PRESTANDBY_STOP_conn_infra_in_prestandby_MASK 0x00800000u                // conn_infra_in_prestandby[23]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_PRESTANDBY_STOP_conn_infra_in_prestandby_SHFT 23u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_PRESTANDBY_STOP_host_cr_conn_infra_prestandby_cnt_clr_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_PRESTANDBY_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_PRESTANDBY_STOP_host_cr_conn_infra_prestandby_cnt_clr_MASK 0x00008000u                // host_cr_conn_infra_prestandby_cnt_clr[15]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_PRESTANDBY_STOP_host_cr_conn_infra_prestandby_cnt_clr_SHFT 15u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_PRESTANDBY_STOP_host_cr_conn_infra_prestandby_cnt_stop_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_PRESTANDBY_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_PRESTANDBY_STOP_host_cr_conn_infra_prestandby_cnt_stop_MASK 0x00000080u                // host_cr_conn_infra_prestandby_cnt_stop[7]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_PRESTANDBY_STOP_host_cr_conn_infra_prestandby_cnt_stop_SHFT 7u

/* =====================================================================================

  ---HOST_CONN_INFRA_PRESTANDBY_TIMER (0x18060000 + 0x348u)---

    prestandby_timer_rd[31..0]   - (RO)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRESTANDBY_TIMER_prestandby_timer_rd_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRESTANDBY_TIMER_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRESTANDBY_TIMER_prestandby_timer_rd_MASK 0xFFFFFFFFu                // prestandby_timer_rd[31..0]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRESTANDBY_TIMER_prestandby_timer_rd_SHFT 0u

/* =====================================================================================

  ---HOST_CONN_INFRA_PRESTANDBY_COUNTER (0x18060000 + 0x34Cu)---

    prestandby_counter_rd[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRESTANDBY_COUNTER_prestandby_counter_rd_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRESTANDBY_COUNTER_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRESTANDBY_COUNTER_prestandby_counter_rd_MASK 0xFFFFFFFFu                // prestandby_counter_rd[31..0]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRESTANDBY_COUNTER_prestandby_counter_rd_SHFT 0u

/* =====================================================================================

  ---HOST_CONN_INFRA_SLP_CNT_CTL (0x18060000 + 0x380u)---

    HOST_SLP_COUNTER_EN[0]       - (RW) Sleep counter enable:
                                     1'h0: Disable
                                     1'h1: Enable
    HOST_SLP_COUNTER_SEL[3..1]   - (RW) Select sleep counter type:
                                     3'h0: conn_infra sleep counter
                                     3'h1: wf_mcu sleep counter
                                     3'h2: bgfsys sleep counter
                                     3'h3: wfsys sleep counter
                                     3'h4: gpssys sleep counter
    HOST_SLP_COUNTER_RD_TRIGGER[4] - (RW) Trigger sleep counter update to CONN_INFRA_SLP_COUNTER/CONN_INFRA_SLP_TIMER(positive edge):
                                     First: Write 1'h0
                                     Then: Write 1'h1
    RESERVED5[30..5]             - (RO) Reserved bits
    HOST_SLP_COUNTER_CTL_EN[31]  - (RW) Sleep counter control enable:
                                     1'h0: Control by conn_infra_cfg
                                     1'h1: Control by conn_host_csr_top

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_CTL_EN_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_CTL_EN_MASK 0x80000000u                // HOST_SLP_COUNTER_CTL_EN[31]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_CTL_EN_SHFT 31u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_RD_TRIGGER_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_RD_TRIGGER_MASK 0x00000010u                // HOST_SLP_COUNTER_RD_TRIGGER[4]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_RD_TRIGGER_SHFT 4u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_SEL_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_SEL_MASK 0x0000000Eu                // HOST_SLP_COUNTER_SEL[3..1]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_SEL_SHFT 1u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_EN_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_EN_MASK 0x00000001u                // HOST_SLP_COUNTER_EN[0]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_EN_SHFT 0u

/* =====================================================================================

  ---HOST_CONN_INFRA_SLP_CNT_SLP_STOP (0x18060000 + 0x384u)---

    HOST_CR_GPS_SLEEP_CNT_STOP[0] - (RW) Sleep counter stop:
                                     1'h1: Stop
                                     1'h0: Keep going
    HOST_CR_WF_SLEEP_CNT_STOP[1] - (RW) Sleep counter stop:
                                     1'h1: Stop
                                     1'h0: Keep going
    HOST_CR_BT_SLEEP_CNT_STOP[2] - (RW) Sleep counter stop:
                                     1'h1: Stop
                                     1'h0: Keep going
    RESERVED3[6..3]              - (RO) Reserved bits
    HOST_CR_CONN_INFRA_SLEEP_CNT_STOP[7] - (RW) Sleep counter stop:
                                     1'h1: Stop
                                     1'h0: Keep going
    HOST_CR_GPS_SLEEP_CNT_CLR[8] - (RW) Sleep counter clear:
                                     1'h1: Clean to 0
                                     1'h0: Keep going
    HOST_CR_WF_SLEEP_CNT_CLR[9]  - (RW) Sleep counter clear:
                                     1'h1: Clean to 0
                                     1'h0: Keep going
    HOST_CR_BT_SLEEP_CNT_CLR[10] - (RW) Sleep counter clear:
                                     1'h1: Clean to 0
                                     1'h0: Keep going
    RESERVED11[14..11]           - (RO) Reserved bits
    HOST_CR_CONN_INFRA_SLEEP_CNT_CLR[15] - (RW) Sleep counter clear:
                                     1'h1: Clean to 0
                                     1'h0: Keep going
    GPS_IN_SLEEP[16]             - (RO) GPS is in sleeping
    WF_IN_SLEEP[17]              - (RO) WF is in sleeping
    BT_IN_SLEEP[18]              - (RO) BT is in sleeping
    RESERVED19[22..19]           - (RO) Reserved bits
    CONN_INFRA_IN_SLEEP[23]      - (RO) CONN_INFRA is in sleeping
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_CONN_INFRA_IN_SLEEP_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_CONN_INFRA_IN_SLEEP_MASK 0x00800000u                // CONN_INFRA_IN_SLEEP[23]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_CONN_INFRA_IN_SLEEP_SHFT 23u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_BT_IN_SLEEP_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_BT_IN_SLEEP_MASK 0x00040000u                // BT_IN_SLEEP[18]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_BT_IN_SLEEP_SHFT 18u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_WF_IN_SLEEP_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_WF_IN_SLEEP_MASK 0x00020000u                // WF_IN_SLEEP[17]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_WF_IN_SLEEP_SHFT 17u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_GPS_IN_SLEEP_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_GPS_IN_SLEEP_MASK 0x00010000u                // GPS_IN_SLEEP[16]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_GPS_IN_SLEEP_SHFT 16u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_CONN_INFRA_SLEEP_CNT_CLR_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_CONN_INFRA_SLEEP_CNT_CLR_MASK 0x00008000u                // HOST_CR_CONN_INFRA_SLEEP_CNT_CLR[15]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_CONN_INFRA_SLEEP_CNT_CLR_SHFT 15u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_BT_SLEEP_CNT_CLR_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_BT_SLEEP_CNT_CLR_MASK 0x00000400u                // HOST_CR_BT_SLEEP_CNT_CLR[10]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_BT_SLEEP_CNT_CLR_SHFT 10u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_WF_SLEEP_CNT_CLR_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_WF_SLEEP_CNT_CLR_MASK 0x00000200u                // HOST_CR_WF_SLEEP_CNT_CLR[9]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_WF_SLEEP_CNT_CLR_SHFT 9u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_GPS_SLEEP_CNT_CLR_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_GPS_SLEEP_CNT_CLR_MASK 0x00000100u                // HOST_CR_GPS_SLEEP_CNT_CLR[8]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_GPS_SLEEP_CNT_CLR_SHFT 8u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_CONN_INFRA_SLEEP_CNT_STOP_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_CONN_INFRA_SLEEP_CNT_STOP_MASK 0x00000080u                // HOST_CR_CONN_INFRA_SLEEP_CNT_STOP[7]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_CONN_INFRA_SLEEP_CNT_STOP_SHFT 7u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_BT_SLEEP_CNT_STOP_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_BT_SLEEP_CNT_STOP_MASK 0x00000004u                // HOST_CR_BT_SLEEP_CNT_STOP[2]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_BT_SLEEP_CNT_STOP_SHFT 2u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_WF_SLEEP_CNT_STOP_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_WF_SLEEP_CNT_STOP_MASK 0x00000002u                // HOST_CR_WF_SLEEP_CNT_STOP[1]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_WF_SLEEP_CNT_STOP_SHFT 1u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_GPS_SLEEP_CNT_STOP_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_GPS_SLEEP_CNT_STOP_MASK 0x00000001u                // HOST_CR_GPS_SLEEP_CNT_STOP[0]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_GPS_SLEEP_CNT_STOP_SHFT 0u

/* =====================================================================================

  ---HOST_CONN_INFRA_SLP_TIMER (0x18060000 + 0x388u)---

    HOST_SLP_TIMER[31..0]        - (RO) Setected sleep timer result

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_TIMER_HOST_SLP_TIMER_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_TIMER_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_TIMER_HOST_SLP_TIMER_MASK 0xFFFFFFFFu                // HOST_SLP_TIMER[31..0]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_TIMER_HOST_SLP_TIMER_SHFT 0u

/* =====================================================================================

  ---HOST_CONN_INFRA_SLP_COUNTER (0x18060000 + 0x38Cu)---

    HOST_SLP_COUNTER[31..0]      - (RO) Setected sleep counter result

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_COUNTER_HOST_SLP_COUNTER_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_COUNTER_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_COUNTER_HOST_SLP_COUNTER_MASK 0xFFFFFFFFu                // HOST_SLP_COUNTER[31..0]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_COUNTER_HOST_SLP_COUNTER_SHFT 0u

/* =====================================================================================

  ---HOST_WF_SLP_TIMER (0x18060000 + 0x390u)---

    HOST_SLP_TIMER[31..0]        - (RO) Setected sleep timer result

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_WF_SLP_TIMER_HOST_SLP_TIMER_ADDR CONN_HOST_CSR_TOP_HOST_WF_SLP_TIMER_ADDR
#define CONN_HOST_CSR_TOP_HOST_WF_SLP_TIMER_HOST_SLP_TIMER_MASK 0xFFFFFFFFu                // HOST_SLP_TIMER[31..0]
#define CONN_HOST_CSR_TOP_HOST_WF_SLP_TIMER_HOST_SLP_TIMER_SHFT 0u

/* =====================================================================================

  ---HOST_WF_SLP_COUNTER (0x18060000 + 0x394u)---

    HOST_SLP_COUNTER[31..0]      - (RO) Setected sleep counter result

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_WF_SLP_COUNTER_HOST_SLP_COUNTER_ADDR CONN_HOST_CSR_TOP_HOST_WF_SLP_COUNTER_ADDR
#define CONN_HOST_CSR_TOP_HOST_WF_SLP_COUNTER_HOST_SLP_COUNTER_MASK 0xFFFFFFFFu                // HOST_SLP_COUNTER[31..0]
#define CONN_HOST_CSR_TOP_HOST_WF_SLP_COUNTER_HOST_SLP_COUNTER_SHFT 0u

/* =====================================================================================

  ---HOST_BT_SLP_TIMER (0x18060000 + 0x398u)---

    HOST_SLP_TIMER[31..0]        - (RO) Setected sleep timer result

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_BT_SLP_TIMER_HOST_SLP_TIMER_ADDR CONN_HOST_CSR_TOP_HOST_BT_SLP_TIMER_ADDR
#define CONN_HOST_CSR_TOP_HOST_BT_SLP_TIMER_HOST_SLP_TIMER_MASK 0xFFFFFFFFu                // HOST_SLP_TIMER[31..0]
#define CONN_HOST_CSR_TOP_HOST_BT_SLP_TIMER_HOST_SLP_TIMER_SHFT 0u

/* =====================================================================================

  ---HOST_BT_SLP_COUNTER (0x18060000 + 0x39Cu)---

    HOST_SLP_COUNTER[31..0]      - (RO) Setected sleep counter result

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_BT_SLP_COUNTER_HOST_SLP_COUNTER_ADDR CONN_HOST_CSR_TOP_HOST_BT_SLP_COUNTER_ADDR
#define CONN_HOST_CSR_TOP_HOST_BT_SLP_COUNTER_HOST_SLP_COUNTER_MASK 0xFFFFFFFFu                // HOST_SLP_COUNTER[31..0]
#define CONN_HOST_CSR_TOP_HOST_BT_SLP_COUNTER_HOST_SLP_COUNTER_SHFT 0u

/* =====================================================================================

  ---HOST_GPS_SLP_TIMER (0x18060000 + 0x3A0u)---

    HOST_SLP_TIMER[31..0]        - (RO) Setected sleep timer result

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_GPS_SLP_TIMER_HOST_SLP_TIMER_ADDR CONN_HOST_CSR_TOP_HOST_GPS_SLP_TIMER_ADDR
#define CONN_HOST_CSR_TOP_HOST_GPS_SLP_TIMER_HOST_SLP_TIMER_MASK 0xFFFFFFFFu                // HOST_SLP_TIMER[31..0]
#define CONN_HOST_CSR_TOP_HOST_GPS_SLP_TIMER_HOST_SLP_TIMER_SHFT 0u

/* =====================================================================================

  ---HOST_GPS_SLP_COUNTER (0x18060000 + 0x3A4u)---

    HOST_SLP_COUNTER[31..0]      - (RO) Setected sleep counter result

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_GPS_SLP_COUNTER_HOST_SLP_COUNTER_ADDR CONN_HOST_CSR_TOP_HOST_GPS_SLP_COUNTER_ADDR
#define CONN_HOST_CSR_TOP_HOST_GPS_SLP_COUNTER_HOST_SLP_COUNTER_MASK 0xFFFFFFFFu                // HOST_SLP_COUNTER[31..0]
#define CONN_HOST_CSR_TOP_HOST_GPS_SLP_COUNTER_HOST_SLP_COUNTER_SHFT 0u

/* =====================================================================================

  ---HOST_ZB_SLP_TIMER (0x18060000 + 0x3A8u)---

    HOST_ZB_SLP_TIMER[31..0]     - (RO) Setected sleep timer result

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_ZB_SLP_TIMER_HOST_ZB_SLP_TIMER_ADDR CONN_HOST_CSR_TOP_HOST_ZB_SLP_TIMER_ADDR
#define CONN_HOST_CSR_TOP_HOST_ZB_SLP_TIMER_HOST_ZB_SLP_TIMER_MASK 0xFFFFFFFFu                // HOST_ZB_SLP_TIMER[31..0]
#define CONN_HOST_CSR_TOP_HOST_ZB_SLP_TIMER_HOST_ZB_SLP_TIMER_SHFT 0u

/* =====================================================================================

  ---HOST_ZB_SLP_COUNTER (0x18060000 + 0x3ACu)---

    HOST_ZB_SLP_COUNTER[31..0]   - (RO) Setected sleep counter result

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_ZB_SLP_COUNTER_HOST_ZB_SLP_COUNTER_ADDR CONN_HOST_CSR_TOP_HOST_ZB_SLP_COUNTER_ADDR
#define CONN_HOST_CSR_TOP_HOST_ZB_SLP_COUNTER_HOST_ZB_SLP_COUNTER_MASK 0xFFFFFFFFu                // HOST_ZB_SLP_COUNTER[31..0]
#define CONN_HOST_CSR_TOP_HOST_ZB_SLP_COUNTER_HOST_ZB_SLP_COUNTER_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_W_R_ADDR (0x18060000 + 0x700u)---

    CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_W_R_ADDR[31..0] - (RW) Host to conn_host_csr_top (reg) to subsys (WF)

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_W_R_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_W_R_ADDR_ADDR CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_W_R_ADDR_ADDR
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_W_R_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_W_R_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_W_R_ADDR[31..0]
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_W_R_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_W_R_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_SET_ADDR (0x18060000 + 0x704u)---

    CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_SET_ADDR[31..0] - (W1S) bit set

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_SET_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_SET_ADDR_ADDR CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_SET_ADDR_ADDR
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_SET_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_SET_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_SET_ADDR[31..0]
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_SET_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_SET_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_CLR_ADDR (0x18060000 + 0x708u)---

    CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_CLR_ADDR[31..0] - (W1C) bit clear

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_CLR_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_CLR_ADDR_ADDR CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_CLR_ADDR_ADDR
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_CLR_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_CLR_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_CLR_ADDR[31..0]
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_CLR_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_CLR_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_W_R_ADDR (0x18060000 + 0x710u)---

    CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_W_R_ADDR[31..0] - (RW) Host to conn_host_csr_top (reg) to subsys (WF1)

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_W_R_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_W_R_ADDR_ADDR CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_W_R_ADDR_ADDR
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_W_R_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_W_R_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_W_R_ADDR[31..0]
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_W_R_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_W_R_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_SET_ADDR (0x18060000 + 0x714u)---

    CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_SET_ADDR[31..0] - (W1S) bit set

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_SET_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_SET_ADDR_ADDR CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_SET_ADDR_ADDR
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_SET_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_SET_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_SET_ADDR[31..0]
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_SET_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_SET_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_CLR_ADDR (0x18060000 + 0x718u)---

    CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_CLR_ADDR[31..0] - (W1C) bit clear

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_CLR_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_CLR_ADDR_ADDR CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_CLR_ADDR_ADDR
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_CLR_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_CLR_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_CLR_ADDR[31..0]
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_CLR_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_WF1_CLR_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_W_R_ADDR (0x18060000 + 0x720u)---

    CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_W_R_ADDR[31..0] - (RW) Host to conn_host_csr_top (reg) to subsys (BT)

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_W_R_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_W_R_ADDR_ADDR CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_W_R_ADDR_ADDR
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_W_R_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_W_R_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_W_R_ADDR[31..0]
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_W_R_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_W_R_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_SET_ADDR (0x18060000 + 0x724u)---

    CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_SET_ADDR[31..0] - (W1S) bit set

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_SET_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_SET_ADDR_ADDR CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_SET_ADDR_ADDR
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_SET_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_SET_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_SET_ADDR[31..0]
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_SET_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_SET_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_CLR_ADDR (0x18060000 + 0x728u)---

    CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_CLR_ADDR[31..0] - (W1C) bit clear

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_CLR_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_CLR_ADDR_ADDR CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_CLR_ADDR_ADDR
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_CLR_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_CLR_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_CLR_ADDR[31..0]
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_CLR_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_CLR_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_W_R_ADDR (0x18060000 + 0x730u)---

    CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_W_R_ADDR[31..0] - (RW) Host to conn_host_csr_top (reg) to subsys (BT1)

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_W_R_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_W_R_ADDR_ADDR CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_W_R_ADDR_ADDR
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_W_R_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_W_R_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_W_R_ADDR[31..0]
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_W_R_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_W_R_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_SET_ADDR (0x18060000 + 0x734u)---

    CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_SET_ADDR[31..0] - (W1S) bit set

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_SET_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_SET_ADDR_ADDR CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_SET_ADDR_ADDR
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_SET_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_SET_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_SET_ADDR[31..0]
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_SET_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_SET_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_CLR_ADDR (0x18060000 + 0x738u)---

    CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_CLR_ADDR[31..0] - (W1C) bit clear

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_CLR_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_CLR_ADDR_ADDR CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_CLR_ADDR_ADDR
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_CLR_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_CLR_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_CLR_ADDR[31..0]
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_CLR_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_BT1_CLR_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_W_R_ADDR (0x18060000 + 0x740u)---

    CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_W_R_ADDR[31..0] - (RW) Host to conn_host_csr_top (reg) to subsys (GPS)

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_W_R_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_W_R_ADDR_ADDR CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_W_R_ADDR_ADDR
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_W_R_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_W_R_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_W_R_ADDR[31..0]
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_W_R_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_W_R_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_SET_ADDR (0x18060000 + 0x744u)---

    CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_SET_ADDR[31..0] - (W1S) bit set

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_SET_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_SET_ADDR_ADDR CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_SET_ADDR_ADDR
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_SET_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_SET_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_SET_ADDR[31..0]
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_SET_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_SET_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_CLR_ADDR (0x18060000 + 0x748u)---

    CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_CLR_ADDR[31..0] - (W1C) bit clear

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_CLR_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_CLR_ADDR_ADDR CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_CLR_ADDR_ADDR
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_CLR_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_CLR_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_CLR_ADDR[31..0]
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_CLR_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_GPS_CLR_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_0_ADDR (0x18060000 + 0x780u)---

    CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_0_ADDR[31..0] - (RO) conn_infra_cfg_on to conn_host_csr_top (bus read)

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_0_ADDR_CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_0_ADDR_ADDR CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_0_ADDR_ADDR
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_0_ADDR_CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_0_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_0_ADDR[31..0]
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_0_ADDR_CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_0_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_1_ADDR (0x18060000 + 0x784u)---

    CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_1_ADDR[31..0] - (RO) conn_infra_cfg_on to conn_host_csr_top (bus read)

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_1_ADDR_CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_1_ADDR_ADDR CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_1_ADDR_ADDR
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_1_ADDR_CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_1_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_1_ADDR[31..0]
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_1_ADDR_CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_1_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_WF1_CSR_DUMMY_CR_0_ADDR (0x18060000 + 0x788u)---

    CONN_HOST_CSR_TOP_WF1_CSR_DUMMY_CR_0_ADDR[31..0] - (RO) conn_infra_cfg_on to conn_host_csr_top (bus read)

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF1_CSR_DUMMY_CR_0_ADDR_CONN_HOST_CSR_TOP_WF1_CSR_DUMMY_CR_0_ADDR_ADDR CONN_HOST_CSR_TOP_WF1_CSR_DUMMY_CR_0_ADDR_ADDR
#define CONN_HOST_CSR_TOP_WF1_CSR_DUMMY_CR_0_ADDR_CONN_HOST_CSR_TOP_WF1_CSR_DUMMY_CR_0_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_WF1_CSR_DUMMY_CR_0_ADDR[31..0]
#define CONN_HOST_CSR_TOP_WF1_CSR_DUMMY_CR_0_ADDR_CONN_HOST_CSR_TOP_WF1_CSR_DUMMY_CR_0_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_WF1_CSR_DUMMY_CR_1_ADDR (0x18060000 + 0x78Cu)---

    CONN_HOST_CSR_TOP_WF1_CSR_DUMMY_CR_1_ADDR[31..0] - (RO) conn_infra_cfg_on to conn_host_csr_top (bus read)

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF1_CSR_DUMMY_CR_1_ADDR_CONN_HOST_CSR_TOP_WF1_CSR_DUMMY_CR_1_ADDR_ADDR CONN_HOST_CSR_TOP_WF1_CSR_DUMMY_CR_1_ADDR_ADDR
#define CONN_HOST_CSR_TOP_WF1_CSR_DUMMY_CR_1_ADDR_CONN_HOST_CSR_TOP_WF1_CSR_DUMMY_CR_1_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_WF1_CSR_DUMMY_CR_1_ADDR[31..0]
#define CONN_HOST_CSR_TOP_WF1_CSR_DUMMY_CR_1_ADDR_CONN_HOST_CSR_TOP_WF1_CSR_DUMMY_CR_1_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_0_ADDR (0x18060000 + 0x790u)---

    CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_0_ADDR[31..0] - (RO) conn_infra_cfg_on to conn_host_csr_top (bus read)

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_0_ADDR_CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_0_ADDR_ADDR CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_0_ADDR_ADDR
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_0_ADDR_CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_0_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_0_ADDR[31..0]
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_0_ADDR_CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_0_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_1_ADDR (0x18060000 + 0x794u)---

    CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_1_ADDR[31..0] - (RO) conn_infra_cfg_on to conn_host_csr_top (bus read)

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_1_ADDR_CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_1_ADDR_ADDR CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_1_ADDR_ADDR
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_1_ADDR_CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_1_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_1_ADDR[31..0]
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_1_ADDR_CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_1_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_BGF1_CSR_DUMMY_CR_0_ADDR (0x18060000 + 0x798u)---

    CONN_HOST_CSR_TOP_BGF1_CSR_DUMMY_CR_0_ADDR[31..0] - (RO) conn_infra_cfg_on to conn_host_csr_top (bus read)

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_BGF1_CSR_DUMMY_CR_0_ADDR_CONN_HOST_CSR_TOP_BGF1_CSR_DUMMY_CR_0_ADDR_ADDR CONN_HOST_CSR_TOP_BGF1_CSR_DUMMY_CR_0_ADDR_ADDR
#define CONN_HOST_CSR_TOP_BGF1_CSR_DUMMY_CR_0_ADDR_CONN_HOST_CSR_TOP_BGF1_CSR_DUMMY_CR_0_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_BGF1_CSR_DUMMY_CR_0_ADDR[31..0]
#define CONN_HOST_CSR_TOP_BGF1_CSR_DUMMY_CR_0_ADDR_CONN_HOST_CSR_TOP_BGF1_CSR_DUMMY_CR_0_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_BGF1_CSR_DUMMY_CR_1_ADDR (0x18060000 + 0x79Cu)---

    CONN_HOST_CSR_TOP_BGF1_CSR_DUMMY_CR_1_ADDR[31..0] - (RO) conn_infra_cfg_on to conn_host_csr_top (bus read)

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_BGF1_CSR_DUMMY_CR_1_ADDR_CONN_HOST_CSR_TOP_BGF1_CSR_DUMMY_CR_1_ADDR_ADDR CONN_HOST_CSR_TOP_BGF1_CSR_DUMMY_CR_1_ADDR_ADDR
#define CONN_HOST_CSR_TOP_BGF1_CSR_DUMMY_CR_1_ADDR_CONN_HOST_CSR_TOP_BGF1_CSR_DUMMY_CR_1_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_BGF1_CSR_DUMMY_CR_1_ADDR[31..0]
#define CONN_HOST_CSR_TOP_BGF1_CSR_DUMMY_CR_1_ADDR_CONN_HOST_CSR_TOP_BGF1_CSR_DUMMY_CR_1_ADDR_SHFT 0u

/* =====================================================================================

  ---WF_MD_SRATUS_SYNC_W_R_ADDR (0x18060000 + 0x7B0u)---

    WF_MD_SRATUS_SYNC_W_R_ADDR[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_MD_SRATUS_SYNC_W_R_ADDR_WF_MD_SRATUS_SYNC_W_R_ADDR_ADDR CONN_HOST_CSR_TOP_WF_MD_SRATUS_SYNC_W_R_ADDR_ADDR
#define CONN_HOST_CSR_TOP_WF_MD_SRATUS_SYNC_W_R_ADDR_WF_MD_SRATUS_SYNC_W_R_ADDR_MASK 0xFFFFFFFFu                // WF_MD_SRATUS_SYNC_W_R_ADDR[31..0]
#define CONN_HOST_CSR_TOP_WF_MD_SRATUS_SYNC_W_R_ADDR_WF_MD_SRATUS_SYNC_W_R_ADDR_SHFT 0u

/* =====================================================================================

  ---WF_MD_SRATUS_SYNC_SET_ADDR (0x18060000 + 0x7B4u)---

    WF_MD_SRATUS_SYNC_SET_ADDR[31..0] - (W1S)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_MD_SRATUS_SYNC_SET_ADDR_WF_MD_SRATUS_SYNC_SET_ADDR_ADDR CONN_HOST_CSR_TOP_WF_MD_SRATUS_SYNC_SET_ADDR_ADDR
#define CONN_HOST_CSR_TOP_WF_MD_SRATUS_SYNC_SET_ADDR_WF_MD_SRATUS_SYNC_SET_ADDR_MASK 0xFFFFFFFFu                // WF_MD_SRATUS_SYNC_SET_ADDR[31..0]
#define CONN_HOST_CSR_TOP_WF_MD_SRATUS_SYNC_SET_ADDR_WF_MD_SRATUS_SYNC_SET_ADDR_SHFT 0u

/* =====================================================================================

  ---WF_MD_SRATUS_SYNC_CLR_ADDR (0x18060000 + 0x7B8u)---

    WF_MD_SRATUS_SYNC_CLR_ADDR[31..0] - (W1C)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_MD_SRATUS_SYNC_CLR_ADDR_WF_MD_SRATUS_SYNC_CLR_ADDR_ADDR CONN_HOST_CSR_TOP_WF_MD_SRATUS_SYNC_CLR_ADDR_ADDR
#define CONN_HOST_CSR_TOP_WF_MD_SRATUS_SYNC_CLR_ADDR_WF_MD_SRATUS_SYNC_CLR_ADDR_MASK 0xFFFFFFFFu                // WF_MD_SRATUS_SYNC_CLR_ADDR[31..0]
#define CONN_HOST_CSR_TOP_WF_MD_SRATUS_SYNC_CLR_ADDR_WF_MD_SRATUS_SYNC_CLR_ADDR_SHFT 0u

/* =====================================================================================

  ---RSV0_BACKUP_W_R_ADDR (0x18060000 + 0x7C0u)---

    RSV0_BACKUP_W_R_ADDR[31..0]  - (RW)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_RSV0_BACKUP_W_R_ADDR_RSV0_BACKUP_W_R_ADDR_ADDR CONN_HOST_CSR_TOP_RSV0_BACKUP_W_R_ADDR_ADDR
#define CONN_HOST_CSR_TOP_RSV0_BACKUP_W_R_ADDR_RSV0_BACKUP_W_R_ADDR_MASK 0xFFFFFFFFu                // RSV0_BACKUP_W_R_ADDR[31..0]
#define CONN_HOST_CSR_TOP_RSV0_BACKUP_W_R_ADDR_RSV0_BACKUP_W_R_ADDR_SHFT 0u

/* =====================================================================================

  ---RSV0_BACKUP_SET_ADDR (0x18060000 + 0x7C4u)---

    RSV0_BACKUP_SET_ADDR[31..0]  - (W1S)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_RSV0_BACKUP_SET_ADDR_RSV0_BACKUP_SET_ADDR_ADDR CONN_HOST_CSR_TOP_RSV0_BACKUP_SET_ADDR_ADDR
#define CONN_HOST_CSR_TOP_RSV0_BACKUP_SET_ADDR_RSV0_BACKUP_SET_ADDR_MASK 0xFFFFFFFFu                // RSV0_BACKUP_SET_ADDR[31..0]
#define CONN_HOST_CSR_TOP_RSV0_BACKUP_SET_ADDR_RSV0_BACKUP_SET_ADDR_SHFT 0u

/* =====================================================================================

  ---RSV0_BACKUP_CLR_ADDR (0x18060000 + 0x7C8u)---

    RSV0_BACKUP_CLR_ADDR[31..0]  - (W1C)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_RSV0_BACKUP_CLR_ADDR_RSV0_BACKUP_CLR_ADDR_ADDR CONN_HOST_CSR_TOP_RSV0_BACKUP_CLR_ADDR_ADDR
#define CONN_HOST_CSR_TOP_RSV0_BACKUP_CLR_ADDR_RSV0_BACKUP_CLR_ADDR_MASK 0xFFFFFFFFu                // RSV0_BACKUP_CLR_ADDR[31..0]
#define CONN_HOST_CSR_TOP_RSV0_BACKUP_CLR_ADDR_RSV0_BACKUP_CLR_ADDR_SHFT 0u

/* =====================================================================================

  ---AP2CONN_DETECT_FORCE_EN_ON (0x18060000 + 0x800u)---

    AP2CONN_DETECT_FORCE_EN_ON[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_AP2CONN_DETECT_FORCE_EN_ON_AP2CONN_DETECT_FORCE_EN_ON_ADDR CONN_HOST_CSR_TOP_AP2CONN_DETECT_FORCE_EN_ON_ADDR
#define CONN_HOST_CSR_TOP_AP2CONN_DETECT_FORCE_EN_ON_AP2CONN_DETECT_FORCE_EN_ON_MASK 0x00000001u                // AP2CONN_DETECT_FORCE_EN_ON[0]
#define CONN_HOST_CSR_TOP_AP2CONN_DETECT_FORCE_EN_ON_AP2CONN_DETECT_FORCE_EN_ON_SHFT 0u

/* =====================================================================================

  ---WF_DRV_CIDX_TRIG (0x18060000 + 0x810u)---

    WF_DRV_CIDX_TRIG[0]          - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_DRV_CIDX_TRIG_WF_DRV_CIDX_TRIG_ADDR CONN_HOST_CSR_TOP_WF_DRV_CIDX_TRIG_ADDR
#define CONN_HOST_CSR_TOP_WF_DRV_CIDX_TRIG_WF_DRV_CIDX_TRIG_MASK 0x00000001u                // WF_DRV_CIDX_TRIG[0]
#define CONN_HOST_CSR_TOP_WF_DRV_CIDX_TRIG_WF_DRV_CIDX_TRIG_SHFT 0u

/* =====================================================================================

  ---WFHOST_COREDUMP_IRQ (0x18060000 + 0x814u)---

    WFHOST_COREDUMP_IRQ[0]       - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WFHOST_COREDUMP_IRQ_WFHOST_COREDUMP_IRQ_ADDR CONN_HOST_CSR_TOP_WFHOST_COREDUMP_IRQ_ADDR
#define CONN_HOST_CSR_TOP_WFHOST_COREDUMP_IRQ_WFHOST_COREDUMP_IRQ_MASK 0x00000001u                // WFHOST_COREDUMP_IRQ[0]
#define CONN_HOST_CSR_TOP_WFHOST_COREDUMP_IRQ_WFHOST_COREDUMP_IRQ_SHFT 0u

/* =====================================================================================

  ---RGF_SHARE_CONGIF_CR (0x18060000 + 0x818u)---

    rgf_bt_zb_rf_share_config_res[3..0] - (RW)  xxx 
    zgf_br_rf0_or_rf1_use_fem2[4] - (RW)  xxx 
    rgf_zb_trx_borrow_main_bt0_or_bt1[6..5] - (RW)  xxx 
    rgf_little_bt_tx_borrow_main_bt0_or_bt1[7] - (RW)  xxx 
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_RGF_SHARE_CONGIF_CR_rgf_little_bt_tx_borrow_main_bt0_or_bt1_ADDR CONN_HOST_CSR_TOP_RGF_SHARE_CONGIF_CR_ADDR
#define CONN_HOST_CSR_TOP_RGF_SHARE_CONGIF_CR_rgf_little_bt_tx_borrow_main_bt0_or_bt1_MASK 0x00000080u                // rgf_little_bt_tx_borrow_main_bt0_or_bt1[7]
#define CONN_HOST_CSR_TOP_RGF_SHARE_CONGIF_CR_rgf_little_bt_tx_borrow_main_bt0_or_bt1_SHFT 7u
#define CONN_HOST_CSR_TOP_RGF_SHARE_CONGIF_CR_rgf_zb_trx_borrow_main_bt0_or_bt1_ADDR CONN_HOST_CSR_TOP_RGF_SHARE_CONGIF_CR_ADDR
#define CONN_HOST_CSR_TOP_RGF_SHARE_CONGIF_CR_rgf_zb_trx_borrow_main_bt0_or_bt1_MASK 0x00000060u                // rgf_zb_trx_borrow_main_bt0_or_bt1[6..5]
#define CONN_HOST_CSR_TOP_RGF_SHARE_CONGIF_CR_rgf_zb_trx_borrow_main_bt0_or_bt1_SHFT 5u
#define CONN_HOST_CSR_TOP_RGF_SHARE_CONGIF_CR_zgf_br_rf0_or_rf1_use_fem2_ADDR CONN_HOST_CSR_TOP_RGF_SHARE_CONGIF_CR_ADDR
#define CONN_HOST_CSR_TOP_RGF_SHARE_CONGIF_CR_zgf_br_rf0_or_rf1_use_fem2_MASK 0x00000010u                // zgf_br_rf0_or_rf1_use_fem2[4]
#define CONN_HOST_CSR_TOP_RGF_SHARE_CONGIF_CR_zgf_br_rf0_or_rf1_use_fem2_SHFT 4u
#define CONN_HOST_CSR_TOP_RGF_SHARE_CONGIF_CR_rgf_bt_zb_rf_share_config_res_ADDR CONN_HOST_CSR_TOP_RGF_SHARE_CONGIF_CR_ADDR
#define CONN_HOST_CSR_TOP_RGF_SHARE_CONGIF_CR_rgf_bt_zb_rf_share_config_res_MASK 0x0000000Fu                // rgf_bt_zb_rf_share_config_res[3..0]
#define CONN_HOST_CSR_TOP_RGF_SHARE_CONGIF_CR_rgf_bt_zb_rf_share_config_res_SHFT 0u

/* =====================================================================================

  ---DEVAPC_AO_WRAPPER_OFF_DBG_MODE (0x18060000 + 0x830u)---

    DEVAPC_AO_WRAPPER_OFF_DBG_MODE[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_DEVAPC_AO_WRAPPER_OFF_DBG_MODE_DEVAPC_AO_WRAPPER_OFF_DBG_MODE_ADDR CONN_HOST_CSR_TOP_DEVAPC_AO_WRAPPER_OFF_DBG_MODE_ADDR
#define CONN_HOST_CSR_TOP_DEVAPC_AO_WRAPPER_OFF_DBG_MODE_DEVAPC_AO_WRAPPER_OFF_DBG_MODE_MASK 0x00000001u                // DEVAPC_AO_WRAPPER_OFF_DBG_MODE[0]
#define CONN_HOST_CSR_TOP_DEVAPC_AO_WRAPPER_OFF_DBG_MODE_DEVAPC_AO_WRAPPER_OFF_DBG_MODE_SHFT 0u

/* =====================================================================================

  ---DEVAPC_AO_WRAPPER_VON_DBG_MODE (0x18060000 + 0x834u)---

    DEVAPC_AO_WRAPPER_VON_DBG_MODE[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_DEVAPC_AO_WRAPPER_VON_DBG_MODE_DEVAPC_AO_WRAPPER_VON_DBG_MODE_ADDR CONN_HOST_CSR_TOP_DEVAPC_AO_WRAPPER_VON_DBG_MODE_ADDR
#define CONN_HOST_CSR_TOP_DEVAPC_AO_WRAPPER_VON_DBG_MODE_DEVAPC_AO_WRAPPER_VON_DBG_MODE_MASK 0x00000001u                // DEVAPC_AO_WRAPPER_VON_DBG_MODE[0]
#define CONN_HOST_CSR_TOP_DEVAPC_AO_WRAPPER_VON_DBG_MODE_DEVAPC_AO_WRAPPER_VON_DBG_MODE_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_SYSSTRAP_OUT (0x18060000 + 0xA00u)---

    CONN_INFRA_SYSSTRAP_OUT[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_OUT_CONN_INFRA_SYSSTRAP_OUT_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_OUT_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_OUT_CONN_INFRA_SYSSTRAP_OUT_MASK 0xFFFFFFFFu                // CONN_INFRA_SYSSTRAP_OUT[31..0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_OUT_CONN_INFRA_SYSSTRAP_OUT_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_ON_DBG (0x18060000 + 0xA04u)---

    CONN_INFRA_CFG_ON_DBG[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_CFG_ON_DBG_CONN_INFRA_CFG_ON_DBG_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_CFG_ON_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_CFG_ON_DBG_CONN_INFRA_CFG_ON_DBG_MASK 0xFFFFFFFFu                // CONN_INFRA_CFG_ON_DBG[31..0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_CFG_ON_DBG_CONN_INFRA_CFG_ON_DBG_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_RGU_ON_DBG (0x18060000 + 0xA08u)---

    CONN_INFRA_RGU_ON_DBG[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_RGU_ON_DBG_CONN_INFRA_RGU_ON_DBG_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_RGU_ON_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_RGU_ON_DBG_CONN_INFRA_RGU_ON_DBG_MASK 0xFFFFFFFFu                // CONN_INFRA_RGU_ON_DBG[31..0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_RGU_ON_DBG_CONN_INFRA_RGU_ON_DBG_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CLKGEN_ON_DBG (0x18060000 + 0xA0Cu)---

    CONN_INFRA_CLKGEN_ON_DBG[15..0] - (RO)  xxx 
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_CLKGEN_ON_DBG_CONN_INFRA_CLKGEN_ON_DBG_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_CLKGEN_ON_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_CLKGEN_ON_DBG_CONN_INFRA_CLKGEN_ON_DBG_MASK 0x0000FFFFu                // CONN_INFRA_CLKGEN_ON_DBG[15..0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_CLKGEN_ON_DBG_CONN_INFRA_CLKGEN_ON_DBG_SHFT 0u

/* =====================================================================================

  ---CONNSYS_PWR_STATES (0x18060000 + 0xA10u)---

    CONNSYS_PWR_STATES[31..0]    - (RO)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_CONNSYS_PWR_STATES_ADDR CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_CONNSYS_PWR_STATES_MASK 0xFFFFFFFFu                // CONNSYS_PWR_STATES[31..0]
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_CONNSYS_PWR_STATES_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_ON_MONFLG_OUT (0x18060000 + 0XA14u)---

    ADDR_CONN_INFRA_ON_MONFLG_OUT[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_ON_MONFLG_OUT_ADDR_CONN_INFRA_ON_MONFLG_OUT_ADDR CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_ON_MONFLG_OUT_ADDR
#define CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_ON_MONFLG_OUT_ADDR_CONN_INFRA_ON_MONFLG_OUT_MASK 0xFFFFFFFFu                // ADDR_CONN_INFRA_ON_MONFLG_OUT[31..0]
#define CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_ON_MONFLG_OUT_ADDR_CONN_INFRA_ON_MONFLG_OUT_SHFT 0u

/* =====================================================================================

  ---WF_ON_MONFLG_EN_FR_HIF (0x18060000 + 0xB00u)---

    WF_ON_MONFLG_EN_FR_HIF[0]    - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_ON_MONFLG_EN_FR_HIF_WF_ON_MONFLG_EN_FR_HIF_ADDR CONN_HOST_CSR_TOP_WF_ON_MONFLG_EN_FR_HIF_ADDR
#define CONN_HOST_CSR_TOP_WF_ON_MONFLG_EN_FR_HIF_WF_ON_MONFLG_EN_FR_HIF_MASK 0x00000001u                // WF_ON_MONFLG_EN_FR_HIF[0]
#define CONN_HOST_CSR_TOP_WF_ON_MONFLG_EN_FR_HIF_WF_ON_MONFLG_EN_FR_HIF_SHFT 0u

/* =====================================================================================

  ---WF_ON_MONFLG_SEL_FR_HIF (0x18060000 + 0xB04u)---

    WF_ON_MONFLG_SEL_FR_HIF[4..0] - (RW)  xxx 
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_ON_MONFLG_SEL_FR_HIF_WF_ON_MONFLG_SEL_FR_HIF_ADDR CONN_HOST_CSR_TOP_WF_ON_MONFLG_SEL_FR_HIF_ADDR
#define CONN_HOST_CSR_TOP_WF_ON_MONFLG_SEL_FR_HIF_WF_ON_MONFLG_SEL_FR_HIF_MASK 0x0000001Fu                // WF_ON_MONFLG_SEL_FR_HIF[4..0]
#define CONN_HOST_CSR_TOP_WF_ON_MONFLG_SEL_FR_HIF_WF_ON_MONFLG_SEL_FR_HIF_SHFT 0u

/* =====================================================================================

  ---WF_OFF_MONFLG_EN_FR_HIF (0x18060000 + 0xB08u)---

    WF_OFF_MONFLG_EN_FR_HIF[0]   - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_OFF_MONFLG_EN_FR_HIF_WF_OFF_MONFLG_EN_FR_HIF_ADDR CONN_HOST_CSR_TOP_WF_OFF_MONFLG_EN_FR_HIF_ADDR
#define CONN_HOST_CSR_TOP_WF_OFF_MONFLG_EN_FR_HIF_WF_OFF_MONFLG_EN_FR_HIF_MASK 0x00000001u                // WF_OFF_MONFLG_EN_FR_HIF[0]
#define CONN_HOST_CSR_TOP_WF_OFF_MONFLG_EN_FR_HIF_WF_OFF_MONFLG_EN_FR_HIF_SHFT 0u

/* =====================================================================================

  ---WF_OFF_MONFLG_SEL_FR_HIF (0x18060000 + 0xB0Cu)---

    WF_OFF_MONFLG_SEL_FR_HIF[4..0] - (RW)  xxx 
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_OFF_MONFLG_SEL_FR_HIF_WF_OFF_MONFLG_SEL_FR_HIF_ADDR CONN_HOST_CSR_TOP_WF_OFF_MONFLG_SEL_FR_HIF_ADDR
#define CONN_HOST_CSR_TOP_WF_OFF_MONFLG_SEL_FR_HIF_WF_OFF_MONFLG_SEL_FR_HIF_MASK 0x0000001Fu                // WF_OFF_MONFLG_SEL_FR_HIF[4..0]
#define CONN_HOST_CSR_TOP_WF_OFF_MONFLG_SEL_FR_HIF_WF_OFF_MONFLG_SEL_FR_HIF_SHFT 0u

/* =====================================================================================

  ---WF_ON_MONFLG_OUT (0x18060000 + 0xB10u)---

    WF_ON_MONFLG_OUT[31..0]      - (RO)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_ON_MONFLG_OUT_WF_ON_MONFLG_OUT_ADDR CONN_HOST_CSR_TOP_WF_ON_MONFLG_OUT_ADDR
#define CONN_HOST_CSR_TOP_WF_ON_MONFLG_OUT_WF_ON_MONFLG_OUT_MASK 0xFFFFFFFFu                // WF_ON_MONFLG_OUT[31..0]
#define CONN_HOST_CSR_TOP_WF_ON_MONFLG_OUT_WF_ON_MONFLG_OUT_SHFT 0u

/* =====================================================================================

  ---WF_MCUSYS_ON_MODULE_SEL_FR_HIF (0x18060000 + 0xB14u)---

    WF_MCUSYS_ON_MODULE_SEL_FR_HIF[7..0] - (RW)  xxx 
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_MCUSYS_ON_MODULE_SEL_FR_HIF_WF_MCUSYS_ON_MODULE_SEL_FR_HIF_ADDR CONN_HOST_CSR_TOP_WF_MCUSYS_ON_MODULE_SEL_FR_HIF_ADDR
#define CONN_HOST_CSR_TOP_WF_MCUSYS_ON_MODULE_SEL_FR_HIF_WF_MCUSYS_ON_MODULE_SEL_FR_HIF_MASK 0x000000FFu                // WF_MCUSYS_ON_MODULE_SEL_FR_HIF[7..0]
#define CONN_HOST_CSR_TOP_WF_MCUSYS_ON_MODULE_SEL_FR_HIF_WF_MCUSYS_ON_MODULE_SEL_FR_HIF_SHFT 0u

/* =====================================================================================

  ---ADDR_WF_VON_MONFLG_EN_FR_HIF (0x18060000 + 0xB18u)---

    ADDR_WF_VON_MONFLG_EN_FR_HIF[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_WF_VON_MONFLG_EN_FR_HIF_ADDR_WF_VON_MONFLG_EN_FR_HIF_ADDR CONN_HOST_CSR_TOP_ADDR_WF_VON_MONFLG_EN_FR_HIF_ADDR
#define CONN_HOST_CSR_TOP_ADDR_WF_VON_MONFLG_EN_FR_HIF_ADDR_WF_VON_MONFLG_EN_FR_HIF_MASK 0x00000001u                // ADDR_WF_VON_MONFLG_EN_FR_HIF[0]
#define CONN_HOST_CSR_TOP_ADDR_WF_VON_MONFLG_EN_FR_HIF_ADDR_WF_VON_MONFLG_EN_FR_HIF_SHFT 0u

/* =====================================================================================

  ---ADDR_WF_VON_MONFLG_SEL_FR_HIF (0x18060000 + 0xB1Cu)---

    ADDR_WF_VON_MONFLG_SEL_FR_HIF[4..0] - (RW)  xxx 
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_WF_VON_MONFLG_SEL_FR_HIF_ADDR_WF_VON_MONFLG_SEL_FR_HIF_ADDR CONN_HOST_CSR_TOP_ADDR_WF_VON_MONFLG_SEL_FR_HIF_ADDR
#define CONN_HOST_CSR_TOP_ADDR_WF_VON_MONFLG_SEL_FR_HIF_ADDR_WF_VON_MONFLG_SEL_FR_HIF_MASK 0x0000001Fu                // ADDR_WF_VON_MONFLG_SEL_FR_HIF[4..0]
#define CONN_HOST_CSR_TOP_ADDR_WF_VON_MONFLG_SEL_FR_HIF_ADDR_WF_VON_MONFLG_SEL_FR_HIF_SHFT 0u

/* =====================================================================================

  ---ADDR_WF_LIT_MONFLG_EN_FR_HIF (0x18060000 + 0xB20u)---

    ADDR_WF_LIT_MONFLG_EN_FR_HIF[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_WF_LIT_MONFLG_EN_FR_HIF_ADDR_WF_LIT_MONFLG_EN_FR_HIF_ADDR CONN_HOST_CSR_TOP_ADDR_WF_LIT_MONFLG_EN_FR_HIF_ADDR
#define CONN_HOST_CSR_TOP_ADDR_WF_LIT_MONFLG_EN_FR_HIF_ADDR_WF_LIT_MONFLG_EN_FR_HIF_MASK 0x00000001u                // ADDR_WF_LIT_MONFLG_EN_FR_HIF[0]
#define CONN_HOST_CSR_TOP_ADDR_WF_LIT_MONFLG_EN_FR_HIF_ADDR_WF_LIT_MONFLG_EN_FR_HIF_SHFT 0u

/* =====================================================================================

  ---ADDR_WF_LIT_MONFLG_SEL_FR_HIF (0x18060000 + 0xB24u)---

    ADDR_WF_LIT_MONFLG_SEL_FR_HIF[4..0] - (RW)  xxx 
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_WF_LIT_MONFLG_SEL_FR_HIF_ADDR_WF_LIT_MONFLG_SEL_FR_HIF_ADDR CONN_HOST_CSR_TOP_ADDR_WF_LIT_MONFLG_SEL_FR_HIF_ADDR
#define CONN_HOST_CSR_TOP_ADDR_WF_LIT_MONFLG_SEL_FR_HIF_ADDR_WF_LIT_MONFLG_SEL_FR_HIF_MASK 0x0000001Fu                // ADDR_WF_LIT_MONFLG_SEL_FR_HIF[4..0]
#define CONN_HOST_CSR_TOP_ADDR_WF_LIT_MONFLG_SEL_FR_HIF_ADDR_WF_LIT_MONFLG_SEL_FR_HIF_SHFT 0u

/* =====================================================================================

  ---wf_off_mcu_monflg_en_fr_hif (0x18060000 + 0xB28u)---

    wf_off_mcu_monflg_en_fr_hif[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_wf_off_mcu_monflg_en_fr_hif_wf_off_mcu_monflg_en_fr_hif_ADDR CONN_HOST_CSR_TOP_wf_off_mcu_monflg_en_fr_hif_ADDR
#define CONN_HOST_CSR_TOP_wf_off_mcu_monflg_en_fr_hif_wf_off_mcu_monflg_en_fr_hif_MASK 0x00000001u                // wf_off_mcu_monflg_en_fr_hif[0]
#define CONN_HOST_CSR_TOP_wf_off_mcu_monflg_en_fr_hif_wf_off_mcu_monflg_en_fr_hif_SHFT 0u

/* =====================================================================================

  ---wf_off_mcu_monflg_sel_fr_hif (0x18060000 + 0xB2Cu)---

    wf_off_mcu_monflg_sel_fr_hif[4..0] - (RW)  xxx 
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_wf_off_mcu_monflg_sel_fr_hif_wf_off_mcu_monflg_sel_fr_hif_ADDR CONN_HOST_CSR_TOP_wf_off_mcu_monflg_sel_fr_hif_ADDR
#define CONN_HOST_CSR_TOP_wf_off_mcu_monflg_sel_fr_hif_wf_off_mcu_monflg_sel_fr_hif_MASK 0x0000001Fu                // wf_off_mcu_monflg_sel_fr_hif[4..0]
#define CONN_HOST_CSR_TOP_wf_off_mcu_monflg_sel_fr_hif_wf_off_mcu_monflg_sel_fr_hif_SHFT 0u

/* =====================================================================================

  ---BGF_MONFLG_ON_OUT (0x18060000 + 0xC00u)---

    BGF_MONFLG_ON_OUT[31..0]     - (RO)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_BGF_MONFLG_ON_OUT_BGF_MONFLG_ON_OUT_ADDR CONN_HOST_CSR_TOP_BGF_MONFLG_ON_OUT_ADDR
#define CONN_HOST_CSR_TOP_BGF_MONFLG_ON_OUT_BGF_MONFLG_ON_OUT_MASK 0xFFFFFFFFu                // BGF_MONFLG_ON_OUT[31..0]
#define CONN_HOST_CSR_TOP_BGF_MONFLG_ON_OUT_BGF_MONFLG_ON_OUT_SHFT 0u

/* =====================================================================================

  ---CR_HOSTCSR2BGF_ON_DBG_SEL (0x18060000 + 0xC04u)---

    CR_HOSTCSR2BGF_ON_DBG_SEL[17..0] - (RW)  xxx 
    RESERVED18[31..18]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CR_HOSTCSR2BGF_ON_DBG_SEL_CR_HOSTCSR2BGF_ON_DBG_SEL_ADDR CONN_HOST_CSR_TOP_CR_HOSTCSR2BGF_ON_DBG_SEL_ADDR
#define CONN_HOST_CSR_TOP_CR_HOSTCSR2BGF_ON_DBG_SEL_CR_HOSTCSR2BGF_ON_DBG_SEL_MASK 0x0003FFFFu                // CR_HOSTCSR2BGF_ON_DBG_SEL[17..0]
#define CONN_HOST_CSR_TOP_CR_HOSTCSR2BGF_ON_DBG_SEL_CR_HOSTCSR2BGF_ON_DBG_SEL_SHFT 0u

/* =====================================================================================

  ---ADDR_DIV2_EN (0x18060000 + 0xC08u)---

    CR_WF_LPOSC_DIV2_EN[0]       - (RW)  xxx 
    CR_BT_LPOSC_DIV2_EN[1]       - (RW)  xxx 
    CR_GPS_LPOSC_DIV2_EN[2]      - (RW)  xxx 
    CR_FM_LPOSC_DIV2_EN[3]       - (RW)  xxx 
    CR_ZB_LPOSC_DIV2_EN[4]       - (RW)  xxx 
    CR_OTHERS_LPOSC_DIV2_EN[7..5] - (RW)  xxx 
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_OTHERS_LPOSC_DIV2_EN_ADDR CONN_HOST_CSR_TOP_ADDR_DIV2_EN_ADDR
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_OTHERS_LPOSC_DIV2_EN_MASK 0x000000E0u                // CR_OTHERS_LPOSC_DIV2_EN[7..5]
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_OTHERS_LPOSC_DIV2_EN_SHFT 5u
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_ZB_LPOSC_DIV2_EN_ADDR CONN_HOST_CSR_TOP_ADDR_DIV2_EN_ADDR
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_ZB_LPOSC_DIV2_EN_MASK 0x00000010u                // CR_ZB_LPOSC_DIV2_EN[4]
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_ZB_LPOSC_DIV2_EN_SHFT 4u
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_FM_LPOSC_DIV2_EN_ADDR CONN_HOST_CSR_TOP_ADDR_DIV2_EN_ADDR
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_FM_LPOSC_DIV2_EN_MASK 0x00000008u                // CR_FM_LPOSC_DIV2_EN[3]
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_FM_LPOSC_DIV2_EN_SHFT 3u
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_GPS_LPOSC_DIV2_EN_ADDR CONN_HOST_CSR_TOP_ADDR_DIV2_EN_ADDR
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_GPS_LPOSC_DIV2_EN_MASK 0x00000004u                // CR_GPS_LPOSC_DIV2_EN[2]
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_GPS_LPOSC_DIV2_EN_SHFT 2u
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_BT_LPOSC_DIV2_EN_ADDR CONN_HOST_CSR_TOP_ADDR_DIV2_EN_ADDR
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_BT_LPOSC_DIV2_EN_MASK 0x00000002u                // CR_BT_LPOSC_DIV2_EN[1]
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_BT_LPOSC_DIV2_EN_SHFT 1u
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_WF_LPOSC_DIV2_EN_ADDR CONN_HOST_CSR_TOP_ADDR_DIV2_EN_ADDR
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_WF_LPOSC_DIV2_EN_MASK 0x00000001u                // CR_WF_LPOSC_DIV2_EN[0]
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_WF_LPOSC_DIV2_EN_SHFT 0u

/* =====================================================================================

  ---ADDR_CR_CONN_AON_TOP_RESERVE (0x18060000 + 0xC0Cu)---

    ADDR_CR_CONN_AON_TOP_RESERVE[31..0] - (RW) [0]: 1: set wf bus active from wf napping sleep by driver.  0: set wf bus goes back to napping sleep by driver

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_CR_CONN_AON_TOP_RESERVE_ADDR_CR_CONN_AON_TOP_RESERVE_ADDR CONN_HOST_CSR_TOP_ADDR_CR_CONN_AON_TOP_RESERVE_ADDR
#define CONN_HOST_CSR_TOP_ADDR_CR_CONN_AON_TOP_RESERVE_ADDR_CR_CONN_AON_TOP_RESERVE_MASK 0xFFFFFFFFu                // ADDR_CR_CONN_AON_TOP_RESERVE[31..0]
#define CONN_HOST_CSR_TOP_ADDR_CR_CONN_AON_TOP_RESERVE_ADDR_CR_CONN_AON_TOP_RESERVE_SHFT 0u

/* =====================================================================================

  ---cr_conninfra_bt_top_vlp_osc_div2_en (0x18060000 + 0xC10u)---

    cr_conninfra_bt_top_vlp_osc_div2_en[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_cr_conninfra_bt_top_vlp_osc_div2_en_cr_conninfra_bt_top_vlp_osc_div2_en_ADDR CONN_HOST_CSR_TOP_cr_conninfra_bt_top_vlp_osc_div2_en_ADDR
#define CONN_HOST_CSR_TOP_cr_conninfra_bt_top_vlp_osc_div2_en_cr_conninfra_bt_top_vlp_osc_div2_en_MASK 0x00000001u                // cr_conninfra_bt_top_vlp_osc_div2_en[0]
#define CONN_HOST_CSR_TOP_cr_conninfra_bt_top_vlp_osc_div2_en_cr_conninfra_bt_top_vlp_osc_div2_en_SHFT 0u

/* =====================================================================================

  ---ZB_MONFLG_ON_OUT (0x18060000 + 0xC20u)---

    ZB_MONFLG_ON_OUT[31..0]      - (RO)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ZB_MONFLG_ON_OUT_ZB_MONFLG_ON_OUT_ADDR CONN_HOST_CSR_TOP_ZB_MONFLG_ON_OUT_ADDR
#define CONN_HOST_CSR_TOP_ZB_MONFLG_ON_OUT_ZB_MONFLG_ON_OUT_MASK 0xFFFFFFFFu                // ZB_MONFLG_ON_OUT[31..0]
#define CONN_HOST_CSR_TOP_ZB_MONFLG_ON_OUT_ZB_MONFLG_ON_OUT_SHFT 0u

/* =====================================================================================

  ---CR_HOSTCSR2ZB_ON_DBG_SEL (0x18060000 + 0xC24u)---

    CR_HOSTCSR2ZB_ON_DBG_SEL[17..0] - (RW)  xxx 
    RESERVED18[31..18]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CR_HOSTCSR2ZB_ON_DBG_SEL_CR_HOSTCSR2ZB_ON_DBG_SEL_ADDR CONN_HOST_CSR_TOP_CR_HOSTCSR2ZB_ON_DBG_SEL_ADDR
#define CONN_HOST_CSR_TOP_CR_HOSTCSR2ZB_ON_DBG_SEL_CR_HOSTCSR2ZB_ON_DBG_SEL_MASK 0x0003FFFFu                // CR_HOSTCSR2ZB_ON_DBG_SEL[17..0]
#define CONN_HOST_CSR_TOP_CR_HOSTCSR2ZB_ON_DBG_SEL_CR_HOSTCSR2ZB_ON_DBG_SEL_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_REMAPPING_CR_SECURITY_CTRL (0x18060000 + 0xD00u)---

    cr_conn_infra_security_lock[0] - (RW)  xxx 
    cr_conn_infra_check_hsecure_b_en[1] - (RW)  xxx 
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_REMAPPING_CR_SECURITY_CTRL_cr_conn_infra_check_hsecure_b_en_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_REMAPPING_CR_SECURITY_CTRL_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_REMAPPING_CR_SECURITY_CTRL_cr_conn_infra_check_hsecure_b_en_MASK 0x00000002u                // cr_conn_infra_check_hsecure_b_en[1]
#define CONN_HOST_CSR_TOP_CONN_INFRA_REMAPPING_CR_SECURITY_CTRL_cr_conn_infra_check_hsecure_b_en_SHFT 1u
#define CONN_HOST_CSR_TOP_CONN_INFRA_REMAPPING_CR_SECURITY_CTRL_cr_conn_infra_security_lock_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_REMAPPING_CR_SECURITY_CTRL_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_REMAPPING_CR_SECURITY_CTRL_cr_conn_infra_security_lock_MASK 0x00000001u                // cr_conn_infra_security_lock[0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_REMAPPING_CR_SECURITY_CTRL_cr_conn_infra_security_lock_SHFT 0u

/* =====================================================================================

  ---ADDR_MCU_0_EMI_BASE_ADDR (0x18060000 + 0xD04u)---

    cr_mcu_0_emi_base_addr[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_MCU_0_EMI_BASE_ADDR_cr_mcu_0_emi_base_addr_ADDR CONN_HOST_CSR_TOP_ADDR_MCU_0_EMI_BASE_ADDR_ADDR
#define CONN_HOST_CSR_TOP_ADDR_MCU_0_EMI_BASE_ADDR_cr_mcu_0_emi_base_addr_MASK 0x000FFFFFu                // cr_mcu_0_emi_base_addr[19..0]
#define CONN_HOST_CSR_TOP_ADDR_MCU_0_EMI_BASE_ADDR_cr_mcu_0_emi_base_addr_SHFT 0u

/* =====================================================================================

  ---ADDR_MD_SHARED_BASE_ADDR (0x18060000 + 0xD08u)---

    cr_md_shared_base_addr[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_MD_SHARED_BASE_ADDR_cr_md_shared_base_addr_ADDR CONN_HOST_CSR_TOP_ADDR_MD_SHARED_BASE_ADDR_ADDR
#define CONN_HOST_CSR_TOP_ADDR_MD_SHARED_BASE_ADDR_cr_md_shared_base_addr_MASK 0x000FFFFFu                // cr_md_shared_base_addr[19..0]
#define CONN_HOST_CSR_TOP_ADDR_MD_SHARED_BASE_ADDR_cr_md_shared_base_addr_SHFT 0u

/* =====================================================================================

  ---ADDR_GPS_EMI_BASE_ADDR (0x18060000 + 0xD0Cu)---

    cr_gps_emi_base_addr[19..0]  - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_GPS_EMI_BASE_ADDR_cr_gps_emi_base_addr_ADDR CONN_HOST_CSR_TOP_ADDR_GPS_EMI_BASE_ADDR_ADDR
#define CONN_HOST_CSR_TOP_ADDR_GPS_EMI_BASE_ADDR_cr_gps_emi_base_addr_MASK 0x000FFFFFu                // cr_gps_emi_base_addr[19..0]
#define CONN_HOST_CSR_TOP_ADDR_GPS_EMI_BASE_ADDR_cr_gps_emi_base_addr_SHFT 0u

/* =====================================================================================

  ---WF_REMAPPING_CR_SECURITY_CTRL (0x18060000 + 0xD10u)---

    cr_wf_security_lock[0]       - (RW)  xxx 
    cr_wf_check_hsecure_b_en[1]  - (RW)  xxx 
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_REMAPPING_CR_SECURITY_CTRL_cr_wf_check_hsecure_b_en_ADDR CONN_HOST_CSR_TOP_WF_REMAPPING_CR_SECURITY_CTRL_ADDR
#define CONN_HOST_CSR_TOP_WF_REMAPPING_CR_SECURITY_CTRL_cr_wf_check_hsecure_b_en_MASK 0x00000002u                // cr_wf_check_hsecure_b_en[1]
#define CONN_HOST_CSR_TOP_WF_REMAPPING_CR_SECURITY_CTRL_cr_wf_check_hsecure_b_en_SHFT 1u
#define CONN_HOST_CSR_TOP_WF_REMAPPING_CR_SECURITY_CTRL_cr_wf_security_lock_ADDR CONN_HOST_CSR_TOP_WF_REMAPPING_CR_SECURITY_CTRL_ADDR
#define CONN_HOST_CSR_TOP_WF_REMAPPING_CR_SECURITY_CTRL_cr_wf_security_lock_MASK 0x00000001u                // cr_wf_security_lock[0]
#define CONN_HOST_CSR_TOP_WF_REMAPPING_CR_SECURITY_CTRL_cr_wf_security_lock_SHFT 0u

/* =====================================================================================

  ---ADDR_WF_MCU_0_EMI_BASE_ADDR (0x18060000 + 0xD14u)---

    cr_wf_mcu_0_emi_base_addr[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_WF_MCU_0_EMI_BASE_ADDR_cr_wf_mcu_0_emi_base_addr_ADDR CONN_HOST_CSR_TOP_ADDR_WF_MCU_0_EMI_BASE_ADDR_ADDR
#define CONN_HOST_CSR_TOP_ADDR_WF_MCU_0_EMI_BASE_ADDR_cr_wf_mcu_0_emi_base_addr_MASK 0x000FFFFFu                // cr_wf_mcu_0_emi_base_addr[19..0]
#define CONN_HOST_CSR_TOP_ADDR_WF_MCU_0_EMI_BASE_ADDR_cr_wf_mcu_0_emi_base_addr_SHFT 0u

/* =====================================================================================

  ---ADDR_WF_MD_SHARED_BASE_ADDR (0x18060000 + 0xD18u)---

    cr_wf_md_shared_base_addr[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_WF_MD_SHARED_BASE_ADDR_cr_wf_md_shared_base_addr_ADDR CONN_HOST_CSR_TOP_ADDR_WF_MD_SHARED_BASE_ADDR_ADDR
#define CONN_HOST_CSR_TOP_ADDR_WF_MD_SHARED_BASE_ADDR_cr_wf_md_shared_base_addr_MASK 0x000FFFFFu                // cr_wf_md_shared_base_addr[19..0]
#define CONN_HOST_CSR_TOP_ADDR_WF_MD_SHARED_BASE_ADDR_cr_wf_md_shared_base_addr_SHFT 0u

/* =====================================================================================

  ---ADDR_WF_GPS_EMI_BASE_ADDR (0x18060000 + 0xD1Cu)---

    cr_wf_gps_emi_base_addr[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_WF_GPS_EMI_BASE_ADDR_cr_wf_gps_emi_base_addr_ADDR CONN_HOST_CSR_TOP_ADDR_WF_GPS_EMI_BASE_ADDR_ADDR
#define CONN_HOST_CSR_TOP_ADDR_WF_GPS_EMI_BASE_ADDR_cr_wf_gps_emi_base_addr_MASK 0x000FFFFFu                // cr_wf_gps_emi_base_addr[19..0]
#define CONN_HOST_CSR_TOP_ADDR_WF_GPS_EMI_BASE_ADDR_cr_wf_gps_emi_base_addr_SHFT 0u

/* =====================================================================================

  ---BT_REMAPPING_CR_SECURITY_CTRL (0x18060000 + 0xD20u)---

    cr_bt_security_lock[0]       - (RW)  xxx 
    cr_bt_check_hsecure_b_en[1]  - (RW)  xxx 
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_BT_REMAPPING_CR_SECURITY_CTRL_cr_bt_check_hsecure_b_en_ADDR CONN_HOST_CSR_TOP_BT_REMAPPING_CR_SECURITY_CTRL_ADDR
#define CONN_HOST_CSR_TOP_BT_REMAPPING_CR_SECURITY_CTRL_cr_bt_check_hsecure_b_en_MASK 0x00000002u                // cr_bt_check_hsecure_b_en[1]
#define CONN_HOST_CSR_TOP_BT_REMAPPING_CR_SECURITY_CTRL_cr_bt_check_hsecure_b_en_SHFT 1u
#define CONN_HOST_CSR_TOP_BT_REMAPPING_CR_SECURITY_CTRL_cr_bt_security_lock_ADDR CONN_HOST_CSR_TOP_BT_REMAPPING_CR_SECURITY_CTRL_ADDR
#define CONN_HOST_CSR_TOP_BT_REMAPPING_CR_SECURITY_CTRL_cr_bt_security_lock_MASK 0x00000001u                // cr_bt_security_lock[0]
#define CONN_HOST_CSR_TOP_BT_REMAPPING_CR_SECURITY_CTRL_cr_bt_security_lock_SHFT 0u

/* =====================================================================================

  ---ADDR_BT_MCU_0_EMI_BASE_ADDR (0x18060000 + 0xD24u)---

    cr_bt_mcu_0_emi_base_addr[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_BT_MCU_0_EMI_BASE_ADDR_cr_bt_mcu_0_emi_base_addr_ADDR CONN_HOST_CSR_TOP_ADDR_BT_MCU_0_EMI_BASE_ADDR_ADDR
#define CONN_HOST_CSR_TOP_ADDR_BT_MCU_0_EMI_BASE_ADDR_cr_bt_mcu_0_emi_base_addr_MASK 0x000FFFFFu                // cr_bt_mcu_0_emi_base_addr[19..0]
#define CONN_HOST_CSR_TOP_ADDR_BT_MCU_0_EMI_BASE_ADDR_cr_bt_mcu_0_emi_base_addr_SHFT 0u

/* =====================================================================================

  ---ADDR_BT_MD_SHARED_BASE_ADDR (0x18060000 + 0xD28u)---

    cr_bt_md_shared_base_addr[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_BT_MD_SHARED_BASE_ADDR_cr_bt_md_shared_base_addr_ADDR CONN_HOST_CSR_TOP_ADDR_BT_MD_SHARED_BASE_ADDR_ADDR
#define CONN_HOST_CSR_TOP_ADDR_BT_MD_SHARED_BASE_ADDR_cr_bt_md_shared_base_addr_MASK 0x000FFFFFu                // cr_bt_md_shared_base_addr[19..0]
#define CONN_HOST_CSR_TOP_ADDR_BT_MD_SHARED_BASE_ADDR_cr_bt_md_shared_base_addr_SHFT 0u

/* =====================================================================================

  ---ADDR_BT_GPS_EMI_BASE_ADDR (0x18060000 + 0xD2Cu)---

    cr_bt_gps_emi_base_addr[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_BT_GPS_EMI_BASE_ADDR_cr_bt_gps_emi_base_addr_ADDR CONN_HOST_CSR_TOP_ADDR_BT_GPS_EMI_BASE_ADDR_ADDR
#define CONN_HOST_CSR_TOP_ADDR_BT_GPS_EMI_BASE_ADDR_cr_bt_gps_emi_base_addr_MASK 0x000FFFFFu                // cr_bt_gps_emi_base_addr[19..0]
#define CONN_HOST_CSR_TOP_ADDR_BT_GPS_EMI_BASE_ADDR_cr_bt_gps_emi_base_addr_SHFT 0u

/* =====================================================================================

  ---BT1_REMAPPING_CR_SECURITY_CTRL (0x18060000 + 0xD30u)---

    cr_bt1_security_lock[0]      - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_BT1_REMAPPING_CR_SECURITY_CTRL_cr_bt1_security_lock_ADDR CONN_HOST_CSR_TOP_BT1_REMAPPING_CR_SECURITY_CTRL_ADDR
#define CONN_HOST_CSR_TOP_BT1_REMAPPING_CR_SECURITY_CTRL_cr_bt1_security_lock_MASK 0x00000001u                // cr_bt1_security_lock[0]
#define CONN_HOST_CSR_TOP_BT1_REMAPPING_CR_SECURITY_CTRL_cr_bt1_security_lock_SHFT 0u

/* =====================================================================================

  ---ADDR_BT1_MCU_0_EMI_BASE_ADDR (0x18060000 + 0xD34u)---

    cr_bt1_mcu_0_emi_base_addr[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_BT1_MCU_0_EMI_BASE_ADDR_cr_bt1_mcu_0_emi_base_addr_ADDR CONN_HOST_CSR_TOP_ADDR_BT1_MCU_0_EMI_BASE_ADDR_ADDR
#define CONN_HOST_CSR_TOP_ADDR_BT1_MCU_0_EMI_BASE_ADDR_cr_bt1_mcu_0_emi_base_addr_MASK 0x000FFFFFu                // cr_bt1_mcu_0_emi_base_addr[19..0]
#define CONN_HOST_CSR_TOP_ADDR_BT1_MCU_0_EMI_BASE_ADDR_cr_bt1_mcu_0_emi_base_addr_SHFT 0u

/* =====================================================================================

  ---ADDR_BT1_MD_SHARED_BASE_ADDR (0x18060000 + 0xD38u)---

    cr_bt1_md_shared_base_addr[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_BT1_MD_SHARED_BASE_ADDR_cr_bt1_md_shared_base_addr_ADDR CONN_HOST_CSR_TOP_ADDR_BT1_MD_SHARED_BASE_ADDR_ADDR
#define CONN_HOST_CSR_TOP_ADDR_BT1_MD_SHARED_BASE_ADDR_cr_bt1_md_shared_base_addr_MASK 0x000FFFFFu                // cr_bt1_md_shared_base_addr[19..0]
#define CONN_HOST_CSR_TOP_ADDR_BT1_MD_SHARED_BASE_ADDR_cr_bt1_md_shared_base_addr_SHFT 0u

/* =====================================================================================

  ---ADDR_BT1_GPS_EMI_BASE_ADDR (0x18060000 + 0xD3Cu)---

    cr_bt1_gps_emi_base_addr[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_BT1_GPS_EMI_BASE_ADDR_cr_bt1_gps_emi_base_addr_ADDR CONN_HOST_CSR_TOP_ADDR_BT1_GPS_EMI_BASE_ADDR_ADDR
#define CONN_HOST_CSR_TOP_ADDR_BT1_GPS_EMI_BASE_ADDR_cr_bt1_gps_emi_base_addr_MASK 0x000FFFFFu                // cr_bt1_gps_emi_base_addr[19..0]
#define CONN_HOST_CSR_TOP_ADDR_BT1_GPS_EMI_BASE_ADDR_cr_bt1_gps_emi_base_addr_SHFT 0u

/* =====================================================================================

  ---ADDR_WF_FW_OWN_PROTECT_EN (0x18060000 + 0xE00u)---

    cr_wf_fw_own_protect_en[0]   - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_WF_FW_OWN_PROTECT_EN_cr_wf_fw_own_protect_en_ADDR CONN_HOST_CSR_TOP_ADDR_WF_FW_OWN_PROTECT_EN_ADDR
#define CONN_HOST_CSR_TOP_ADDR_WF_FW_OWN_PROTECT_EN_cr_wf_fw_own_protect_en_MASK 0x00000001u                // cr_wf_fw_own_protect_en[0]
#define CONN_HOST_CSR_TOP_ADDR_WF_FW_OWN_PROTECT_EN_cr_wf_fw_own_protect_en_SHFT 0u

/* =====================================================================================

  ---ADDR_BT_FW_OWN_PROTECT_EN (0x18060000 + 0xE04u)---

    cr_bt_fw_own_protect_en[0]   - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_BT_FW_OWN_PROTECT_EN_cr_bt_fw_own_protect_en_ADDR CONN_HOST_CSR_TOP_ADDR_BT_FW_OWN_PROTECT_EN_ADDR
#define CONN_HOST_CSR_TOP_ADDR_BT_FW_OWN_PROTECT_EN_cr_bt_fw_own_protect_en_MASK 0x00000001u                // cr_bt_fw_own_protect_en[0]
#define CONN_HOST_CSR_TOP_ADDR_BT_FW_OWN_PROTECT_EN_cr_bt_fw_own_protect_en_SHFT 0u

/* =====================================================================================

  ---ADDR_WF_FW_OWN_PROTECT_CLR (0x18060000 + 0xE08u)---

    cr_wf_fw_own_protect_clr[0]  - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_WF_FW_OWN_PROTECT_CLR_cr_wf_fw_own_protect_clr_ADDR CONN_HOST_CSR_TOP_ADDR_WF_FW_OWN_PROTECT_CLR_ADDR
#define CONN_HOST_CSR_TOP_ADDR_WF_FW_OWN_PROTECT_CLR_cr_wf_fw_own_protect_clr_MASK 0x00000001u                // cr_wf_fw_own_protect_clr[0]
#define CONN_HOST_CSR_TOP_ADDR_WF_FW_OWN_PROTECT_CLR_cr_wf_fw_own_protect_clr_SHFT 0u

/* =====================================================================================

  ---ADDR_BT_FW_OWN_PROTECT_CLR (0x18060000 + 0xE0Cu)---

    cr_wf_fw_own_protect_clr[0]  - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_BT_FW_OWN_PROTECT_CLR_cr_wf_fw_own_protect_clr_ADDR CONN_HOST_CSR_TOP_ADDR_BT_FW_OWN_PROTECT_CLR_ADDR
#define CONN_HOST_CSR_TOP_ADDR_BT_FW_OWN_PROTECT_CLR_cr_wf_fw_own_protect_clr_MASK 0x00000001u                // cr_wf_fw_own_protect_clr[0]
#define CONN_HOST_CSR_TOP_ADDR_BT_FW_OWN_PROTECT_CLR_cr_wf_fw_own_protect_clr_SHFT 0u

/* =====================================================================================

  ---ADDR_FW_OWN_PROTECT_TRQ_B (0x18060000 + 0xE10u)---

    wf_fw_own_irq_b[0]           - (RO)  xxx 
    bt_fw_own_irq_b[1]           - (RO)  xxx 
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_FW_OWN_PROTECT_TRQ_B_bt_fw_own_irq_b_ADDR CONN_HOST_CSR_TOP_ADDR_FW_OWN_PROTECT_TRQ_B_ADDR
#define CONN_HOST_CSR_TOP_ADDR_FW_OWN_PROTECT_TRQ_B_bt_fw_own_irq_b_MASK 0x00000002u                // bt_fw_own_irq_b[1]
#define CONN_HOST_CSR_TOP_ADDR_FW_OWN_PROTECT_TRQ_B_bt_fw_own_irq_b_SHFT 1u
#define CONN_HOST_CSR_TOP_ADDR_FW_OWN_PROTECT_TRQ_B_wf_fw_own_irq_b_ADDR CONN_HOST_CSR_TOP_ADDR_FW_OWN_PROTECT_TRQ_B_ADDR
#define CONN_HOST_CSR_TOP_ADDR_FW_OWN_PROTECT_TRQ_B_wf_fw_own_irq_b_MASK 0x00000001u                // wf_fw_own_irq_b[0]
#define CONN_HOST_CSR_TOP_ADDR_FW_OWN_PROTECT_TRQ_B_wf_fw_own_irq_b_SHFT 0u

/* =====================================================================================

  ---ADDR_WF_FW_OWN_PROTECT_ADDR_LATCH (0x18060000 + 0xE14u)---

    wf_fw_own_protect_ar_addr_latch[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_WF_FW_OWN_PROTECT_ADDR_LATCH_wf_fw_own_protect_ar_addr_latch_ADDR CONN_HOST_CSR_TOP_ADDR_WF_FW_OWN_PROTECT_ADDR_LATCH_ADDR
#define CONN_HOST_CSR_TOP_ADDR_WF_FW_OWN_PROTECT_ADDR_LATCH_wf_fw_own_protect_ar_addr_latch_MASK 0xFFFFFFFFu                // wf_fw_own_protect_ar_addr_latch[31..0]
#define CONN_HOST_CSR_TOP_ADDR_WF_FW_OWN_PROTECT_ADDR_LATCH_wf_fw_own_protect_ar_addr_latch_SHFT 0u

/* =====================================================================================

  ---ADDR_BT_FW_OWN_PROTECT_ADDR_LATCH (0x18060000 + 0xE18u)---

    bt_fw_own_protect_ar_addr_latch[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_BT_FW_OWN_PROTECT_ADDR_LATCH_bt_fw_own_protect_ar_addr_latch_ADDR CONN_HOST_CSR_TOP_ADDR_BT_FW_OWN_PROTECT_ADDR_LATCH_ADDR
#define CONN_HOST_CSR_TOP_ADDR_BT_FW_OWN_PROTECT_ADDR_LATCH_bt_fw_own_protect_ar_addr_latch_MASK 0xFFFFFFFFu                // bt_fw_own_protect_ar_addr_latch[31..0]
#define CONN_HOST_CSR_TOP_ADDR_BT_FW_OWN_PROTECT_ADDR_LATCH_bt_fw_own_protect_ar_addr_latch_SHFT 0u

/* =====================================================================================

  ---ADDR_WF_FW_OWN_PROTECT_ADDR_LATCH_1 (0x18060000 + 0xE1Cu)---

    wf_fw_own_protect_aw_addr_latch[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_WF_FW_OWN_PROTECT_ADDR_LATCH_1_wf_fw_own_protect_aw_addr_latch_ADDR CONN_HOST_CSR_TOP_ADDR_WF_FW_OWN_PROTECT_ADDR_LATCH_1_ADDR
#define CONN_HOST_CSR_TOP_ADDR_WF_FW_OWN_PROTECT_ADDR_LATCH_1_wf_fw_own_protect_aw_addr_latch_MASK 0xFFFFFFFFu                // wf_fw_own_protect_aw_addr_latch[31..0]
#define CONN_HOST_CSR_TOP_ADDR_WF_FW_OWN_PROTECT_ADDR_LATCH_1_wf_fw_own_protect_aw_addr_latch_SHFT 0u

/* =====================================================================================

  ---ADDR_BT_FW_OWN_PROTECT_ADDR_LATCH_1 (0x18060000 + 0xE20u)---

    bt_fw_own_protect_aw_addr_latch[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_BT_FW_OWN_PROTECT_ADDR_LATCH_1_bt_fw_own_protect_aw_addr_latch_ADDR CONN_HOST_CSR_TOP_ADDR_BT_FW_OWN_PROTECT_ADDR_LATCH_1_ADDR
#define CONN_HOST_CSR_TOP_ADDR_BT_FW_OWN_PROTECT_ADDR_LATCH_1_bt_fw_own_protect_aw_addr_latch_MASK 0xFFFFFFFFu                // bt_fw_own_protect_aw_addr_latch[31..0]
#define CONN_HOST_CSR_TOP_ADDR_BT_FW_OWN_PROTECT_ADDR_LATCH_1_bt_fw_own_protect_aw_addr_latch_SHFT 0u

/* =====================================================================================

  ---ADDR_ZB_FW_OWN_PROTECT_ADDR_LATCH (0x18060000 + 0xE24u)---

    zb_fw_own_protect_ar_addr_latch[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_ZB_FW_OWN_PROTECT_ADDR_LATCH_zb_fw_own_protect_ar_addr_latch_ADDR CONN_HOST_CSR_TOP_ADDR_ZB_FW_OWN_PROTECT_ADDR_LATCH_ADDR
#define CONN_HOST_CSR_TOP_ADDR_ZB_FW_OWN_PROTECT_ADDR_LATCH_zb_fw_own_protect_ar_addr_latch_MASK 0xFFFFFFFFu                // zb_fw_own_protect_ar_addr_latch[31..0]
#define CONN_HOST_CSR_TOP_ADDR_ZB_FW_OWN_PROTECT_ADDR_LATCH_zb_fw_own_protect_ar_addr_latch_SHFT 0u

/* =====================================================================================

  ---ADDR_ZB_FW_OWN_PROTECT_ADDR_LATCH_1 (0x18060000 + 0xE28u)---

    zb_fw_own_protect_aw_addr_latch[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_ZB_FW_OWN_PROTECT_ADDR_LATCH_1_zb_fw_own_protect_aw_addr_latch_ADDR CONN_HOST_CSR_TOP_ADDR_ZB_FW_OWN_PROTECT_ADDR_LATCH_1_ADDR
#define CONN_HOST_CSR_TOP_ADDR_ZB_FW_OWN_PROTECT_ADDR_LATCH_1_zb_fw_own_protect_aw_addr_latch_MASK 0xFFFFFFFFu                // zb_fw_own_protect_aw_addr_latch[31..0]
#define CONN_HOST_CSR_TOP_ADDR_ZB_FW_OWN_PROTECT_ADDR_LATCH_1_zb_fw_own_protect_aw_addr_latch_SHFT 0u

/* =====================================================================================

  ---ADDR_ZB_FW_OWN_PROTECT_EN (0x18060000 + 0xE2Cu)---

    cr_zb_fw_own_protect_en[0]   - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_ZB_FW_OWN_PROTECT_EN_cr_zb_fw_own_protect_en_ADDR CONN_HOST_CSR_TOP_ADDR_ZB_FW_OWN_PROTECT_EN_ADDR
#define CONN_HOST_CSR_TOP_ADDR_ZB_FW_OWN_PROTECT_EN_cr_zb_fw_own_protect_en_MASK 0x00000001u                // cr_zb_fw_own_protect_en[0]
#define CONN_HOST_CSR_TOP_ADDR_ZB_FW_OWN_PROTECT_EN_cr_zb_fw_own_protect_en_SHFT 0u

/* =====================================================================================

  ---ADDR_ZB_FW_OWN_PROTECT_CLR (0x18060000 + 0xE30u)---

    cr_zb_fw_own_protect_clr[0]  - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_ZB_FW_OWN_PROTECT_CLR_cr_zb_fw_own_protect_clr_ADDR CONN_HOST_CSR_TOP_ADDR_ZB_FW_OWN_PROTECT_CLR_ADDR
#define CONN_HOST_CSR_TOP_ADDR_ZB_FW_OWN_PROTECT_CLR_cr_zb_fw_own_protect_clr_MASK 0x00000001u                // cr_zb_fw_own_protect_clr[0]
#define CONN_HOST_CSR_TOP_ADDR_ZB_FW_OWN_PROTECT_CLR_cr_zb_fw_own_protect_clr_SHFT 0u

#ifdef __cplusplus
}
#endif

#endif // __CONN_HOST_CSR_TOP_REGS_H__
