add_file_target(FILE dsp_partial_registered.sim.v SCANNER_TYPE verilog)
v2x_test_both(NAME dsp_partial_registered TOP_MODULE DSP_PARTIAL_REGISTERED)
