{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685359051117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685359051117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 12:17:31 2023 " "Processing started: Mon May 29 12:17:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685359051117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685359051117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BreadMaker -c BreadMaker " "Command: quartus_map --read_settings_files=on --write_settings_files=off BreadMaker -c BreadMaker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685359051117 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685359051726 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685359051726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "breadmakertop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file breadmakertop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BreadMakerTop-Shell " "Found design unit 1: BreadMakerTop-Shell" {  } { { "BreadMakerTop.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064168 ""} { "Info" "ISGN_ENTITY_NAME" "1 BreadMakerTop " "Found entity 1: BreadMakerTop" {  } { { "BreadMakerTop.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685359064168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "breadmaker.bdf 1 1 " "Found 1 design units, including 1 entities, in source file breadmaker.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BreadMaker " "Found entity 1: BreadMaker" {  } { { "BreadMaker.bdf" "" { Schematic "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMaker.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685359064168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer-Behavioral " "Found design unit 1: Debouncer-Behavioral" {  } { { "Logic_Blocks/Debouncer.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/Debouncer.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064168 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Logic_Blocks/Debouncer.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/Debouncer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685359064168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/flipflopd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/flipflopd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-Behavioral " "Found design unit 1: FlipFlopD-Behavioral" {  } { { "Logic_Blocks/FlipFlopD.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/FlipFlopD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064184 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "Logic_Blocks/FlipFlopD.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/FlipFlopD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685359064184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/controlsystemunit_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/controlsystemunit_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlSystemUnit_v2-BEHAVIOR " "Found design unit 1: ControlSystemUnit_v2-BEHAVIOR" {  } { { "Logic_Blocks/ControlSystemUnit_v2.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/ControlSystemUnit_v2.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064184 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlSystemUnit_v2 " "Found entity 1: ControlSystemUnit_v2" {  } { { "Logic_Blocks/ControlSystemUnit_v2.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/ControlSystemUnit_v2.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685359064184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/pulsegenn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/pulsegenn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseGenN-Behavioral " "Found design unit 1: PulseGenN-Behavioral" {  } { { "Logic_Blocks/PulseGenN.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/PulseGenN.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064184 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseGenN " "Found entity 1: PulseGenN" {  } { { "Logic_Blocks/PulseGenN.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/PulseGenN.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685359064184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/timern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/timern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerN-Behavioral " "Found design unit 1: TimerN-Behavioral" {  } { { "Logic_Blocks/TimerN.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/TimerN.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064184 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerN " "Found entity 1: TimerN" {  } { { "Logic_Blocks/TimerN.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/TimerN.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685359064184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/timeextra.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/timeextra.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimeExtra-Structural " "Found design unit 1: TimeExtra-Structural" {  } { { "Logic_Blocks/TimeExtra.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/TimeExtra.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064184 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimeExtra " "Found entity 1: TimeExtra" {  } { { "Logic_Blocks/TimeExtra.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/TimeExtra.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685359064184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behavioral " "Found design unit 1: Counter-Behavioral" {  } { { "Logic_Blocks/Counter.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/Counter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064200 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Logic_Blocks/Counter.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/Counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685359064200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/mux3_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/mux3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3_1-Behavioral " "Found design unit 1: Mux3_1-Behavioral" {  } { { "Logic_Blocks/Mux3_1.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/Mux3_1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064200 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3_1 " "Found entity 1: Mux3_1" {  } { { "Logic_Blocks/Mux3_1.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/Mux3_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685359064200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1-BehavAssign " "Found design unit 1: Mux2_1-BehavAssign" {  } { { "Logic_Blocks/Mux2_1.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/Mux2_1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064200 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Logic_Blocks/Mux2_1.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/Mux2_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685359064200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/breadbakerfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/breadbakerfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BreadBakerFSM-Behavioral " "Found design unit 1: BreadBakerFSM-Behavioral" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/BreadBakerFSM.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064200 ""} { "Info" "ISGN_ENTITY_NAME" "1 BreadBakerFSM " "Found entity 1: BreadBakerFSM" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/BreadBakerFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685359064200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/timerauxfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/timerauxfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerAuxFSM-Behavioral " "Found design unit 1: TimerAuxFSM-Behavioral" {  } { { "Logic_Blocks/TimerAuxFSM.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/TimerAuxFSM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064215 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerAuxFSM " "Found entity 1: TimerAuxFSM" {  } { { "Logic_Blocks/TimerAuxFSM.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/TimerAuxFSM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685359064215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/rom_kxn_1p_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/rom_kxn_1p_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_KxN_1P_V1-Behaviour " "Found design unit 1: ROM_KxN_1P_V1-Behaviour" {  } { { "Logic_Blocks/ROM_KxN_1P_V1.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/ROM_KxN_1P_V1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064215 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_KxN_1P_V1 " "Found entity 1: ROM_KxN_1P_V1" {  } { { "Logic_Blocks/ROM_KxN_1P_V1.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/ROM_KxN_1P_V1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685359064215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/rom_kxn_1p_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/rom_kxn_1p_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_KxN_1P_V2-Behaviour " "Found design unit 1: ROM_KxN_1P_V2-Behaviour" {  } { { "Logic_Blocks/ROM_KxN_1P_V2.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/ROM_KxN_1P_V2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064215 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_KxN_1P_V2 " "Found entity 1: ROM_KxN_1P_V2" {  } { { "Logic_Blocks/ROM_KxN_1P_V2.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/ROM_KxN_1P_V2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685359064215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/de2_lcd_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/de2_lcd_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_LCD_DISPLAY-DE2_LCD_DISPLAY_arch " "Found design unit 1: DE2_LCD_DISPLAY-DE2_LCD_DISPLAY_arch" {  } { { "Logic_Blocks/DE2_LCD_DISPLAY.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/DE2_LCD_DISPLAY.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064215 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_LCD_DISPLAY " "Found entity 1: DE2_LCD_DISPLAY" {  } { { "Logic_Blocks/DE2_LCD_DISPLAY.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/DE2_LCD_DISPLAY.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685359064215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/bintobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/bintobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinToBCD-Behavioral " "Found design unit 1: BinToBCD-Behavioral" {  } { { "Logic_Blocks/BinToBCD.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/BinToBCD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064215 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinToBCD " "Found entity 1: BinToBCD" {  } { { "Logic_Blocks/BinToBCD.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/BinToBCD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685359064215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Logic_Blocks/Bin7SegDecoder.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/Bin7SegDecoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064215 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Logic_Blocks/Bin7SegDecoder.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/Bin7SegDecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685359064215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_blocks/timern_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_blocks/timern_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerN_TB-Stimulus " "Found design unit 1: TimerN_TB-Stimulus" {  } { { "TestBench_Blocks/TimerN_TB.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/TestBench_Blocks/TimerN_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064231 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerN_TB " "Found entity 1: TimerN_TB" {  } { { "TestBench_Blocks/TimerN_TB.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/TestBench_Blocks/TimerN_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685359064231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_blocks/timerauxfsm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_blocks/timerauxfsm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerAuxFSM_TB-Stimulus " "Found design unit 1: TimerAuxFSM_TB-Stimulus" {  } { { "TestBench_Blocks/TimerAuxFSM_TB.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/TestBench_Blocks/TimerAuxFSM_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064231 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerAuxFSM_TB " "Found entity 1: TimerAuxFSM_TB" {  } { { "TestBench_Blocks/TimerAuxFSM_TB.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/TestBench_Blocks/TimerAuxFSM_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685359064231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_blocks/timeextra_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_blocks/timeextra_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimeExtra_TB-Stimulus " "Found design unit 1: TimeExtra_TB-Stimulus" {  } { { "TestBench_Blocks/TimeExtra_TB.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/TestBench_Blocks/TimeExtra_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064231 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimeExtra_TB " "Found entity 1: TimeExtra_TB" {  } { { "TestBench_Blocks/TimeExtra_TB.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/TestBench_Blocks/TimeExtra_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685359064231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_blocks/controlsystemunit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_blocks/controlsystemunit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlSystemUnit_TB-Stimulus " "Found design unit 1: ControlSystemUnit_TB-Stimulus" {  } { { "TestBench_Blocks/ControlSystemUnit_TB.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/TestBench_Blocks/ControlSystemUnit_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064231 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlSystemUnit_TB " "Found entity 1: ControlSystemUnit_TB" {  } { { "TestBench_Blocks/ControlSystemUnit_TB.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/TestBench_Blocks/ControlSystemUnit_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685359064231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_blocks/breadmakertop_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_blocks/breadmakertop_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BreadMakerTop_TB-Stimulus " "Found design unit 1: BreadMakerTop_TB-Stimulus" {  } { { "TestBench_Blocks/BreadMakerTop_TB.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/TestBench_Blocks/BreadMakerTop_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064231 ""} { "Info" "ISGN_ENTITY_NAME" "1 BreadMakerTop_TB " "Found entity 1: BreadMakerTop_TB" {  } { { "TestBench_Blocks/BreadMakerTop_TB.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/TestBench_Blocks/BreadMakerTop_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685359064231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_blocks/breadbakerfsm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_blocks/breadbakerfsm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BreadBakerFSM_TB-Stimulus " "Found design unit 1: BreadBakerFSM_TB-Stimulus" {  } { { "TestBench_Blocks/BreadBakerFSM_TB.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/TestBench_Blocks/BreadBakerFSM_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064246 ""} { "Info" "ISGN_ENTITY_NAME" "1 BreadBakerFSM_TB " "Found entity 1: BreadBakerFSM_TB" {  } { { "TestBench_Blocks/BreadBakerFSM_TB.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/TestBench_Blocks/BreadBakerFSM_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685359064246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_blocks/bintobcd_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_blocks/bintobcd_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinToBCD_TB-Stimulus " "Found design unit 1: BinToBCD_TB-Stimulus" {  } { { "TestBench_Blocks/BinToBCD_TB.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/TestBench_Blocks/BinToBCD_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064246 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinToBCD_TB " "Found entity 1: BinToBCD_TB" {  } { { "TestBench_Blocks/BinToBCD_TB.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/TestBench_Blocks/BinToBCD_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685359064246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685359064246 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BreadMakerTop " "Elaborating entity \"BreadMakerTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685359064325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Debouncer Debouncer:debouncerKEY0 A:behavioral " "Elaborating entity \"Debouncer\" using architecture \"A:behavioral\" for hierarchy \"Debouncer:debouncerKEY0\"" {  } { { "BreadMakerTop.vhd" "debouncerKEY0" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 64 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685359064325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FlipFlopD FlipFlopD:Flipflop A:behavioral " "Elaborating entity \"FlipFlopD\" using architecture \"A:behavioral\" for hierarchy \"FlipFlopD:Flipflop\"" {  } { { "BreadMakerTop.vhd" "Flipflop" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 104 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685359064325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ControlSystemUnit_v2 ControlSystemUnit_v2:ControlSystemUnit A:behavior " "Elaborating entity \"ControlSystemUnit_v2\" using architecture \"A:behavior\" for hierarchy \"ControlSystemUnit_v2:ControlSystemUnit\"" {  } { { "BreadMakerTop.vhd" "ControlSystemUnit" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 113 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685359064340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PulseGenN PulseGenN:PulseGen1HZ A:behavioral " "Elaborating entity \"PulseGenN\" using architecture \"A:behavioral\" for hierarchy \"PulseGenN:PulseGen1HZ\"" {  } { { "BreadMakerTop.vhd" "PulseGen1HZ" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 128 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685359064340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TimeExtra TimeExtra:TimeExtra A:structural " "Elaborating entity \"TimeExtra\" using architecture \"A:structural\" for hierarchy \"TimeExtra:TimeExtra\"" {  } { { "BreadMakerTop.vhd" "TimeExtra" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 134 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685359064340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Counter TimeExtra:TimeExtra\|Counter:Counter A:behavioral " "Elaborating entity \"Counter\" using architecture \"A:behavioral\" for hierarchy \"TimeExtra:TimeExtra\|Counter:Counter\"" {  } { { "Logic_Blocks/TimeExtra.vhd" "Counter" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/TimeExtra.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685359064340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TimerN TimerN:Temporizador A:behavioral " "Elaborating entity \"TimerN\" using architecture \"A:behavioral\" for hierarchy \"TimerN:Temporizador\"" {  } { { "BreadMakerTop.vhd" "Temporizador" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 145 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685359064340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BinToBCD BinToBCD:BinTOBCDTemporizador A:behavioral " "Elaborating entity \"BinToBCD\" using architecture \"A:behavioral\" for hierarchy \"BinToBCD:BinTOBCDTemporizador\"" {  } { { "BreadMakerTop.vhd" "BinTOBCDTemporizador" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 154 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685359064340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux3_1 Mux3_1:MuxforHEX4 A:behavioral " "Elaborating entity \"Mux3_1\" using architecture \"A:behavioral\" for hierarchy \"Mux3_1:MuxforHEX4\"" {  } { { "BreadMakerTop.vhd" "MuxforHEX4" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 159 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685359064356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux2_1 Mux2_1:MuxforHEX5 A:behavassign " "Elaborating entity \"Mux2_1\" using architecture \"A:behavassign\" for hierarchy \"Mux2_1:MuxforHEX5\"" {  } { { "BreadMakerTop.vhd" "MuxforHEX5" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 167 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685359064356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BreadBakerFSM BreadBakerFSM:BreadBakerFSM A:behavioral " "Elaborating entity \"BreadBakerFSM\" using architecture \"A:behavioral\" for hierarchy \"BreadBakerFSM:BreadBakerFSM\"" {  } { { "BreadMakerTop.vhd" "BreadBakerFSM" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 178 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685359064356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ROM_KxN_1P_V1 ROM_KxN_1P_V1:ROM_Time A:behaviour " "Elaborating entity \"ROM_KxN_1P_V1\" using architecture \"A:behaviour\" for hierarchy \"ROM_KxN_1P_V1:ROM_Time\"" {  } { { "BreadMakerTop.vhd" "ROM_Time" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 200 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685359064356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TimerAuxFSM TimerAuxFSM:TimerAuxFSM A:behavioral " "Elaborating entity \"TimerAuxFSM\" using architecture \"A:behavioral\" for hierarchy \"TimerAuxFSM:TimerAuxFSM\"" {  } { { "BreadMakerTop.vhd" "TimerAuxFSM" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 211 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685359064356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ROM_KxN_1P_V2 ROM_KxN_1P_V2:ROM_Messages A:behaviour " "Elaborating entity \"ROM_KxN_1P_V2\" using architecture \"A:behaviour\" for hierarchy \"ROM_KxN_1P_V2:ROM_Messages\"" {  } { { "BreadMakerTop.vhd" "ROM_Messages" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 228 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685359064356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DE2_LCD_DISPLAY DE2_LCD_DISPLAY:LCD A:de2_lcd_display_arch " "Elaborating entity \"DE2_LCD_DISPLAY\" using architecture \"A:de2_lcd_display_arch\" for hierarchy \"DE2_LCD_DISPLAY:LCD\"" {  } { { "BreadMakerTop.vhd" "LCD" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 237 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685359064371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:Bin7SegHEX0 A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecoder:Bin7SegHEX0\"" {  } { { "BreadMakerTop.vhd" "Bin7SegHEX0" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 261 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685359064450 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Logic_Blocks/DE2_LCD_DISPLAY.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/DE2_LCD_DISPLAY.vhd" 26 -1 0 } } { "Logic_Blocks/DE2_LCD_DISPLAY.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/DE2_LCD_DISPLAY.vhd" 367 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1685359066108 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1685359066108 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "DE2_LCD_DISPLAY:LCD\|data_bus\[0\] " "Node \"DE2_LCD_DISPLAY:LCD\|data_bus\[0\]\"" {  } { { "Logic_Blocks/DE2_LCD_DISPLAY.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/DE2_LCD_DISPLAY.vhd" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685359066874 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DE2_LCD_DISPLAY:LCD\|data_bus\[1\] " "Node \"DE2_LCD_DISPLAY:LCD\|data_bus\[1\]\"" {  } { { "Logic_Blocks/DE2_LCD_DISPLAY.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/DE2_LCD_DISPLAY.vhd" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685359066874 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DE2_LCD_DISPLAY:LCD\|data_bus\[2\] " "Node \"DE2_LCD_DISPLAY:LCD\|data_bus\[2\]\"" {  } { { "Logic_Blocks/DE2_LCD_DISPLAY.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/DE2_LCD_DISPLAY.vhd" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685359066874 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DE2_LCD_DISPLAY:LCD\|data_bus\[3\] " "Node \"DE2_LCD_DISPLAY:LCD\|data_bus\[3\]\"" {  } { { "Logic_Blocks/DE2_LCD_DISPLAY.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/DE2_LCD_DISPLAY.vhd" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685359066874 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DE2_LCD_DISPLAY:LCD\|data_bus\[4\] " "Node \"DE2_LCD_DISPLAY:LCD\|data_bus\[4\]\"" {  } { { "Logic_Blocks/DE2_LCD_DISPLAY.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/DE2_LCD_DISPLAY.vhd" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685359066874 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DE2_LCD_DISPLAY:LCD\|data_bus\[5\] " "Node \"DE2_LCD_DISPLAY:LCD\|data_bus\[5\]\"" {  } { { "Logic_Blocks/DE2_LCD_DISPLAY.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/DE2_LCD_DISPLAY.vhd" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685359066874 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DE2_LCD_DISPLAY:LCD\|data_bus\[6\] " "Node \"DE2_LCD_DISPLAY:LCD\|data_bus\[6\]\"" {  } { { "Logic_Blocks/DE2_LCD_DISPLAY.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/DE2_LCD_DISPLAY.vhd" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685359066874 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DE2_LCD_DISPLAY:LCD\|data_bus\[7\] " "Node \"DE2_LCD_DISPLAY:LCD\|data_bus\[7\]\"" {  } { { "Logic_Blocks/DE2_LCD_DISPLAY.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/Logic_Blocks/DE2_LCD_DISPLAY.vhd" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685359066874 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685359066874 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "BreadMakerTop.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685359066874 "|BreadMakerTop|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "BreadMakerTop.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685359066874 "|BreadMakerTop|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "BreadMakerTop.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685359066874 "|BreadMakerTop|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "BreadMakerTop.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685359066874 "|BreadMakerTop|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "BreadMakerTop.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685359066874 "|BreadMakerTop|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "BreadMakerTop.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685359066874 "|BreadMakerTop|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "BreadMakerTop.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685359066874 "|BreadMakerTop|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "BreadMakerTop.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685359066874 "|BreadMakerTop|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "BreadMakerTop.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685359066874 "|BreadMakerTop|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "BreadMakerTop.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685359066874 "|BreadMakerTop|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "BreadMakerTop.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685359066874 "|BreadMakerTop|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "BreadMakerTop.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685359066874 "|BreadMakerTop|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "BreadMakerTop.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685359066874 "|BreadMakerTop|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "BreadMakerTop.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685359066874 "|BreadMakerTop|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "BreadMakerTop.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685359066874 "|BreadMakerTop|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "BreadMakerTop.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685359066874 "|BreadMakerTop|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "BreadMakerTop.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685359066874 "|BreadMakerTop|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "BreadMakerTop.vhd" "" { Text "C:/Users/Olga/Downloads/Fase 3_v2_Final/BreadMakerTop.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685359066874 "|BreadMakerTop|LCD_BLON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685359066874 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685359066999 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685359069140 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685359069406 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685359069406 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "995 " "Implemented 995 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685359069516 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685359069516 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1685359069516 ""} { "Info" "ICUT_CUT_TM_LCELLS" "916 " "Implemented 916 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685359069516 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685359069516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685359069563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 29 12:17:49 2023 " "Processing ended: Mon May 29 12:17:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685359069563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685359069563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685359069563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685359069563 ""}
