
		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 219 registers retimed to 819

Original and Pipelined registers replaced by retiming :
		G_303
		cpu0.pc[0]
		cpu0.pc[1]
		cpu0.pc[16]
		cpu0.pc[17]
		cpu0.pc[18]
		cpu0.pc[19]
		cpu0.pc[20]
		cpu0.pc[21]
		cpu0.pc[22]
		cpu0.pc[23]
		cpu0.pc[24]
		cpu0.pc[25]
		cpu0.pc[26]
		cpu0.pc[27]
		cpu0.pc[28]
		cpu0.pc[29]
		cpu0.pc[30]
		cpu0.pc[31]
		cpu0.reg_rs1[0]
		cpu0.reg_rs1[1]
		cpu0.reg_rs1[2]
		cpu0.reg_rs1[3]
		cpu0.reg_rs1[4]
		cpu0.reg_rs1[5]
		cpu0.reg_rs1[6]
		cpu0.reg_rs1[7]
		cpu0.reg_rs1[8]
		cpu0.reg_rs1[18]
		cpu0.reg_rs1[21]
		cpu0.reg_rs1[25]
		cpu0.reg_rs1[26]
		cpu0.reg_rs1[27]
		cpu0.reg_rs1[28]
		cpu0.reg_rs1[29]
		cpu0.reg_rs1[30]
		cpu0.reg_rs1[31]
		cpu0.reg_rs1_fast[1]
		cpu0.reg_rs1_fast[2]
		cpu0.reg_rs1_fast[3]
		cpu0.reg_rs1_fast[4]
		cpu0.reg_rs1_fast[5]
		cpu0.reg_rs1_fast[6]
		cpu0.reg_rs1_fast[7]
		cpu0.reg_rs1_fast[8]
		cpu0.result_r[7]
		cpu0.result_r[8]
		cpu0.result_r[9]
		cpu0.result_r[10]
		cpu0.result_r[11]
		cpu0.result_r[12]
		cpu0.result_r[13]
		cpu0.result_r[14]
		cpu0.result_r[15]
		cpu0.result_r[16]
		cpu0.result_r[17]
		cpu0.result_r[18]
		cpu0.result_r[19]
		cpu0.result_r[20]
		cpu0.result_r[21]
		cpu0.result_r[22]
		cpu0.result_r[23]
		cpu0.result_r[24]
		cpu0.result_r[25]
		cpu0.result_r[26]
		cpu0.result_r[27]
		cpu0.result_r[28]
		cpu0.result_r[29]
		cpu0.result_r[30]
		cpu0.result_r[31]
		cpu0.state[1]
		cpu0.state[3]
		cpu0.state[4]
		i_timebase.time_ns[0]
		i_timebase.time_ns[1]
		i_timebase.time_ns[2]
		i_timebase.time_ns[3]
		i_timebase.time_ns[4]
		i_timebase.time_ns[5]
		i_timebase.time_ns[6]
		i_timebase.time_ns[7]
		i_timebase.time_ns[8]
		i_timebase.time_ns[9]
		i_timebase.time_ns[10]
		i_timebase.time_ns[11]
		i_timebase.time_ns[12]
		i_timebase.time_ns[13]
		i_timebase.time_ns[14]
		i_timebase.time_ns[15]
		i_timebase.time_ns[16]
		i_timebase.time_ns[17]
		i_timebase.time_ns[18]
		i_timebase.time_ns[19]
		i_timebase.time_ns[20]
		i_timebase.time_ns[21]
		i_timebase.time_ns[22]
		i_timebase.time_ns[23]
		i_timebase.time_ns[24]
		i_timebase.time_ns[25]
		i_timebase.time_ns[26]
		i_timebase.time_ns[27]
		i_timebase.time_ns[28]
		i_timebase.time_ns[29]
		i_timebase.time_ns[30]
		i_timebase.time_ns[31]
		i_timebase.time_s[0]
		i_timebase.time_s[1]
		i_timebase.time_s[2]
		i_timebase.time_s[3]
		i_timebase.time_s[4]
		i_timebase.time_s[5]
		i_timebase.time_s[6]
		i_timebase.time_s[7]
		i_timebase.time_s[8]
		i_timebase.time_s[9]
		i_timebase.time_s[10]
		i_timebase.time_s[11]
		i_timebase.time_s[12]
		i_timebase.time_s[13]
		i_timebase.time_s[14]
		i_timebase.time_s[15]
		i_timebase.time_s[16]
		i_timebase.time_s[17]
		i_timebase.time_s[18]
		i_timebase.time_s[19]
		i_timebase.time_s[20]
		i_timebase.time_s[21]
		i_timebase.time_s[22]
		i_timebase.time_s[23]
		i_timebase.time_s[24]
		i_timebase.time_s[25]
		i_timebase.time_s[26]
		i_timebase.time_s[27]
		i_timebase.time_s[28]
		i_timebase.time_s[29]
		i_timebase.time_s[30]
		i_timebase.time_s[31]
		i_uart.counter[0]
		i_uart.counter[1]
		i_uart.counter[2]
		i_uart.counter[3]
		i_uart.counter[4]
		i_uart.counter[5]
		i_uart.counter[6]
		i_uart.counter[7]
		i_uart.counter[8]
		i_uart.counter[9]
		i_uart.counter[10]
		i_uart.counter[11]
		i_uart.counter[12]
		i_uart.counter[13]
		i_uart.counter[14]
		i_uart.counter[15]
		i_uart.counter[16]
		i_uart.counter[17]
		i_uart.counter[18]
		i_uart.counter[19]
		i_uart.counter[20]
		i_uart.counter[21]
		i_uart.counter[22]
		i_uart.counter[23]
		i_uart.counter[24]
		i_uart.counter[25]
		i_uart.counter[26]
		i_uart.counter[27]
		i_uart.counter[28]
		i_uart.counter[29]
		i_uart.counter[30]
		i_uart.counter[31]
		myrom.data_out_1_00_dreg[0]
		myrom.data_out_1_00_dreg[2]
		myrom.data_out_1_00_dreg[3]
		myrom.data_out_1_00_dreg[4]
		myrom.data_out_1_00_dreg[5]
		myrom.data_out_1_00_dreg[6]
		myrom.data_out_1_00_dreg[7]
		myrom.data_out_1_00_dreg[8]
		myrom.data_out_1_00_dreg[9]
		myrom.data_out_1_00_dreg[10]
		myrom.data_out_1_00_dreg[11]
		myrom.data_out_1_00_dreg[12]
		myrom.data_out_1_00_dreg[13]
		myrom.data_out_1_00_dreg[14]
		myrom.data_out_1_00_dreg[15]
		myrom.data_out_1_00_dreg[16]
		myrom.data_out_1_00_dreg[17]
		myrom.data_out_1_00_dreg[18]
		myrom.data_out_1_00_dreg[19]
		myrom.data_out_1_00_dreg[20]
		myrom.data_out_1_00_dreg[21]
		myrom.data_out_1_00_dreg[22]
		myrom.data_out_1_00_dreg[23]
		myrom.data_out_1_00_dreg[24]
		myrom.data_out_1_00_dreg[25]
		myrom.data_out_1_00_dreg[26]
		myrom.data_out_1_00_dreg[27]
		myrom.data_out_1_00_dreg[28]
		myrom.data_out_1_00_dreg[29]
		myrom.data_out_1_00_dreg[30]
		myrom.data_out_1_00_dreg[31]
		ram.i_width[0]
		ram.i_width[1]
		ram.state[5]
		regfile.data_in_r[16]
		regfile.data_in_r[17]
		regfile.data_in_r[18]
		regfile.data_in_r[19]
		regfile.data_in_r[20]
		regfile.data_in_r[21]
		regfile.data_in_r[22]
		regfile.data_in_r[23]
		regfile.data_in_r[24]
		regfile.data_in_r[25]
		regfile.data_in_r[26]
		regfile.data_in_r[27]
		regfile.data_in_r[28]
		regfile.data_in_r[29]
		regfile.data_in_r[30]
		regfile.data_in_r[31]

New registers created by retiming :
		cpu0.G_303_ret
		cpu0.G_303_ret_0
		cpu0.G_303_ret_1
		cpu0.G_303_ret_2
		cpu0.G_303_ret_3
		cpu0.G_303_ret_9
		cpu0.G_303_ret_10
		cpu0.G_303_ret_12
		cpu0.G_303_ret_13
		cpu0.G_303_ret_14
		cpu0.G_303_ret_16
		cpu0.G_303_ret_17
		cpu0.G_303_ret_18
		cpu0.G_303_ret_19
		cpu0.G_303_ret_20
		cpu0.i_width_ret
		cpu0.i_width_ret_1
		cpu0.i_width_ret_2
		cpu0.i_width_ret_3
		cpu0.i_width_ret_4
		cpu0.i_width_ret_5
		cpu0.i_width_ret_6
		cpu0.i_width_ret_7
		cpu0.instruction_ret
		cpu0.instruction_ret_0
		cpu0.instruction_ret_1
		cpu0.instruction_ret_2
		cpu0.instruction_ret_3
		cpu0.instruction_ret_4
		cpu0.instruction_ret_5
		cpu0.instruction_ret_6
		cpu0.instruction_ret_7
		cpu0.instruction_ret_8
		cpu0.instruction_ret_9
		cpu0.instruction_ret_10
		cpu0.instruction_ret_11
		cpu0.instruction_ret_12
		cpu0.instruction_ret_13
		cpu0.instruction_ret_14
		cpu0.instruction_ret_15
		cpu0.instruction_ret_16
		cpu0.instruction_ret_17
		cpu0.instruction_ret_18
		cpu0.instruction_ret_19
		cpu0.instruction_ret_fast
		cpu0.instruction_ret_rep1
		cpu0.instruction_ret_rep2
		cpu0.pc_ret
		cpu0.pc_ret_0
		cpu0.pc_ret_1
		cpu0.pc_ret_2
		cpu0.pc_ret_3
		cpu0.pc_ret_4
		cpu0.pc_ret_5
		cpu0.pc_ret_6
		cpu0.pc_ret_7
		cpu0.pc_ret_8
		cpu0.pc_ret_9
		cpu0.pc_ret_10
		cpu0.pc_ret_11
		cpu0.pc_ret_12
		cpu0.pc_ret_13
		cpu0.pc_ret_14
		cpu0.pc_ret_15
		cpu0.pc_ret_16
		cpu0.pc_ret_17
		cpu0.pc_ret_18
		cpu0.pc_ret_19
		cpu0.pc_ret_20
		cpu0.pc_ret_21
		cpu0.pc_ret_22
		cpu0.pc_ret_23
		cpu0.pc_ret_24
		cpu0.pc_ret_25
		cpu0.pc_ret_26
		cpu0.pc_ret_27
		cpu0.pc_ret_28
		cpu0.pc_ret_29
		cpu0.pc_ret_30
		cpu0.pc_ret_31
		cpu0.pc_ret_32
		cpu0.pc_ret_33
		cpu0.pc_ret_34
		cpu0.pc_ret_35
		cpu0.pc_ret_36
		cpu0.pc_ret_37
		cpu0.pc_ret_38
		cpu0.pc_ret_39
		cpu0.pc_ret_40
		cpu0.pc_ret_41
		cpu0.pc_ret_42
		cpu0.pc_ret_43
		cpu0.pc_ret_45
		cpu0.pc_ret_46
		cpu0.pc_ret_47
		cpu0.pc_ret_48
		cpu0.pc_ret_49
		cpu0.pc_ret_50
		cpu0.pc_ret_51
		cpu0.pc_ret_52
		cpu0.pc_ret_53
		cpu0.pc_ret_55
		cpu0.pc_ret_57
		cpu0.pc_ret_59
		cpu0.pc_ret_61
		cpu0.pc_ret_63
		cpu0.pc_ret_64
		cpu0.pc_ret_65
		cpu0.pc_ret_66
		cpu0.pc_ret_67
		cpu0.pc_ret_69
		cpu0.pc_ret_70
		cpu0.pc_ret_71
		cpu0.pc_ret_72
		cpu0.pc_ret_73
		cpu0.pc_ret_74
		cpu0.pc_ret_75
		cpu0.pc_ret_76
		cpu0.pc_ret_77
		cpu0.pc_ret_78
		cpu0.pc_ret_79
		cpu0.pc_ret_80
		cpu0.pc_ret_81
		cpu0.pc_ret_82
		cpu0.pc_ret_84
		cpu0.pc_ret_85
		cpu0.pc_ret_87
		cpu0.pc_ret_88
		cpu0.pc_ret_90
		cpu0.pc_ret_91
		cpu0.pc_ret_92
		cpu0.reg_rs1_ret
		cpu0.reg_rs1_ret_1
		cpu0.reg_rs1_ret_2
		cpu0.reg_rs1_ret_3
		cpu0.reg_rs1_ret_4
		cpu0.reg_rs1_ret_5
		cpu0.reg_rs1_ret_6
		cpu0.reg_rs1_ret_7
		cpu0.reg_rs1_ret_9
		cpu0.reg_rs1_ret_11
		cpu0.reg_rs1_ret_12
		cpu0.reg_rs1_ret_13
		cpu0.reg_rs1_ret_14
		cpu0.reg_rs1_ret_15
		cpu0.reg_rs1_ret_16
		cpu0.reg_rs1_ret_17
		cpu0.reg_rs1_ret_18
		cpu0.reg_rs1_ret_19
		cpu0.reg_rs1_ret_20
		cpu0.reg_rs1_ret_24
		cpu0.reg_rs1_ret_25
		cpu0.reg_rs1_ret_26
		cpu0.reg_rs1_ret_27
		cpu0.reg_rs1_ret_28
		cpu0.reg_rs1_ret_29
		cpu0.reg_rs1_ret_30
		cpu0.reg_rs1_ret_31
		cpu0.reg_rs1_ret_32
		cpu0.reg_rs1_ret_33
		cpu0.reg_rs1_ret_34
		cpu0.reg_rs1_ret_35
		cpu0.reg_rs1_ret_36
		cpu0.reg_rs1_ret_37
		cpu0.reg_rs1_ret_43
		cpu0.reg_rs1_ret_44
		cpu0.reg_rs1_ret_45
		cpu0.reg_rs1_ret_46
		cpu0.reg_rs2_ret
		cpu0.reg_rs2_ret_0
		cpu0.reg_rs2_ret_1
		cpu0.reg_rs2_ret_2
		cpu0.reg_rs2_ret_3
		cpu0.result_r_ret
		cpu0.result_r_ret_4
		cpu0.result_r_ret_8
		cpu0.result_r_ret_12
		cpu0.result_r_ret_16
		cpu0.result_r_ret_20
		cpu0.result_r_ret_24
		cpu0.result_r_ret_28
		cpu0.result_r_ret_31
		cpu0.result_r_ret_35
		cpu0.result_r_ret_39
		cpu0.result_r_ret_43
		cpu0.result_r_ret_47
		cpu0.result_r_ret_51
		cpu0.result_r_ret_55
		cpu0.result_r_ret_56
		cpu0.result_r_ret_58
		cpu0.result_r_ret_59
		cpu0.result_r_ret_62
		cpu0.result_r_ret_65
		cpu0.result_r_ret_67
		cpu0.result_r_ret_69
		cpu0.result_r_ret_71
		cpu0.result_r_ret_73
		cpu0.result_r_ret_75
		cpu0.result_r_ret_77
		cpu0.result_r_ret_79
		cpu0.result_r_ret_81
		cpu0.result_r_ret_83
		cpu0.result_r_ret_85
		cpu0.result_r_ret_87
		cpu0.result_r_ret_89
		cpu0.result_r_ret_91
		cpu0.result_r_ret_93
		cpu0.result_r_ret_94
		cpu0.result_r_ret_95
		cpu0.result_r_ret_98
		cpu0.result_r_ret_99
		cpu0.result_r_ret_100
		cpu0.result_r_ret_101
		cpu0.result_r_ret_102
		cpu0.result_r_ret_103
		cpu0.result_r_ret_104
		cpu0.result_r_ret_105
		cpu0.result_r_ret_106
		cpu0.result_r_ret_107
		cpu0.result_r_ret_108
		cpu0.result_r_ret_109
		cpu0.result_r_ret_110
		cpu0.result_r_ret_111
		cpu0.result_r_ret_112
		cpu0.result_r_ret_113
		cpu0.result_r_ret_114
		cpu0.result_r_ret_115
		cpu0.result_r_ret_116
		cpu0.result_r_ret_117
		cpu0.result_r_ret_118
		cpu0.result_r_ret_119
		cpu0.result_r_ret_120
		cpu0.result_r_ret_121
		cpu0.result_r_ret_122
		cpu0.result_r_ret_123
		cpu0.result_r_ret_124
		cpu0.result_r_ret_125
		cpu0.result_r_ret_126
		cpu0.result_r_ret_127
		cpu0.result_r_ret_128
		cpu0.result_r_ret_129
		cpu0.result_r_ret_130
		cpu0.result_r_ret_131
		cpu0.result_r_ret_132
		cpu0.result_r_ret_133
		cpu0.result_r_ret_134
		cpu0.result_r_ret_135
		cpu0.result_r_ret_136
		cpu0.result_r_ret_137
		cpu0.result_r_ret_138
		cpu0.result_r_ret_139
		cpu0.result_r_ret_140
		cpu0.result_r_ret_141
		cpu0.result_r_ret_142
		cpu0.result_r_ret_143
		cpu0.result_r_ret_144
		cpu0.result_r_ret_145
		cpu0.result_r_ret_146
		cpu0.result_r_ret_147
		cpu0.result_r_ret_148
		cpu0.result_r_ret_149
		cpu0.result_r_ret_150
		cpu0.result_r_ret_151
		cpu0.result_r_ret_152
		cpu0.result_r_ret_153
		cpu0.result_r_ret_154
		cpu0.result_r_ret_155
		cpu0.result_r_ret_156
		cpu0.result_r_ret_157
		cpu0.result_r_ret_158
		cpu0.result_r_ret_159
		cpu0.result_r_ret_160
		cpu0.result_r_ret_161
		cpu0.result_r_ret_162
		cpu0.result_r_ret_163
		cpu0.result_r_ret_164
		cpu0.result_r_ret_165
		cpu0.result_r_ret_166
		cpu0.result_r_ret_167
		cpu0.result_r_ret_168
		cpu0.result_r_ret_169
		cpu0.result_r_ret_170
		cpu0.result_r_ret_171
		cpu0.result_r_ret_172
		cpu0.result_r_ret_173
		cpu0.result_r_ret_174
		cpu0.result_r_ret_175
		cpu0.result_r_ret_176
		cpu0.result_r_ret_177
		cpu0.result_r_ret_178
		cpu0.result_r_ret_179
		cpu0.result_r_ret_180
		cpu0.result_r_ret_181
		cpu0.result_r_ret_182
		cpu0.result_r_ret_183
		cpu0.result_r_ret_184
		cpu0.result_r_ret_185
		cpu0.result_r_ret_186
		cpu0.result_r_ret_187
		cpu0.result_r_ret_188
		cpu0.result_r_ret_189
		cpu0.result_r_ret_190
		cpu0.result_r_ret_191
		cpu0.result_r_ret_192
		cpu0.result_r_ret_193
		cpu0.result_r_ret_194
		cpu0.result_r_ret_195
		cpu0.result_r_ret_196
		cpu0.result_r_ret_197
		cpu0.result_r_ret_198
		cpu0.result_r_ret_199
		cpu0.result_r_ret_200
		cpu0.result_r_ret_201
		cpu0.result_r_ret_202
		cpu0.result_r_ret_203
		cpu0.result_r_ret_204
		cpu0.result_r_ret_205
		cpu0.result_r_ret_206
		cpu0.result_r_ret_207
		cpu0.result_r_ret_208
		cpu0.result_r_ret_209
		cpu0.result_r_ret_210
		cpu0.result_r_ret_211
		cpu0.result_r_ret_212
		cpu0.result_r_ret_213
		cpu0.result_r_ret_214
		cpu0.result_r_ret_215
		cpu0.result_r_ret_216
		cpu0.result_r_ret_217
		cpu0.result_r_ret_218
		cpu0.result_r_ret_219
		cpu0.result_r_ret_220
		cpu0.result_r_ret_221
		cpu0.result_r_ret_222
		cpu0.result_r_ret_223
		cpu0.result_r_ret_224
		cpu0.result_r_ret_225
		cpu0.result_r_ret_226
		cpu0.result_r_ret_227
		cpu0.result_r_ret_228
		cpu0.result_r_ret_229
		cpu0.result_r_ret_230
		cpu0.result_r_ret_231
		cpu0.result_r_ret_232
		cpu0.result_r_ret_233
		cpu0.result_r_ret_234
		cpu0.result_r_ret_235
		cpu0.result_r_ret_236
		cpu0.result_r_ret_237
		cpu0.result_r_ret_238
		cpu0.result_r_ret_239
		cpu0.result_r_ret_240
		cpu0.result_r_ret_241
		cpu0.result_r_ret_242
		cpu0.result_r_ret_243
		cpu0.result_r_ret_244
		cpu0.result_r_ret_245
		cpu0.result_r_ret_246
		cpu0.result_r_ret_247
		cpu0.result_r_ret_248
		cpu0.result_r_ret_249
		cpu0.result_r_ret_250
		cpu0.result_r_ret_251
		cpu0.result_r_ret_252
		cpu0.result_r_ret_253
		cpu0.result_r_ret_254
		cpu0.result_r_ret_255
		cpu0.result_r_ret_256
		cpu0.result_r_ret_257
		cpu0.result_r_ret_258
		cpu0.result_r_ret_259
		cpu0.result_r_ret_260
		cpu0.result_r_ret_261
		cpu0.result_r_ret_262
		cpu0.result_r_ret_263
		cpu0.result_r_ret_264
		cpu0.result_r_ret_265
		cpu0.result_r_ret_266
		cpu0.result_r_ret_267
		cpu0.result_r_ret_268
		cpu0.result_r_ret_269
		cpu0.result_r_ret_270
		cpu0.result_r_ret_271
		cpu0.result_r_ret_272
		cpu0.result_r_ret_273
		cpu0.result_r_ret_274
		cpu0.result_r_ret_275
		cpu0.result_r_ret_276
		cpu0.result_r_ret_277
		cpu0.result_r_ret_278
		cpu0.result_r_ret_279
		cpu0.result_r_ret_280
		cpu0.result_r_ret_281
		cpu0.result_r_ret_282
		cpu0.result_r_ret_283
		cpu0.result_r_ret_284
		cpu0.result_r_ret_285
		cpu0.result_r_ret_286
		cpu0.result_r_ret_287
		cpu0.result_r_ret_288
		cpu0.result_r_ret_289
		cpu0.result_r_ret_290
		cpu0.result_r_ret_291
		cpu0.result_r_ret_292
		cpu0.result_r_ret_293
		cpu0.result_r_ret_294
		cpu0.result_r_ret_295
		cpu0.result_r_ret_296
		cpu0.result_r_ret_297
		cpu0.result_r_ret_298
		cpu0.result_r_ret_299
		cpu0.result_r_ret_300
		cpu0.result_r_ret_301
		cpu0.result_r_ret_302
		cpu0.result_r_ret_303
		cpu0.result_r_ret_304
		cpu0.result_r_ret_305
		cpu0.result_r_ret_306
		cpu0.result_r_ret_307
		cpu0.result_r_ret_308
		cpu0.result_r_ret_309
		cpu0.result_r_ret_310
		cpu0.result_r_ret_311
		cpu0.result_r_ret_312
		cpu0.result_r_ret_313
		cpu0.result_r_ret_314
		cpu0.result_r_ret_315
		cpu0.result_r_ret_316
		cpu0.result_r_ret_317
		cpu0.result_r_ret_318
		cpu0.result_r_ret_319
		cpu0.result_r_ret_320
		cpu0.result_r_ret_321
		cpu0.result_r_ret_322
		cpu0.result_r_ret_323
		cpu0.state_ns_7_0_.state_ret
		cpu0.state_ns_7_0_.state_ret_2
		cpu0.state_ns_7_0_.state_ret_3
		cpu0.state_ns_7_0_.state_ret_4
		cpu0.state_ret
		cpu0.state_ret_0
		cpu0.state_ret_2
		cpu0.state_ret_3
		cpu0.state_ret_4
		cpu0.state_ret_5
		cpu0.state_ret_6
		cpu0.state_ret_7
		cpu0.time_ns_ret
		cpu0.time_ns_ret_1
		cpu0.time_ns_ret_2
		cpu0.time_ns_ret_3
		cpu0.time_ns_ret_4
		cpu0.time_ns_ret_5
		cpu0.time_ns_ret_6
		cpu0.time_ns_ret_7
		cpu0.time_ns_ret_8
		cpu0.time_ns_ret_9
		cpu0.time_ns_ret_10
		cpu0.time_ns_ret_11
		cpu0.time_ns_ret_12
		cpu0.time_ns_ret_13
		cpu0.time_ns_ret_14
		cpu0.time_ns_ret_15
		cpu0.time_ns_ret_16
		cpu0.time_ns_ret_17
		cpu0.time_ns_ret_18
		cpu0.time_ns_ret_19
		cpu0.time_ns_ret_20
		cpu0.time_ns_ret_21
		cpu0.time_ns_ret_22
		cpu0.time_ns_ret_23
		cpu0.time_ns_ret_24
		cpu0.time_ns_ret_25
		cpu0.time_ns_ret_26
		cpu0.time_ns_ret_27
		cpu0.time_ns_ret_28
		cpu0.time_ns_ret_29
		cpu0.time_ns_ret_30
		cpu0.time_ns_ret_31
		cpu0.time_s_ret
		cpu0.time_s_ret_1
		cpu0.time_s_ret_2
		cpu0.time_s_ret_3
		cpu0.time_s_ret_4
		cpu0.time_s_ret_5
		cpu0.time_s_ret_6
		cpu0.time_s_ret_7
		cpu0.time_s_ret_8
		cpu0.time_s_ret_9
		cpu0.time_s_ret_10
		cpu0.time_s_ret_11
		cpu0.time_s_ret_12
		cpu0.time_s_ret_13
		cpu0.time_s_ret_14
		cpu0.time_s_ret_15
		cpu0.time_s_ret_16
		cpu0.time_s_ret_17
		cpu0.time_s_ret_18
		cpu0.time_s_ret_19
		cpu0.time_s_ret_20
		cpu0.time_s_ret_21
		cpu0.time_s_ret_22
		cpu0.time_s_ret_23
		cpu0.time_s_ret_24
		cpu0.time_s_ret_25
		cpu0.time_s_ret_26
		cpu0.time_s_ret_27
		cpu0.time_s_ret_28
		cpu0.time_s_ret_29
		cpu0.time_s_ret_30
		cpu0.time_s_ret_31
		i_timebase.time_ns_ret
		i_timebase.time_ns_ret_0
		i_timebase.time_ns_ret_2
		i_timebase.time_ns_ret_3
		i_timebase.time_ns_ret_5
		i_timebase.time_ns_ret_6
		i_timebase.time_ns_ret_8
		i_timebase.time_ns_ret_9
		i_timebase.time_ns_ret_11
		i_timebase.time_ns_ret_12
		i_timebase.time_ns_ret_14
		i_timebase.time_ns_ret_15
		i_timebase.time_ns_ret_17
		i_timebase.time_ns_ret_18
		i_timebase.time_ns_ret_20
		i_timebase.time_ns_ret_21
		i_timebase.time_ns_ret_23
		i_timebase.time_ns_ret_24
		i_timebase.time_ns_ret_26
		i_timebase.time_ns_ret_27
		i_timebase.time_ns_ret_29
		i_timebase.time_ns_ret_30
		i_timebase.time_ns_ret_32
		i_timebase.time_ns_ret_33
		i_timebase.time_ns_ret_35
		i_timebase.time_ns_ret_36
		i_timebase.time_ns_ret_38
		i_timebase.time_ns_ret_39
		i_timebase.time_ns_ret_41
		i_timebase.time_ns_ret_42
		i_timebase.time_ns_ret_44
		i_timebase.time_ns_ret_45
		i_timebase.time_ns_ret_47
		i_timebase.time_ns_ret_48
		i_timebase.time_ns_ret_50
		i_timebase.time_ns_ret_51
		i_timebase.time_ns_ret_53
		i_timebase.time_ns_ret_54
		i_timebase.time_ns_ret_56
		i_timebase.time_ns_ret_57
		i_timebase.time_ns_ret_59
		i_timebase.time_ns_ret_60
		i_timebase.time_ns_ret_62
		i_timebase.time_ns_ret_63
		i_timebase.time_ns_ret_65
		i_timebase.time_ns_ret_66
		i_timebase.time_ns_ret_68
		i_timebase.time_ns_ret_69
		i_timebase.time_ns_ret_71
		i_timebase.time_ns_ret_72
		i_timebase.time_ns_ret_74
		i_timebase.time_ns_ret_75
		i_timebase.time_ns_ret_77
		i_timebase.time_ns_ret_78
		i_timebase.time_ns_ret_80
		i_timebase.time_ns_ret_81
		i_timebase.time_ns_ret_83
		i_timebase.time_ns_ret_84
		i_timebase.time_ns_ret_86
		i_timebase.time_ns_ret_87
		i_timebase.time_ns_ret_89
		i_timebase.time_ns_ret_90
		i_timebase.time_ns_ret_92
		i_timebase.time_ns_ret_93
		i_timebase.time_ns_ret_94
		i_timebase.time_ns_ret_95
		i_timebase.time_s_ret
		i_timebase.time_s_ret_1
		i_timebase.time_s_ret_2
		i_timebase.time_s_ret_3
		i_timebase.time_s_ret_4
		i_timebase.time_s_ret_5
		i_timebase.time_s_ret_6
		i_timebase.time_s_ret_7
		i_timebase.time_s_ret_8
		i_timebase.time_s_ret_9
		i_timebase.time_s_ret_10
		i_timebase.time_s_ret_11
		i_timebase.time_s_ret_12
		i_timebase.time_s_ret_13
		i_timebase.time_s_ret_14
		i_timebase.time_s_ret_15
		i_timebase.time_s_ret_16
		i_timebase.time_s_ret_17
		i_timebase.time_s_ret_18
		i_timebase.time_s_ret_19
		i_timebase.time_s_ret_20
		i_timebase.time_s_ret_21
		i_timebase.time_s_ret_22
		i_timebase.time_s_ret_23
		i_timebase.time_s_ret_24
		i_timebase.time_s_ret_25
		i_timebase.time_s_ret_26
		i_timebase.time_s_ret_27
		i_timebase.time_s_ret_28
		i_timebase.time_s_ret_29
		i_timebase.time_s_ret_30
		i_timebase.time_s_ret_31
		i_timebase.time_s_ret_32
		i_timebase.time_s_ret_33
		i_timebase.time_s_ret_34
		i_timebase.time_s_ret_35
		i_timebase.time_s_ret_36
		i_timebase.time_s_ret_37
		i_timebase.time_s_ret_38
		i_timebase.time_s_ret_39
		i_timebase.time_s_ret_40
		i_timebase.time_s_ret_41
		i_timebase.time_s_ret_42
		i_timebase.time_s_ret_43
		i_timebase.time_s_ret_44
		i_timebase.time_s_ret_45
		i_timebase.time_s_ret_46
		i_timebase.time_s_ret_47
		i_timebase.time_s_ret_48
		i_timebase.time_s_ret_49
		i_timebase.time_s_ret_50
		i_timebase.time_s_ret_51
		i_timebase.time_s_ret_52
		i_timebase.time_s_ret_53
		i_timebase.time_s_ret_54
		i_timebase.time_s_ret_55
		i_timebase.time_s_ret_56
		i_timebase.time_s_ret_57
		i_timebase.time_s_ret_58
		i_timebase.time_s_ret_59
		i_timebase.time_s_ret_60
		i_timebase.time_s_ret_61
		i_timebase.time_s_ret_62
		i_timebase.time_s_ret_63
		i_uart.counter_ret
		i_uart.counter_ret_1
		i_uart.counter_ret_2
		i_uart.counter_ret_3
		i_uart.counter_ret_4
		i_uart.counter_ret_5
		i_uart.counter_ret_6
		i_uart.counter_ret_7
		i_uart.counter_ret_8
		i_uart.counter_ret_9
		i_uart.counter_ret_10
		i_uart.counter_ret_11
		i_uart.counter_ret_12
		i_uart.counter_ret_13
		i_uart.counter_ret_14
		i_uart.counter_ret_15
		i_uart.counter_ret_16
		i_uart.counter_ret_17
		i_uart.counter_ret_18
		i_uart.counter_ret_19
		i_uart.counter_ret_20
		i_uart.counter_ret_21
		i_uart.counter_ret_22
		i_uart.counter_ret_23
		i_uart.counter_ret_24
		i_uart.counter_ret_25
		i_uart.counter_ret_26
		i_uart.counter_ret_27
		i_uart.counter_ret_28
		i_uart.counter_ret_29
		i_uart.counter_ret_30
		i_uart.counter_ret_31
		i_uart.counter_ret_32
		i_uart.counter_ret_33
		i_uart.counter_ret_34
		i_uart.counter_ret_35
		i_uart.counter_ret_36
		i_uart.counter_ret_37
		i_uart.counter_ret_38
		i_uart.counter_ret_39
		i_uart.counter_ret_40
		i_uart.counter_ret_41
		i_uart.counter_ret_42
		i_uart.counter_ret_43
		i_uart.counter_ret_44
		i_uart.counter_ret_45
		i_uart.counter_ret_46
		i_uart.counter_ret_47
		i_uart.counter_ret_48
		i_uart.counter_ret_49
		i_uart.counter_ret_50
		i_uart.counter_ret_51
		i_uart.counter_ret_52
		i_uart.counter_ret_53
		i_uart.counter_ret_54
		i_uart.counter_ret_55
		i_uart.counter_ret_56
		i_uart.counter_ret_57
		i_uart.counter_ret_58
		i_uart.counter_ret_59
		i_uart.counter_ret_60
		i_uart.counter_ret_61
		i_uart.counter_ret_62
		i_uart.counter_ret_63
		myrom.G_303_ret_1
		myrom.G_303_ret_1_fast
		myrom.G_303_ret_2
		myrom.G_303_ret_3
		myrom.G_303_ret_4
		myrom.G_303_ret_5
		myrom.G_303_ret_6
		myrom.G_303_ret_7
		myrom.G_303_ret_8
		myrom.G_303_ret_11
		myrom.G_303_ret_15
		myrom.G_303_ret_15_fast
		myrom.G_303_ret_21
		myrom.data_out_1_00_31_0_.pc_ret
		myrom.data_out_1_00_31_0_.pc_ret_1
		myrom.data_out_1_00_dreg_ret
		myrom.data_out_1_00_dreg_ret_0
		myrom.data_out_1_00_dreg_ret_1
		myrom.data_out_1_00_dreg_ret_2
		myrom.data_out_1_00_dreg_ret_3
		myrom.data_out_1_00_dreg_ret_4
		myrom.data_out_1_00_dreg_ret_5
		myrom.data_out_1_00_dreg_ret_6
		myrom.data_out_1_00_dreg_ret_7
		myrom.data_out_1_00_dreg_ret_8
		myrom.data_out_1_00_dreg_ret_9
		myrom.data_out_1_00_dreg_ret_10
		myrom.data_out_1_00_dreg_ret_11
		myrom.data_out_1_00_dreg_ret_12
		myrom.data_out_1_00_dreg_ret_13
		myrom.data_out_1_00_dreg_ret_14
		myrom.data_out_1_00_dreg_ret_15
		myrom.data_out_1_00_dreg_ret_16
		myrom.data_out_1_00_dreg_ret_18
		myrom.data_out_1_00_dreg_ret_19
		myrom.data_out_1_00_dreg_ret_20
		myrom.data_out_1_00_dreg_ret_22
		myrom.data_out_1_00_dreg_ret_23
		myrom.data_out_1_00_dreg_ret_24
		myrom.data_out_1_00_dreg_ret_26
		myrom.data_out_1_00_dreg_ret_27
		myrom.data_out_1_00_dreg_ret_28
		myrom.data_out_1_00_dreg_ret_30
		myrom.data_out_1_00_dreg_ret_31
		myrom.data_out_1_00_dreg_ret_32
		myrom.data_out_1_00_dreg_ret_34
		myrom.data_out_1_00_dreg_ret_35
		myrom.data_out_1_00_dreg_ret_36
		myrom.data_out_1_00_dreg_ret_37
		ram.i_addr_ret
		ram.i_addr_ret_0
		ram.i_addr_ret_1
		ram.i_addr_ret_2
		ram.i_addr_ret_3
		ram.i_addr_ret_4
		ram.i_addr_ret_5
		ram.i_addr_ret_6
		ram.i_addr_ret_7
		ram.i_addr_ret_8
		ram.i_addr_ret_9
		ram.i_addr_ret_10
		ram.i_addr_ret_11
		ram.i_addr_ret_12
		ram.i_addr_ret_13
		ram.i_addr_ret_14
		ram.i_addr_ret_15
		ram.i_addr_ret_16
		ram.i_addr_ret_17
		ram.i_addr_ret_18
		ram.i_addr_ret_19
		ram.i_addr_ret_20
		ram.i_addr_ret_21
		ram.i_addr_ret_22
		ram.i_addr_ret_23
		ram.i_addr_ret_24
		ram.i_addr_ret_25
		ram.i_addr_ret_26
		ram.i_addr_ret_27
		ram.i_addr_ret_28
		ram.i_addr_ret_29
		ram.i_addr_ret_30
		ram.result_r_ret_86
		ram.state_ret
		ram.state_ret_0
		ram.state_ret_1
		ram.state_ret_2
		ram.state_ret_3
		ram.state_ret_4
		regfile.data_in_r_ret
		regfile.data_in_r_ret_0
		regfile.data_in_r_ret_4
		regfile.data_in_r_ret_6
		regfile.data_in_r_ret_9
		regfile.data_in_r_ret_12
		regfile.data_in_r_ret_15
		regfile.data_in_r_ret_17
		regfile.data_in_r_ret_20
		regfile.data_in_r_ret_21
		regfile.data_in_r_ret_22
		regfile.data_in_r_ret_25
		regfile.data_in_r_ret_27
		regfile.data_in_r_ret_30
		regfile.data_in_r_ret_32
		regfile.data_in_r_ret_34
		regfile.data_in_r_ret_36
		regfile.data_in_r_ret_37
		regfile.data_in_r_ret_38
		regfile.reg_rs1_ret
		regfile.reg_rs1_ret_1
		regfile.reg_rs1_ret_2
		regfile.reg_rs1_ret_3
		regfile.reg_rs1_ret_4
		regfile.reg_rs1_ret_5
		regfile.reg_rs1_ret_6


		#####   END RETIMING REPORT  #####

