Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Dec  1 20:42:03 2024
| Host         : Zero running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab3_control_sets_placed.rpt
| Design       : lab3
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    22 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            2 |
|      5 |            1 |
|      6 |            2 |
|      8 |            1 |
|    16+ |           16 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |            1148 |          312 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              38 |           23 |
| Yes          | No                    | Yes                    |              39 |           13 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+------------------------------+-------------------------+------------------+----------------+
|     Clock Signal    |         Enable Signal        |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+---------------------+------------------------------+-------------------------+------------------+----------------+
|  u_seg7x16/seg7_clk |                              | u_seg7x16/rstn          |                1 |              3 |
|  clk_cpu_BUFG       | sw_i_IBUF[13]                | u_rf/rstn               |                1 |              3 |
|  clk_cpu_BUFG       | sw_i_IBUF[13]                | u_seg7x16/rstn_0        |                2 |              5 |
|  clk_cpu_BUFG       | led_data_addr[5]_i_1_n_0     | u_seg7x16/rstn          |                2 |              6 |
|  clk_IBUF_BUFG      | sw_i_IBUF[13]                |                         |                4 |              6 |
|  clk_IBUF_BUFG      | u_seg7x16/o_seg_r[7]_i_1_n_0 | u_seg7x16/rstn_0        |                5 |              8 |
|  clk_cpu_BUFG       | sw_i_IBUF[0]                 | u_seg7x16/rstn          |                3 |             17 |
|  clk_IBUF_BUFG      |                              | u_seg7x16/rstn_0        |                7 |             28 |
|                     |                              |                         |                8 |             32 |
|  clk_cpu_BUFG       | reg_data                     |                         |               19 |             32 |
|  clk_cpu_BUFG       |                              | u_seg7x16/rstn_0        |               11 |             34 |
|  clk_IBUF_BUFG      |                              | u_seg7x16/rstn          |               18 |             61 |
|  clk_cpu_BUFG       |                              | u_rf/rstn               |               30 |            100 |
|  clk_cpu_BUFG       |                              | u_rf/rf[20][31]_i_1_n_0 |               26 |            102 |
|  clk_cpu_BUFG       |                              | u_rf/rf[26][31]_i_1_n_0 |               29 |            102 |
|  clk_cpu_BUFG       |                              | u_rf/rf[7][31]_i_1_n_0  |               21 |            102 |
|  clk_cpu_BUFG       |                              | u_rf/rf[13][31]_i_1_n_0 |               33 |            102 |
|  clk_cpu_BUFG       |                              | u_rf/rf[31][31]_i_1_n_0 |               30 |            102 |
|  clk_cpu_BUFG       |                              | u_rf/rf[20][15]_i_1_n_0 |               26 |            103 |
|  clk_cpu_BUFG       |                              | u_rf/rf[26][15]_i_1_n_0 |               29 |            103 |
|  clk_cpu_BUFG       |                              | u_rf/rf[7][15]_i_1_n_0  |               20 |            103 |
|  clk_cpu_BUFG       |                              | u_rf/rf[13][15]_i_1_n_0 |               31 |            103 |
+---------------------+------------------------------+-------------------------+------------------+----------------+


