m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/wl/Desktop/fpga/full_adder/pro/simulation/modelsim
T_opt
!s110 1592296006
V<XaLTEX=9zec;FBgnbA861
04 18 4 work full_adder_vlg_tst fast 0
=1-4ccc6aa12a2c-5ee88246-6e-3ab0
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
n@_opt
OL;O;10.4;61
vfull_adder
Z1 !s110 1592296005
!i10b 1
!s100 EW3^>4O65cDgaK`M=DO>h1
Ib4oWicg???V`_?SK1DE_h2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1592292788
8C:/Users/wl/Desktop/fpga/full_adder/rtl/full_adder.v
FC:/Users/wl/Desktop/fpga/full_adder/rtl/full_adder.v
L0 1
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1592296005.378000
!s107 C:/Users/wl/Desktop/fpga/full_adder/rtl/full_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wl/Desktop/fpga/full_adder/rtl|C:/Users/wl/Desktop/fpga/full_adder/rtl/full_adder.v|
!i113 0
Z4 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z5 !s92 -vlog01compat -work work +incdir+C:/Users/wl/Desktop/fpga/full_adder/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vfull_adder_vlg_tst
R1
!i10b 1
!s100 N9dPd9YQIPDja2=]YEm>C1
I]V@_2`Pn3Sb8c[TEo25Ig2
R2
R0
w1592295977
8C:/Users/wl/Desktop/fpga/full_adder/pro/simulation/modelsim/full_adder.vt
FC:/Users/wl/Desktop/fpga/full_adder/pro/simulation/modelsim/full_adder.vt
Z6 L0 28
R3
r1
!s85 0
31
!s108 1592296005.610000
!s107 C:/Users/wl/Desktop/fpga/full_adder/pro/simulation/modelsim/full_adder.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wl/Desktop/fpga/full_adder/pro/simulation/modelsim|C:/Users/wl/Desktop/fpga/full_adder/pro/simulation/modelsim/full_adder.vt|
!i113 0
R4
!s92 -vlog01compat -work work +incdir+C:/Users/wl/Desktop/fpga/full_adder/pro/simulation/modelsim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vhalf_adder
R1
!i10b 1
!s100 <z6e=kNMz>bYHdU3>cF?F2
In7he3fY1Ugb8165U?G@;Y1
R2
R0
w1592287286
8C:/Users/wl/Desktop/fpga/full_adder/rtl/half_adder.v
FC:/Users/wl/Desktop/fpga/full_adder/rtl/half_adder.v
L0 1
R3
r1
!s85 0
31
!s108 1592296005.237000
!s107 C:/Users/wl/Desktop/fpga/full_adder/rtl/half_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wl/Desktop/fpga/full_adder/rtl|C:/Users/wl/Desktop/fpga/full_adder/rtl/half_adder.v|
!i113 0
R4
R5
vhalf_adder_vlg_tst
R1
!i10b 1
!s100 H@00bc1J`kN=Can`0CM9@3
I>IeCZVURbz6WE5PR91<df3
R2
R0
w1592288205
8C:/Users/wl/Desktop/fpga/full_adder/pro/../../hal_adder/pro/simulation/modelsim/half_adder.vt
FC:/Users/wl/Desktop/fpga/full_adder/pro/../../hal_adder/pro/simulation/modelsim/half_adder.vt
R6
R3
r1
!s85 0
31
!s108 1592296005.503000
!s107 C:/Users/wl/Desktop/fpga/full_adder/pro/../../hal_adder/pro/simulation/modelsim/half_adder.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wl/Desktop/fpga/full_adder/pro/../../hal_adder/pro/simulation/modelsim|C:/Users/wl/Desktop/fpga/full_adder/pro/../../hal_adder/pro/simulation/modelsim/half_adder.vt|
!i113 0
R4
!s92 -vlog01compat -work work +incdir+C:/Users/wl/Desktop/fpga/full_adder/pro/../../hal_adder/pro/simulation/modelsim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
