/*******************************************************************************
  Module Name: hybrid_tree
  Date: 2025/03/21
  Description: A hybrid priority queue (Max H-PQ) that combines a register
               array holding the root nodes of multiple BRAM-based trees. New
               items replace the leftmost register entry and propagate down
               the corresponding BRAM tree, while the register array is kept
               sorted so each entry is >= its right neighbor. Supports
               enqueue, dequeue, and replace operations.
  Parameters: QUEUE_SIZE - Maximum number of elements in the priority queue
              DATA_WIDTH - Bit width of data elements
  Inputs: i_CLK - System clock
          i_RSTn - Active-low reset signal
          i_wrt - Write/insert command (enqueue operation)
          i_read - Read/pop command (dequeue operation)
          i_data - Input data to be inserted (or used for replace)
  Outputs: o_write_ready - High when the queue has room to accept a write
           o_read_ready - High when the queue holds data available to read
           o_data - Output data from the highest priority element
*******************************************************************************/

module hybrid_tree #(
    parameter integer QUEUE_SIZE = 4,
    parameter integer DATA_WIDTH = 16
) (
    input  logic                  i_CLK,
    input  logic                  i_RSTn,
    // Inputs
    input  logic                  i_wrt,    // Write/insert command
    input  logic                  i_read,   // Read/pop command
    input  logic [DATA_WIDTH-1:0] i_data,   // Data to be inserted (or used for replace)
    // Outputs
    output logic                  o_write_ready,   // High if the queue can accept a write
    output logic                  o_read_ready,  // High if the queue has data to read
    output logic [DATA_WIDTH-1:0] o_data    // Output data (popped value)
);

  //-------------------------------------------------------------------------
  // Local parameters
  //-------------------------------------------------------------------------
  localparam integer ARRAY_SIZE = 4;
  localparam integer BRAM_COUNT = ARRAY_SIZE;
  localparam integer BRAM_SIZE = (QUEUE_SIZE - ARRAY_SIZE) / BRAM_COUNT;
  localparam integer BRAM_DEPTH = $clog2(BRAM_SIZE + 1);

  //-------------------------------------------------------------------------
  // Internal used wires and registers
  //-------------------------------------------------------------------------
  // Level 0 register array data structure
  logic [DATA_WIDTH-1:0] level_0_data[ARRAY_SIZE-1:0];
  logic [DATA_WIDTH-1:0] next_level_0_data[ARRAY_SIZE-1:0];
  logic [$clog2(ARRAY_SIZE)-1:0] level_0_target[ARRAY_SIZE-1:0];
  logic [$clog2(ARRAY_SIZE)-1:0] next_level_0_target[ARRAY_SIZE-1:0];
  logic [(DATA_WIDTH + $clog2(ARRAY_SIZE))-1:0] level_0[ARRAY_SIZE-1:0];
  logic [(DATA_WIDTH + $clog2(ARRAY_SIZE))-1:0] next_level_0[ARRAY_SIZE-1:0];

  genvar lv_0_gen;
  generate
    for (lv_0_gen = 0; lv_0_gen < ARRAY_SIZE; lv_0_gen++) begin : gen_level_0_assignments
      assign level_0[lv_0_gen] = {level_0_target[lv_0_gen], level_0_data[lv_0_gen]};
      assign next_level_0[lv_0_gen] = {next_level_0_target[lv_0_gen], next_level_0_data[lv_0_gen]};
    end
  endgenerate

  // level 1 register array data structure
  logic [DATA_WIDTH-1:0] level_1_data[ARRAY_SIZE-1:0];
  logic [DATA_WIDTH-1:0] next_level_1_data[ARRAY_SIZE-1:0];
  logic level_1_valid[ARRAY_SIZE-1:0];
  // logic [DATA_WIDTH:0] level_1[ARRAY_SIZE-1:0];

  // genvar lv_1_gen;
  // generate
  //   for (lv_1_gen = 0; lv_1_gen < ARRAY_SIZE; lv_1_gen++) begin : gen_level_1_assignments
  //     assign level_1[lv_1_gen] = {level_1_valid[lv_1_gen], level_1_data[lv_1_gen]};
  //   end
  // endgenerate

  // input signals reroute
  logic enqueue, dequeue, replace;
  logic
      enqueue_done,
      dequeue_done,
      replace_done,
      next_enqueue_done,
      next_dequeue_done,
      next_replace_done;
  assign enqueue = i_wrt && !i_read;
  assign dequeue = !i_wrt && i_read;
  assign replace = i_wrt && i_read;

  // size tracker, full and empty flags
  logic [$clog2(QUEUE_SIZE)-1:0] size;
  logic [$clog2(QUEUE_SIZE)-1:0] next_size;
  logic empty, full;

  always_ff @(posedge i_CLK or negedge i_RSTn) begin : queue_size_seq
    if (!i_RSTn) begin
      size <= 0;
    end else begin
      size <= next_size;
    end
  end

  always_comb begin : size_comb  // TODO - this can be optimized
    next_size = size;
    if (i_wrt && !i_read) begin  // enqueue
      next_size = size + 1;
    end else if (!i_wrt && i_read) begin  // dequeue
      next_size = size - 1;
    end else if (i_wrt && i_read) begin  // replace
      next_size = size;
      if (size == 0 && i_data != 0) begin  // this would be a special case for replace
        next_size = size + 1;
      end
    end
  end

  // BRAM input & output signals
  logic bram_i_wrt[ARRAY_SIZE-1:0];
  logic bram_i_read[ARRAY_SIZE-1:0];
  logic [DATA_WIDTH-1:0] bram_i_data[ARRAY_SIZE-1:0];
  logic [DATA_WIDTH-1:0] next_bram_i_data[ARRAY_SIZE-1:0];
  logic bram_o_write_ready[ARRAY_SIZE-1:0];
  logic bram_o_read_ready[ARRAY_SIZE-1:0];
  logic bram_o_valid[ARRAY_SIZE-1:0];
  logic [DATA_WIDTH-1:0] bram_o_data[ARRAY_SIZE-1:0];
  logic bram_enqueue[ARRAY_SIZE-1:0];
  logic next_bram_enqueue[ARRAY_SIZE-1:0];
  logic bram_dequeue[ARRAY_SIZE-1:0];
  logic next_bram_dequeue[ARRAY_SIZE-1:0];
  logic bram_replace[ARRAY_SIZE-1:0];
  logic next_bram_replace[ARRAY_SIZE-1:0];

  always_comb begin : bram_signals_logic
    for (int i = 0; i < ARRAY_SIZE; i++) begin
      if (bram_enqueue[i]) begin
        bram_i_wrt[i]  = 1;
        bram_i_read[i] = 0;
      end else if (bram_dequeue[i]) begin
        bram_i_wrt[i]  = 0;
        bram_i_read[i] = 1;
      end else if (bram_replace[i]) begin
        bram_i_wrt[i]  = 1;
        bram_i_read[i] = 1;
      end else begin
        bram_i_wrt[i]  = 0;
        bram_i_read[i] = 0;
      end
    end
  end

  genvar bram_lvl_1_gen;
  generate
    for (bram_lvl_1_gen = 0; bram_lvl_1_gen < ARRAY_SIZE; bram_lvl_1_gen++) begin
      assign level_1_data[bram_lvl_1_gen]  = bram_o_data[bram_lvl_1_gen];
      assign level_1_valid[bram_lvl_1_gen] = bram_o_valid[bram_lvl_1_gen];
    end
  endgenerate

  //-------------------------------------------------------------------------
  // Internal modules instantiation
  //-------------------------------------------------------------------------
  genvar bram_tree_gen;
  generate
    for (bram_tree_gen = 0; bram_tree_gen < ARRAY_SIZE; bram_tree_gen++) begin : gen_bram_tree
      pipelined_bram_tree #(
          .DATA_WIDTH(DATA_WIDTH),
          .QUEUE_SIZE(BRAM_SIZE)
      ) bram_tree_inst (
          .i_CLK(i_CLK),
          .i_RSTn(i_RSTn),
          .i_wrt(bram_i_wrt[bram_tree_gen]),
          .i_read(bram_i_read[bram_tree_gen]),
          .i_data(bram_i_data[bram_tree_gen]),
          .o_write_ready(bram_o_write_ready[bram_tree_gen]),
          .o_read_ready(bram_o_read_ready[bram_tree_gen]),
          .o_valid(bram_o_valid[bram_tree_gen]),
          .o_data(bram_o_data[bram_tree_gen])
      );
    end
  endgenerate

  //-------------------------------------------------------------------------
  // Regsiter Array Mamagement
  //-------------------------------------------------------------------------
  always_ff @(posedge i_CLK or negedge i_RSTn) begin : array_seq
    if (!i_RSTn) begin
      for (int i = 0; i < ARRAY_SIZE; i++) begin
        level_0_data[i]   <= '{default: 0};
        level_0_target[i] <= '{default: 0};
        // level_1_data[i]   <= '{default: 0};
        // level_1_valid[i]  <= '1;
        enqueue_done      <= '1;
        dequeue_done      <= '1;
        replace_done      <= '1;
        bram_enqueue[i]   <= '0;
        bram_dequeue[i]   <= '0;
        bram_replace[i]   <= '0;
        bram_i_data[i]    <= '{default: 0};
      end
    end else begin
      for (int i = 0; i < ARRAY_SIZE; i++) begin
        level_0_data[i]   <= next_level_0_data[i];
        level_0_target[i] <= next_level_0_target[i];
        // level_1_data[i]   <= next_level_1_data[i];
        enqueue_done      <= next_enqueue_done;
        dequeue_done      <= next_dequeue_done;
        replace_done      <= next_replace_done;
        bram_enqueue[i]   <= next_bram_enqueue[i];
        bram_dequeue[i]   <= next_bram_dequeue[i];
        bram_replace[i]   <= next_bram_replace[i];
        bram_i_data[i]    <= next_bram_i_data[i];
      end
    end
  end

  always_comb begin : array_comb
    for (int i = 0; i < ARRAY_SIZE; i++) begin
      next_level_0_data[i]   = level_0_data[i];
      next_level_0_target[i] = level_0_target[i];
      // next_level_1_data[i]   = level_1_data[i];
      next_enqueue_done      = enqueue_done;
      next_dequeue_done      = dequeue_done;
      next_replace_done      = replace_done;
      next_bram_enqueue[i]   = '0;
      next_bram_dequeue[i]   = '0;
      next_bram_replace[i]   = '0;
      next_bram_i_data[i]    = bram_i_data[i];
    end

    // Handle Replace operation
    if (replace) begin
      next_level_0_data[0] = i_data;  // The left-most register is replaced with the new data
      if (level_1_valid[level_0_target[0]]) begin
        // based on the tree tag, the new item is locally compared with the level 1 node of the corresponding tree
        if (level_1_data[level_0_target[0]] < i_data) begin // if the new item is larger than the level 1 node
          // new item stays at the left-most register
        end else begin
          // new item is sent to the corresponding tree
          next_bram_i_data[level_0_target[0]] = i_data;
          next_bram_replace[level_0_target[0]] = 1'b1;
          // once bram received new item, need to wait for the bram output to be valid
          next_level_0_data[0] = level_1_data[level_0_target[0]];
        end
      end else begin  // if the node is marked as invalid, the comparison stalls
        next_replace_done = 1'b0;
      end
    end

    if (!replace_done) begin
      if (level_1_valid[level_0_target[0]]) begin
        // based on the tree tag, the new item is locally compared with the level 1 node of the corresponding tree
        if (level_1_data[level_0_target[0]] < i_data) begin // if the new item is larger than the level 1 node
          // new item stays at the left-most register
        end else begin
          // new item is sent to the corresponding tree
          next_bram_i_data[level_0_target[0]] = i_data;
          next_bram_replace[level_0_target[0]] = 1'b1;
          // and the left-most register is updated with the level 1 node's value
          next_level_0_data[0] = level_1_data[level_0_target[0]];
        end
        next_replace_done = 1'b1;
      end
    end

    if (enqueue_done && dequeue_done && replace_done) begin
      // First phase (even-odd)
      for (int i = 0; i < ARRAY_SIZE - 1; i += 2) begin
        if (i + 1 < ARRAY_SIZE) begin
          if (level_0_data[i] < level_0_data[i+1]) begin
            next_level_0_data[i] = level_0_data[i+1];
            next_level_0_data[i+1] = level_0_data[i];
            next_level_0_target[i] = level_0_target[i+1];
            next_level_0_target[i+1] = level_0_target[i];
          end
        end
      end
      // Second phase (odd-even)
      for (int i = 1; i < ARRAY_SIZE - 1; i += 2) begin
        if (i + 1 < ARRAY_SIZE) begin
          if (next_level_0_data[i] < next_level_0_data[i+1]) begin
            // swap data and target without using a temporary variable
            next_level_0_data[i] = next_level_0_data[i] ^ next_level_0_data[i+1];
            next_level_0_data[i+1] = next_level_0_data[i] ^ next_level_0_data[i+1];
            next_level_0_data[i] = next_level_0_data[i] ^ next_level_0_data[i+1];
            next_level_0_target[i] = next_level_0_target[i] ^ next_level_0_target[i+1];
            next_level_0_target[i+1] = next_level_0_target[i] ^ next_level_0_target[i+1];
            next_level_0_target[i] = next_level_0_target[i] ^ next_level_0_target[i+1];
          end
        end
      end
    end
  end

  always_comb begin : empty_check
    empty = (size == 0);
    for (int i = 0; i < ARRAY_SIZE; i++) begin
      empty = empty & !bram_o_read_ready[i];  // AND operation to ensure all are empty
    end
  end

  always_comb begin : full_check
    full = (size == ARRAY_SIZE);
    for (int i = 0; i < ARRAY_SIZE; i++) begin
      full = full & !bram_o_write_ready[i];  // AND operation to ensure all are full
    end
  end

  assign o_read_ready = !empty;
  assign o_write_ready  = !full;
  assign o_data  = level_0_data[0];

endmodule
