strict digraph "" {
	node [label="\N"];
	"10:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7ffb251b9610>",
		clk_sens=False,
		fillcolor=gold,
		label="10:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"10:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ffb251b96d0>",
		fillcolor=turquoise,
		label="10:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"10:AL" -> "10:BL"	[cond="[]",
		lineno=None];
	"13:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7ffb251b99d0>",
		fillcolor=lightcyan,
		label="13:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"13:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ffb251b9a50>",
		fillcolor=cadetblue,
		label="13:BS
pos = 2'b01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ffb251b9a50>]",
		style=filled,
		typ=BlockingSubstitution];
	"13:CA" -> "13:BS"	[cond="[]",
		lineno=None];
	"16:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ffb24c8b050>",
		fillcolor=cadetblue,
		label="16:BS
pos = 2'bxx;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ffb24c8b050>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_10:AL"	[def_var="['pos']",
		label="Leaf_10:AL"];
	"16:BS" -> "Leaf_10:AL"	[cond="[]",
		lineno=None];
	"12:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ffb251b9850>",
		fillcolor=cadetblue,
		label="12:BS
pos = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ffb251b9850>]",
		style=filled,
		typ=BlockingSubstitution];
	"12:BS" -> "Leaf_10:AL"	[cond="[]",
		lineno=None];
	"14:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7ffb251b9bd0>",
		fillcolor=lightcyan,
		label="14:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"14:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ffb251b9c50>",
		fillcolor=cadetblue,
		label="14:BS
pos = 2'b10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ffb251b9c50>]",
		style=filled,
		typ=BlockingSubstitution];
	"14:CA" -> "14:BS"	[cond="[]",
		lineno=None];
	"16:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7ffb251b9fd0>",
		fillcolor=lightcyan,
		label="16:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"16:CA" -> "16:BS"	[cond="[]",
		lineno=None];
	"11:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7ffb251b9710>",
		fillcolor=linen,
		label="11:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"10:BL" -> "11:CS"	[cond="[]",
		lineno=None];
	"13:BS" -> "Leaf_10:AL"	[cond="[]",
		lineno=None];
	"11:CS" -> "13:CA"	[cond="['in']",
		label=in,
		lineno=11];
	"11:CS" -> "14:CA"	[cond="['in']",
		label=in,
		lineno=11];
	"11:CS" -> "16:CA"	[cond="['in']",
		label=in,
		lineno=11];
	"15:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7ffb251b9dd0>",
		fillcolor=lightcyan,
		label="15:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"11:CS" -> "15:CA"	[cond="['in']",
		label=in,
		lineno=11];
	"12:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7ffb251b97d0>",
		fillcolor=lightcyan,
		label="12:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"11:CS" -> "12:CA"	[cond="['in']",
		label=in,
		lineno=11];
	"15:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ffb251b9e50>",
		fillcolor=cadetblue,
		label="15:BS
pos = 2'b11;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ffb251b9e50>]",
		style=filled,
		typ=BlockingSubstitution];
	"15:CA" -> "15:BS"	[cond="[]",
		lineno=None];
	"15:BS" -> "Leaf_10:AL"	[cond="[]",
		lineno=None];
	"14:BS" -> "Leaf_10:AL"	[cond="[]",
		lineno=None];
	"12:CA" -> "12:BS"	[cond="[]",
		lineno=None];
}
