Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Sat May 16 17:12:59 2015
| Host              : Dtysky running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file B:/Complex_Mind/FPGA-Imaging-Library/Point/ContrastTransform/DocGen/timing_report.txt
| Design            : ContrastTransform
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 50 input ports with no input delay specified. (HIGH)

ct_scale[0]
ct_scale[10]
ct_scale[11]
ct_scale[12]
ct_scale[13]
ct_scale[14]
ct_scale[15]
ct_scale[16]
ct_scale[17]
ct_scale[18]
ct_scale[19]
ct_scale[1]
ct_scale[20]
ct_scale[21]
ct_scale[22]
ct_scale[23]
ct_scale[2]
ct_scale[3]
ct_scale[4]
ct_scale[5]
ct_scale[6]
ct_scale[7]
ct_scale[8]
ct_scale[9]
in_data[0]
in_data[10]
in_data[11]
in_data[12]
in_data[13]
in_data[14]
in_data[15]
in_data[16]
in_data[17]
in_data[18]
in_data[19]
in_data[1]
in_data[20]
in_data[21]
in_data[22]
in_data[23]
in_data[2]
in_data[3]
in_data[4]
in_data[5]
in_data[6]
in_data[7]
in_data[8]
in_data[9]
in_enable
rst_n

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

out_data[0]
out_data[10]
out_data[11]
out_data[12]
out_data[13]
out_data[14]
out_data[15]
out_data[16]
out_data[17]
out_data[18]
out_data[19]
out_data[1]
out_data[20]
out_data[21]
out_data[22]
out_data[23]
out_data[2]
out_data[3]
out_data[4]
out_data[5]
out_data[6]
out_data[7]
out_data[8]
out_data[9]
out_ready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.757        0.000                      0                   51        0.035        0.000                      0                   51       49.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                96.757        0.000                      0                   51        0.035        0.000                      0                   51       49.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack       96.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.757ns  (required time - arrival time)
  Source:                 channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            channel[0].out_buffer_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 0.682ns (24.837%)  route 2.064ns (75.163%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 101.602 - 100.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           1.631     1.631    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.434     2.065 r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[25]
                         net (fo=1, unplaced)         0.800     2.864    mul_p[13]
                                                                      r  channel[0].out_buffer[7]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.988 r  channel[0].out_buffer[7]_i_3/O
                         net (fo=1, unplaced)         0.449     3.437    n_0_channel[0].out_buffer[7]_i_3
                                                                      r  channel[0].out_buffer[7]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.561 r  channel[0].out_buffer[7]_i_1/O
                         net (fo=8, unplaced)         0.815     4.376    p_0_in
                         FDSE                                         r  channel[0].out_buffer_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=29, unset)           1.602   101.602    clk
                                                                      r  channel[0].out_buffer_reg[0]/C
                         clock pessimism              0.000   101.602    
                         clock uncertainty           -0.035   101.567    
                         FDSE (Setup_fdse_C_S)       -0.433   101.134    channel[0].out_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                        101.134    
                         arrival time                          -4.376    
  -------------------------------------------------------------------
                         slack                                 96.757    

Slack (MET) :             96.757ns  (required time - arrival time)
  Source:                 channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            channel[0].out_buffer_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 0.682ns (24.837%)  route 2.064ns (75.163%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 101.602 - 100.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           1.631     1.631    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.434     2.065 r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[25]
                         net (fo=1, unplaced)         0.800     2.864    mul_p[13]
                                                                      r  channel[0].out_buffer[7]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.988 r  channel[0].out_buffer[7]_i_3/O
                         net (fo=1, unplaced)         0.449     3.437    n_0_channel[0].out_buffer[7]_i_3
                                                                      r  channel[0].out_buffer[7]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.561 r  channel[0].out_buffer[7]_i_1/O
                         net (fo=8, unplaced)         0.815     4.376    p_0_in
                         FDSE                                         r  channel[0].out_buffer_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=29, unset)           1.602   101.602    clk
                                                                      r  channel[0].out_buffer_reg[1]/C
                         clock pessimism              0.000   101.602    
                         clock uncertainty           -0.035   101.567    
                         FDSE (Setup_fdse_C_S)       -0.433   101.134    channel[0].out_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                        101.134    
                         arrival time                          -4.376    
  -------------------------------------------------------------------
                         slack                                 96.757    

Slack (MET) :             96.757ns  (required time - arrival time)
  Source:                 channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            channel[0].out_buffer_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 0.682ns (24.837%)  route 2.064ns (75.163%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 101.602 - 100.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           1.631     1.631    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.434     2.065 r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[25]
                         net (fo=1, unplaced)         0.800     2.864    mul_p[13]
                                                                      r  channel[0].out_buffer[7]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.988 r  channel[0].out_buffer[7]_i_3/O
                         net (fo=1, unplaced)         0.449     3.437    n_0_channel[0].out_buffer[7]_i_3
                                                                      r  channel[0].out_buffer[7]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.561 r  channel[0].out_buffer[7]_i_1/O
                         net (fo=8, unplaced)         0.815     4.376    p_0_in
                         FDSE                                         r  channel[0].out_buffer_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=29, unset)           1.602   101.602    clk
                                                                      r  channel[0].out_buffer_reg[2]/C
                         clock pessimism              0.000   101.602    
                         clock uncertainty           -0.035   101.567    
                         FDSE (Setup_fdse_C_S)       -0.433   101.134    channel[0].out_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                        101.134    
                         arrival time                          -4.376    
  -------------------------------------------------------------------
                         slack                                 96.757    

Slack (MET) :             96.757ns  (required time - arrival time)
  Source:                 channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            channel[0].out_buffer_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 0.682ns (24.837%)  route 2.064ns (75.163%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 101.602 - 100.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           1.631     1.631    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.434     2.065 r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[25]
                         net (fo=1, unplaced)         0.800     2.864    mul_p[13]
                                                                      r  channel[0].out_buffer[7]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.988 r  channel[0].out_buffer[7]_i_3/O
                         net (fo=1, unplaced)         0.449     3.437    n_0_channel[0].out_buffer[7]_i_3
                                                                      r  channel[0].out_buffer[7]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.561 r  channel[0].out_buffer[7]_i_1/O
                         net (fo=8, unplaced)         0.815     4.376    p_0_in
                         FDSE                                         r  channel[0].out_buffer_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=29, unset)           1.602   101.602    clk
                                                                      r  channel[0].out_buffer_reg[3]/C
                         clock pessimism              0.000   101.602    
                         clock uncertainty           -0.035   101.567    
                         FDSE (Setup_fdse_C_S)       -0.433   101.134    channel[0].out_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                        101.134    
                         arrival time                          -4.376    
  -------------------------------------------------------------------
                         slack                                 96.757    

Slack (MET) :             96.757ns  (required time - arrival time)
  Source:                 channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            channel[0].out_buffer_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 0.682ns (24.837%)  route 2.064ns (75.163%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 101.602 - 100.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           1.631     1.631    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.434     2.065 r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[25]
                         net (fo=1, unplaced)         0.800     2.864    mul_p[13]
                                                                      r  channel[0].out_buffer[7]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.988 r  channel[0].out_buffer[7]_i_3/O
                         net (fo=1, unplaced)         0.449     3.437    n_0_channel[0].out_buffer[7]_i_3
                                                                      r  channel[0].out_buffer[7]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.561 r  channel[0].out_buffer[7]_i_1/O
                         net (fo=8, unplaced)         0.815     4.376    p_0_in
                         FDSE                                         r  channel[0].out_buffer_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=29, unset)           1.602   101.602    clk
                                                                      r  channel[0].out_buffer_reg[4]/C
                         clock pessimism              0.000   101.602    
                         clock uncertainty           -0.035   101.567    
                         FDSE (Setup_fdse_C_S)       -0.433   101.134    channel[0].out_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                        101.134    
                         arrival time                          -4.376    
  -------------------------------------------------------------------
                         slack                                 96.757    

Slack (MET) :             96.757ns  (required time - arrival time)
  Source:                 channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            channel[0].out_buffer_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 0.682ns (24.837%)  route 2.064ns (75.163%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 101.602 - 100.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           1.631     1.631    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.434     2.065 r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[25]
                         net (fo=1, unplaced)         0.800     2.864    mul_p[13]
                                                                      r  channel[0].out_buffer[7]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.988 r  channel[0].out_buffer[7]_i_3/O
                         net (fo=1, unplaced)         0.449     3.437    n_0_channel[0].out_buffer[7]_i_3
                                                                      r  channel[0].out_buffer[7]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.561 r  channel[0].out_buffer[7]_i_1/O
                         net (fo=8, unplaced)         0.815     4.376    p_0_in
                         FDSE                                         r  channel[0].out_buffer_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=29, unset)           1.602   101.602    clk
                                                                      r  channel[0].out_buffer_reg[5]/C
                         clock pessimism              0.000   101.602    
                         clock uncertainty           -0.035   101.567    
                         FDSE (Setup_fdse_C_S)       -0.433   101.134    channel[0].out_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                        101.134    
                         arrival time                          -4.376    
  -------------------------------------------------------------------
                         slack                                 96.757    

Slack (MET) :             96.757ns  (required time - arrival time)
  Source:                 channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            channel[0].out_buffer_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 0.682ns (24.837%)  route 2.064ns (75.163%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 101.602 - 100.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           1.631     1.631    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.434     2.065 r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[25]
                         net (fo=1, unplaced)         0.800     2.864    mul_p[13]
                                                                      r  channel[0].out_buffer[7]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.988 r  channel[0].out_buffer[7]_i_3/O
                         net (fo=1, unplaced)         0.449     3.437    n_0_channel[0].out_buffer[7]_i_3
                                                                      r  channel[0].out_buffer[7]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.561 r  channel[0].out_buffer[7]_i_1/O
                         net (fo=8, unplaced)         0.815     4.376    p_0_in
                         FDSE                                         r  channel[0].out_buffer_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=29, unset)           1.602   101.602    clk
                                                                      r  channel[0].out_buffer_reg[6]/C
                         clock pessimism              0.000   101.602    
                         clock uncertainty           -0.035   101.567    
                         FDSE (Setup_fdse_C_S)       -0.433   101.134    channel[0].out_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                        101.134    
                         arrival time                          -4.376    
  -------------------------------------------------------------------
                         slack                                 96.757    

Slack (MET) :             96.757ns  (required time - arrival time)
  Source:                 channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            channel[0].out_buffer_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 0.682ns (24.837%)  route 2.064ns (75.163%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 101.602 - 100.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           1.631     1.631    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.434     2.065 r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[25]
                         net (fo=1, unplaced)         0.800     2.864    mul_p[13]
                                                                      r  channel[0].out_buffer[7]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.988 r  channel[0].out_buffer[7]_i_3/O
                         net (fo=1, unplaced)         0.449     3.437    n_0_channel[0].out_buffer[7]_i_3
                                                                      r  channel[0].out_buffer[7]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.561 r  channel[0].out_buffer[7]_i_1/O
                         net (fo=8, unplaced)         0.815     4.376    p_0_in
                         FDSE                                         r  channel[0].out_buffer_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=29, unset)           1.602   101.602    clk
                                                                      r  channel[0].out_buffer_reg[7]/C
                         clock pessimism              0.000   101.602    
                         clock uncertainty           -0.035   101.567    
                         FDSE (Setup_fdse_C_S)       -0.433   101.134    channel[0].out_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                        101.134    
                         arrival time                          -4.376    
  -------------------------------------------------------------------
                         slack                                 96.757    

Slack (MET) :             96.757ns  (required time - arrival time)
  Source:                 channel[1].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            channel[1].out_buffer_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 0.682ns (24.837%)  route 2.064ns (75.163%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 101.602 - 100.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           1.631     1.631    channel[1].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[1].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.434     2.065 r  channel[1].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[25]
                         net (fo=1, unplaced)         0.800     2.864    n_10_channel[1].Mul
                                                                      r  channel[1].out_buffer[7]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.988 r  channel[1].out_buffer[7]_i_3/O
                         net (fo=1, unplaced)         0.449     3.437    n_0_channel[1].out_buffer[7]_i_3
                                                                      r  channel[1].out_buffer[7]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.561 r  channel[1].out_buffer[7]_i_1/O
                         net (fo=8, unplaced)         0.815     4.376    n_0_channel[1].out_buffer[7]_i_1
                         FDSE                                         r  channel[1].out_buffer_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=29, unset)           1.602   101.602    clk
                                                                      r  channel[1].out_buffer_reg[0]/C
                         clock pessimism              0.000   101.602    
                         clock uncertainty           -0.035   101.567    
                         FDSE (Setup_fdse_C_S)       -0.433   101.134    channel[1].out_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                        101.134    
                         arrival time                          -4.376    
  -------------------------------------------------------------------
                         slack                                 96.757    

Slack (MET) :             96.757ns  (required time - arrival time)
  Source:                 channel[1].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            channel[1].out_buffer_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 0.682ns (24.837%)  route 2.064ns (75.163%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 101.602 - 100.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           1.631     1.631    channel[1].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[1].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.434     2.065 r  channel[1].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[25]
                         net (fo=1, unplaced)         0.800     2.864    n_10_channel[1].Mul
                                                                      r  channel[1].out_buffer[7]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.988 r  channel[1].out_buffer[7]_i_3/O
                         net (fo=1, unplaced)         0.449     3.437    n_0_channel[1].out_buffer[7]_i_3
                                                                      r  channel[1].out_buffer[7]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.561 r  channel[1].out_buffer[7]_i_1/O
                         net (fo=8, unplaced)         0.815     4.376    n_0_channel[1].out_buffer[7]_i_1
                         FDSE                                         r  channel[1].out_buffer_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=29, unset)           1.602   101.602    clk
                                                                      r  channel[1].out_buffer_reg[1]/C
                         clock pessimism              0.000   101.602    
                         clock uncertainty           -0.035   101.567    
                         FDSE (Setup_fdse_C_S)       -0.433   101.134    channel[1].out_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                        101.134    
                         arrival time                          -4.376    
  -------------------------------------------------------------------
                         slack                                 96.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 con_enable_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            con_enable_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.239ns (59.936%)  route 0.160ns (40.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.638     0.638    clk
                                                                      r  con_enable_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.779 f  con_enable_reg[0]/Q
                         net (fo=28, unplaced)        0.160     0.939    con_enable[0]
                                                                      f  con_enable[0]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.037 r  con_enable[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.037    n_0_con_enable[0]_i_1
                         FDCE                                         r  con_enable_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.911     0.911    clk
                                                                      r  con_enable_reg[0]/C
                         clock pessimism              0.000     0.911    
                         FDCE (Hold_fdce_C_D)         0.091     1.002    con_enable_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 con_enable_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            con_enable_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.239ns (59.936%)  route 0.160ns (40.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.638     0.638    clk
                                                                      r  con_enable_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.779 r  con_enable_reg[0]/Q
                         net (fo=28, unplaced)        0.160     0.939    con_enable[0]
                                                                      r  con_enable[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.037 r  con_enable[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.037    n_0_con_enable[1]_i_1
                         FDCE                                         r  con_enable_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.911     0.911    clk
                                                                      r  con_enable_reg[1]/C
                         clock pessimism              0.000     0.911    
                         FDCE (Hold_fdce_C_D)         0.091     1.002    con_enable_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 con_enable_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            con_enable_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.242ns (51.624%)  route 0.227ns (48.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.638     0.638    clk
                                                                      r  con_enable_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.779 r  con_enable_reg[0]/Q
                         net (fo=28, unplaced)        0.227     1.006    con_enable[0]
                                                                      r  con_enable[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.107 r  con_enable[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.107    n_0_con_enable[2]_i_1
                         FDCE                                         r  con_enable_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.911     0.911    clk
                                                                      r  con_enable_reg[2]/C
                         clock pessimism              0.000     0.911    
                         FDCE (Hold_fdce_C_D)         0.107     1.018    con_enable_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            channel[0].out_buffer_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.126ns (27.205%)  route 0.337ns (72.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.641     0.641    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.126     0.767 r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[12]
                         net (fo=1, unplaced)         0.337     1.104    mul_p[0]
                         FDSE                                         r  channel[0].out_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.911     0.911    clk
                                                                      r  channel[0].out_buffer_reg[0]/C
                         clock pessimism              0.000     0.911    
                         FDSE (Hold_fdse_C_D)         0.036     0.947    channel[0].out_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            channel[0].out_buffer_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.126ns (27.205%)  route 0.337ns (72.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.641     0.641    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.126     0.767 r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[13]
                         net (fo=1, unplaced)         0.337     1.104    mul_p[1]
                         FDSE                                         r  channel[0].out_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.911     0.911    clk
                                                                      r  channel[0].out_buffer_reg[1]/C
                         clock pessimism              0.000     0.911    
                         FDSE (Hold_fdse_C_D)         0.036     0.947    channel[0].out_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            channel[0].out_buffer_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.126ns (27.205%)  route 0.337ns (72.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.641     0.641    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.126     0.767 r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[14]
                         net (fo=1, unplaced)         0.337     1.104    mul_p[2]
                         FDSE                                         r  channel[0].out_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.911     0.911    clk
                                                                      r  channel[0].out_buffer_reg[2]/C
                         clock pessimism              0.000     0.911    
                         FDSE (Hold_fdse_C_D)         0.036     0.947    channel[0].out_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            channel[0].out_buffer_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.126ns (27.205%)  route 0.337ns (72.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.641     0.641    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.126     0.767 r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[15]
                         net (fo=1, unplaced)         0.337     1.104    mul_p[3]
                         FDSE                                         r  channel[0].out_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.911     0.911    clk
                                                                      r  channel[0].out_buffer_reg[3]/C
                         clock pessimism              0.000     0.911    
                         FDSE (Hold_fdse_C_D)         0.036     0.947    channel[0].out_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            channel[0].out_buffer_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.126ns (27.205%)  route 0.337ns (72.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.641     0.641    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.126     0.767 r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[16]
                         net (fo=1, unplaced)         0.337     1.104    mul_p[4]
                         FDSE                                         r  channel[0].out_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.911     0.911    clk
                                                                      r  channel[0].out_buffer_reg[4]/C
                         clock pessimism              0.000     0.911    
                         FDSE (Hold_fdse_C_D)         0.036     0.947    channel[0].out_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            channel[0].out_buffer_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.126ns (27.205%)  route 0.337ns (72.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.641     0.641    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.126     0.767 r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[17]
                         net (fo=1, unplaced)         0.337     1.104    mul_p[5]
                         FDSE                                         r  channel[0].out_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.911     0.911    clk
                                                                      r  channel[0].out_buffer_reg[5]/C
                         clock pessimism              0.000     0.911    
                         FDSE (Hold_fdse_C_D)         0.036     0.947    channel[0].out_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            channel[0].out_buffer_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.126ns (27.205%)  route 0.337ns (72.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.641     0.641    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.126     0.767 r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[18]
                         net (fo=1, unplaced)         0.337     1.104    mul_p[6]
                         FDSE                                         r  channel[0].out_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.911     0.911    clk
                                                                      r  channel[0].out_buffer_reg[6]/C
                         clock pessimism              0.000     0.911    
                         FDSE (Hold_fdse_C_D)         0.036     0.947    channel[0].out_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform:           { 0 50 }
Period:             100.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual   Slack   Location  Pin                                                                                
Min Period        n/a     DSP48E1/CLK  n/a            2.154     100.000  97.846            channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK  
Min Period        n/a     DSP48E1/CLK  n/a            2.154     100.000  97.846            channel[1].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK  
Min Period        n/a     DSP48E1/CLK  n/a            2.154     100.000  97.846            channel[2].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK  
Min Period        n/a     FDSE/C       n/a            1.000     100.000  99.000            channel[0].out_buffer_reg[0]/C                                                     
Min Period        n/a     FDSE/C       n/a            1.000     100.000  99.000            channel[0].out_buffer_reg[1]/C                                                     
Min Period        n/a     FDSE/C       n/a            1.000     100.000  99.000            channel[0].out_buffer_reg[2]/C                                                     
Min Period        n/a     FDSE/C       n/a            1.000     100.000  99.000            channel[0].out_buffer_reg[3]/C                                                     
Min Period        n/a     FDSE/C       n/a            1.000     100.000  99.000            channel[0].out_buffer_reg[4]/C                                                     
Min Period        n/a     FDSE/C       n/a            1.000     100.000  99.000            channel[0].out_buffer_reg[5]/C                                                     
Min Period        n/a     FDSE/C       n/a            1.000     100.000  99.000            channel[0].out_buffer_reg[6]/C                                                     
Low Pulse Width   Slow    FDSE/C       n/a            0.500     50.000   49.500            channel[0].out_buffer_reg[0]/C                                                     
Low Pulse Width   Slow    FDSE/C       n/a            0.500     50.000   49.500            channel[0].out_buffer_reg[1]/C                                                     
Low Pulse Width   Slow    FDSE/C       n/a            0.500     50.000   49.500            channel[0].out_buffer_reg[2]/C                                                     
Low Pulse Width   Slow    FDSE/C       n/a            0.500     50.000   49.500            channel[0].out_buffer_reg[3]/C                                                     
Low Pulse Width   Slow    FDSE/C       n/a            0.500     50.000   49.500            channel[0].out_buffer_reg[4]/C                                                     
Low Pulse Width   Slow    FDSE/C       n/a            0.500     50.000   49.500            channel[0].out_buffer_reg[5]/C                                                     
Low Pulse Width   Slow    FDSE/C       n/a            0.500     50.000   49.500            channel[0].out_buffer_reg[6]/C                                                     
Low Pulse Width   Slow    FDSE/C       n/a            0.500     50.000   49.500            channel[0].out_buffer_reg[7]/C                                                     
Low Pulse Width   Slow    FDSE/C       n/a            0.500     50.000   49.500            channel[1].out_buffer_reg[0]/C                                                     
Low Pulse Width   Slow    FDSE/C       n/a            0.500     50.000   49.500            channel[1].out_buffer_reg[1]/C                                                     
High Pulse Width  Slow    FDSE/C       n/a            0.500     50.000   49.500            channel[0].out_buffer_reg[0]/C                                                     
High Pulse Width  Fast    FDSE/C       n/a            0.500     50.000   49.500            channel[0].out_buffer_reg[0]/C                                                     
High Pulse Width  Slow    FDSE/C       n/a            0.500     50.000   49.500            channel[0].out_buffer_reg[1]/C                                                     
High Pulse Width  Fast    FDSE/C       n/a            0.500     50.000   49.500            channel[0].out_buffer_reg[1]/C                                                     
High Pulse Width  Slow    FDSE/C       n/a            0.500     50.000   49.500            channel[0].out_buffer_reg[2]/C                                                     
High Pulse Width  Fast    FDSE/C       n/a            0.500     50.000   49.500            channel[0].out_buffer_reg[2]/C                                                     
High Pulse Width  Slow    FDSE/C       n/a            0.500     50.000   49.500            channel[0].out_buffer_reg[3]/C                                                     
High Pulse Width  Fast    FDSE/C       n/a            0.500     50.000   49.500            channel[0].out_buffer_reg[3]/C                                                     
High Pulse Width  Slow    FDSE/C       n/a            0.500     50.000   49.500            channel[0].out_buffer_reg[4]/C                                                     
High Pulse Width  Fast    FDSE/C       n/a            0.500     50.000   49.500            channel[0].out_buffer_reg[4]/C                                                     



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 con_enable_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.533ns  (logic 0.751ns (29.649%)  route 1.782ns (70.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           1.730     1.730    clk
                                                                      r  con_enable_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.186 f  con_enable_reg[0]/Q
                         net (fo=28, unplaced)        0.809     2.995    con_enable[0]
                                                                      f  out_ready_INST_0/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.290 r  out_ready_INST_0/O
                         net (fo=0)                   0.973     4.263    out_ready
                                                                      r  out_ready
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.532ns  (logic 0.751ns (29.660%)  route 1.781ns (70.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           1.730     1.730    clk
                                                                      r  con_enable_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  con_enable_reg[2]/Q
                         net (fo=27, unplaced)        0.808     2.994    con_enable[2]
                                                                      r  out_data[0]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.289 r  out_data[0]_INST_0/O
                         net (fo=0)                   0.973     4.262    out_data[0]
                                                                      r  out_data[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.532ns  (logic 0.751ns (29.660%)  route 1.781ns (70.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           1.730     1.730    clk
                                                                      r  con_enable_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  con_enable_reg[2]/Q
                         net (fo=27, unplaced)        0.808     2.994    con_enable[2]
                                                                      r  out_data[10]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.289 r  out_data[10]_INST_0/O
                         net (fo=0)                   0.973     4.262    out_data[10]
                                                                      r  out_data[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.532ns  (logic 0.751ns (29.660%)  route 1.781ns (70.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           1.730     1.730    clk
                                                                      r  con_enable_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  con_enable_reg[2]/Q
                         net (fo=27, unplaced)        0.808     2.994    con_enable[2]
                                                                      r  out_data[11]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.289 r  out_data[11]_INST_0/O
                         net (fo=0)                   0.973     4.262    out_data[11]
                                                                      r  out_data[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.532ns  (logic 0.751ns (29.660%)  route 1.781ns (70.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           1.730     1.730    clk
                                                                      r  con_enable_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  con_enable_reg[2]/Q
                         net (fo=27, unplaced)        0.808     2.994    con_enable[2]
                                                                      r  out_data[12]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.289 r  out_data[12]_INST_0/O
                         net (fo=0)                   0.973     4.262    out_data[12]
                                                                      r  out_data[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.532ns  (logic 0.751ns (29.660%)  route 1.781ns (70.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           1.730     1.730    clk
                                                                      r  con_enable_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  con_enable_reg[2]/Q
                         net (fo=27, unplaced)        0.808     2.994    con_enable[2]
                                                                      r  out_data[13]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.289 r  out_data[13]_INST_0/O
                         net (fo=0)                   0.973     4.262    out_data[13]
                                                                      r  out_data[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.532ns  (logic 0.751ns (29.660%)  route 1.781ns (70.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           1.730     1.730    clk
                                                                      r  con_enable_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  con_enable_reg[2]/Q
                         net (fo=27, unplaced)        0.808     2.994    con_enable[2]
                                                                      r  out_data[14]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.289 r  out_data[14]_INST_0/O
                         net (fo=0)                   0.973     4.262    out_data[14]
                                                                      r  out_data[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.532ns  (logic 0.751ns (29.660%)  route 1.781ns (70.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           1.730     1.730    clk
                                                                      r  con_enable_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  con_enable_reg[2]/Q
                         net (fo=27, unplaced)        0.808     2.994    con_enable[2]
                                                                      r  out_data[15]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.289 r  out_data[15]_INST_0/O
                         net (fo=0)                   0.973     4.262    out_data[15]
                                                                      r  out_data[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.532ns  (logic 0.751ns (29.660%)  route 1.781ns (70.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           1.730     1.730    clk
                                                                      r  con_enable_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  con_enable_reg[2]/Q
                         net (fo=27, unplaced)        0.808     2.994    con_enable[2]
                                                                      r  out_data[16]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.289 r  out_data[16]_INST_0/O
                         net (fo=0)                   0.973     4.262    out_data[16]
                                                                      r  out_data[16]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.532ns  (logic 0.751ns (29.660%)  route 1.781ns (70.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           1.730     1.730    clk
                                                                      r  con_enable_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  con_enable_reg[2]/Q
                         net (fo=27, unplaced)        0.808     2.994    con_enable[2]
                                                                      r  out_data[17]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.289 r  out_data[17]_INST_0/O
                         net (fo=0)                   0.973     4.262    out_data[17]
                                                                      r  out_data[17]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 channel[0].out_buffer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.780ns  (logic 0.239ns (30.632%)  route 0.541ns (69.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.638     0.638    clk
                                                                      r  channel[0].out_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.779 r  channel[0].out_buffer_reg[0]/Q
                         net (fo=1, unplaced)         0.131     0.910    out_buffer[0]
                                                                      r  out_data[0]_INST_0/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.008 r  out_data[0]_INST_0/O
                         net (fo=0)                   0.410     1.418    out_data[0]
                                                                      r  out_data[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 channel[1].out_buffer_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.780ns  (logic 0.239ns (30.632%)  route 0.541ns (69.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.638     0.638    clk
                                                                      r  channel[1].out_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.779 r  channel[1].out_buffer_reg[2]/Q
                         net (fo=1, unplaced)         0.131     0.910    n_0_channel[1].out_buffer_reg[2]
                                                                      r  out_data[10]_INST_0/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.008 r  out_data[10]_INST_0/O
                         net (fo=0)                   0.410     1.418    out_data[10]
                                                                      r  out_data[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 channel[1].out_buffer_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.780ns  (logic 0.239ns (30.632%)  route 0.541ns (69.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.638     0.638    clk
                                                                      r  channel[1].out_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.779 r  channel[1].out_buffer_reg[3]/Q
                         net (fo=1, unplaced)         0.131     0.910    n_0_channel[1].out_buffer_reg[3]
                                                                      r  out_data[11]_INST_0/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.008 r  out_data[11]_INST_0/O
                         net (fo=0)                   0.410     1.418    out_data[11]
                                                                      r  out_data[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 channel[1].out_buffer_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.780ns  (logic 0.239ns (30.632%)  route 0.541ns (69.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.638     0.638    clk
                                                                      r  channel[1].out_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.779 r  channel[1].out_buffer_reg[4]/Q
                         net (fo=1, unplaced)         0.131     0.910    n_0_channel[1].out_buffer_reg[4]
                                                                      r  out_data[12]_INST_0/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.008 r  out_data[12]_INST_0/O
                         net (fo=0)                   0.410     1.418    out_data[12]
                                                                      r  out_data[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 channel[1].out_buffer_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.780ns  (logic 0.239ns (30.632%)  route 0.541ns (69.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.638     0.638    clk
                                                                      r  channel[1].out_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.779 r  channel[1].out_buffer_reg[5]/Q
                         net (fo=1, unplaced)         0.131     0.910    n_0_channel[1].out_buffer_reg[5]
                                                                      r  out_data[13]_INST_0/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.008 r  out_data[13]_INST_0/O
                         net (fo=0)                   0.410     1.418    out_data[13]
                                                                      r  out_data[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 channel[1].out_buffer_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.780ns  (logic 0.239ns (30.632%)  route 0.541ns (69.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.638     0.638    clk
                                                                      r  channel[1].out_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.779 r  channel[1].out_buffer_reg[6]/Q
                         net (fo=1, unplaced)         0.131     0.910    n_0_channel[1].out_buffer_reg[6]
                                                                      r  out_data[14]_INST_0/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.008 r  out_data[14]_INST_0/O
                         net (fo=0)                   0.410     1.418    out_data[14]
                                                                      r  out_data[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 channel[1].out_buffer_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.780ns  (logic 0.239ns (30.632%)  route 0.541ns (69.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.638     0.638    clk
                                                                      r  channel[1].out_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.779 r  channel[1].out_buffer_reg[7]/Q
                         net (fo=1, unplaced)         0.131     0.910    n_0_channel[1].out_buffer_reg[7]
                                                                      r  out_data[15]_INST_0/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.008 r  out_data[15]_INST_0/O
                         net (fo=0)                   0.410     1.418    out_data[15]
                                                                      r  out_data[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 channel[2].out_buffer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.780ns  (logic 0.239ns (30.632%)  route 0.541ns (69.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.638     0.638    clk
                                                                      r  channel[2].out_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.779 r  channel[2].out_buffer_reg[0]/Q
                         net (fo=1, unplaced)         0.131     0.910    n_0_channel[2].out_buffer_reg[0]
                                                                      r  out_data[16]_INST_0/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.008 r  out_data[16]_INST_0/O
                         net (fo=0)                   0.410     1.418    out_data[16]
                                                                      r  out_data[16]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 channel[2].out_buffer_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.780ns  (logic 0.239ns (30.632%)  route 0.541ns (69.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.638     0.638    clk
                                                                      r  channel[2].out_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.779 r  channel[2].out_buffer_reg[1]/Q
                         net (fo=1, unplaced)         0.131     0.910    n_0_channel[2].out_buffer_reg[1]
                                                                      r  out_data[17]_INST_0/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.008 r  out_data[17]_INST_0/O
                         net (fo=0)                   0.410     1.418    out_data[17]
                                                                      r  out_data[17]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 channel[2].out_buffer_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.780ns  (logic 0.239ns (30.632%)  route 0.541ns (69.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.638     0.638    clk
                                                                      r  channel[2].out_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.779 r  channel[2].out_buffer_reg[2]/Q
                         net (fo=1, unplaced)         0.131     0.910    n_0_channel[2].out_buffer_reg[2]
                                                                      r  out_data[18]_INST_0/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.008 r  out_data[18]_INST_0/O
                         net (fo=0)                   0.410     1.418    out_data[18]
                                                                      r  out_data[18]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay           111 Endpoints
Min Delay           111 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.897ns  (logic 0.124ns (6.537%)  route 1.773ns (93.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst_n
                         net (fo=1, unset)            0.973     0.973    rst_n
                                                                      f  channel[0].Mul_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  channel[0].Mul_i_1/O
                         net (fo=12, unplaced)        0.800     1.897    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/SCLR
                         DSP48E1                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           1.515     1.515    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.897ns  (logic 0.124ns (6.537%)  route 1.773ns (93.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst_n
                         net (fo=1, unset)            0.973     0.973    rst_n
                                                                      f  channel[0].Mul_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  channel[0].Mul_i_1/O
                         net (fo=12, unplaced)        0.800     1.897    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/SCLR
                         DSP48E1                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           1.515     1.515    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/RSTM
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.897ns  (logic 0.124ns (6.537%)  route 1.773ns (93.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst_n
                         net (fo=1, unset)            0.973     0.973    rst_n
                                                                      f  channel[0].Mul_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  channel[0].Mul_i_1/O
                         net (fo=12, unplaced)        0.800     1.897    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/SCLR
                         DSP48E1                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/RSTM
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           1.515     1.515    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.897ns  (logic 0.124ns (6.537%)  route 1.773ns (93.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst_n
                         net (fo=1, unset)            0.973     0.973    rst_n
                                                                      f  channel[0].Mul_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  channel[0].Mul_i_1/O
                         net (fo=12, unplaced)        0.800     1.897    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/SCLR
                         DSP48E1                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           1.515     1.515    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            channel[1].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.897ns  (logic 0.124ns (6.537%)  route 1.773ns (93.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst_n
                         net (fo=1, unset)            0.973     0.973    rst_n
                                                                      f  channel[0].Mul_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  channel[0].Mul_i_1/O
                         net (fo=12, unplaced)        0.800     1.897    channel[1].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/SCLR
                         DSP48E1                                      r  channel[1].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           1.515     1.515    channel[1].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[1].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            channel[1].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.897ns  (logic 0.124ns (6.537%)  route 1.773ns (93.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst_n
                         net (fo=1, unset)            0.973     0.973    rst_n
                                                                      f  channel[0].Mul_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  channel[0].Mul_i_1/O
                         net (fo=12, unplaced)        0.800     1.897    channel[1].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/SCLR
                         DSP48E1                                      r  channel[1].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           1.515     1.515    channel[1].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[1].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            channel[1].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/RSTM
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.897ns  (logic 0.124ns (6.537%)  route 1.773ns (93.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst_n
                         net (fo=1, unset)            0.973     0.973    rst_n
                                                                      f  channel[0].Mul_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  channel[0].Mul_i_1/O
                         net (fo=12, unplaced)        0.800     1.897    channel[1].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/SCLR
                         DSP48E1                                      r  channel[1].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/RSTM
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           1.515     1.515    channel[1].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[1].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            channel[1].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.897ns  (logic 0.124ns (6.537%)  route 1.773ns (93.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst_n
                         net (fo=1, unset)            0.973     0.973    rst_n
                                                                      f  channel[0].Mul_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  channel[0].Mul_i_1/O
                         net (fo=12, unplaced)        0.800     1.897    channel[1].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/SCLR
                         DSP48E1                                      r  channel[1].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           1.515     1.515    channel[1].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[1].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            channel[2].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.897ns  (logic 0.124ns (6.537%)  route 1.773ns (93.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst_n
                         net (fo=1, unset)            0.973     0.973    rst_n
                                                                      f  channel[0].Mul_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  channel[0].Mul_i_1/O
                         net (fo=12, unplaced)        0.800     1.897    channel[2].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/SCLR
                         DSP48E1                                      r  channel[2].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           1.515     1.515    channel[2].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[2].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            channel[2].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.897ns  (logic 0.124ns (6.537%)  route 1.773ns (93.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst_n
                         net (fo=1, unset)            0.973     0.973    rst_n
                                                                      f  channel[0].Mul_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  channel[0].Mul_i_1/O
                         net (fo=12, unplaced)        0.800     1.897    channel[2].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/SCLR
                         DSP48E1                                      r  channel[2].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           1.515     1.515    channel[2].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[2].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ct_scale[0]
                            (input port)
  Destination:            channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ct_scale[0]
                         net (fo=2, unset)            0.410     0.410    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/B[0]
                         DSP48E1                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.909     0.909    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 ct_scale[10]
                            (input port)
  Destination:            channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ct_scale[10]
                         net (fo=2, unset)            0.410     0.410    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/B[10]
                         DSP48E1                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.909     0.909    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 ct_scale[11]
                            (input port)
  Destination:            channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ct_scale[11]
                         net (fo=2, unset)            0.410     0.410    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/B[11]
                         DSP48E1                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.909     0.909    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 ct_scale[12]
                            (input port)
  Destination:            channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ct_scale[12]
                         net (fo=2, unset)            0.410     0.410    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/B[12]
                         DSP48E1                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.909     0.909    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 ct_scale[13]
                            (input port)
  Destination:            channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ct_scale[13]
                         net (fo=2, unset)            0.410     0.410    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/B[13]
                         DSP48E1                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.909     0.909    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 ct_scale[14]
                            (input port)
  Destination:            channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ct_scale[14]
                         net (fo=2, unset)            0.410     0.410    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/B[14]
                         DSP48E1                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.909     0.909    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 ct_scale[15]
                            (input port)
  Destination:            channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ct_scale[15]
                         net (fo=2, unset)            0.410     0.410    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/B[15]
                         DSP48E1                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.909     0.909    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 ct_scale[16]
                            (input port)
  Destination:            channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ct_scale[16]
                         net (fo=2, unset)            0.410     0.410    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/B[16]
                         DSP48E1                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.909     0.909    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 ct_scale[17]
                            (input port)
  Destination:            channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ct_scale[17]
                         net (fo=2, unset)            0.410     0.410    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/B[17]
                         DSP48E1                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.909     0.909    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 ct_scale[18]
                            (input port)
  Destination:            channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ct_scale[18]
                         net (fo=2, unset)            0.410     0.410    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/B[18]
                         DSP48E1                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=29, unset)           0.909     0.909    channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  channel[0].Mul/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK





