#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Nov 19 18:41:50 2019
# Process ID: 11204
# Current directory: D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab04/hw4/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21140 D:\Github\FPGA\2019_FPGA_Design_Group_7\Lab04\hw4\ip_repo\edit_LAB4_AXI_v1_0.xpr
# Log file: D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab04/hw4/ip_repo/vivado.log
# Journal file: D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab04/hw4/ip_repo\vivado.jou
#-----------------------------------------------------------
start_guioopen_project D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab04/hw4/ip_repo/edit_LAB4_AXI_v1_0.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/USER/Documents/FPGA/ip_repo' since last save.
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab04/hw4/ip_repo/LAB4_AXI_1.0/hdl/LAB4_AXI_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab04/hw4/ip_repo/LAB4_AXI_1.0/hdl/LAB4_AXI_v1_0.v:]
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab04/hw4/ip_repo/LAB4_AXI_1.0/hdl/LAB4_AXI_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab04/hw4/ip_repo/LAB4_AXI_1.0/hdl/LAB4_AXI_v1_0.v:]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Github/FPGA/2019_FPGA_Design_Group_7/Lab04/hw4/ip_repo/LAB4_AXI_1.0'.IINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Vivado/Vivado/2018.3/data/ip'.open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 680.617 ; gain = 109.234
uupdate_compile_order -fileset sources_1eexit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 19 18:53:02 2019...
