<HTML>
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<!-- Created on 2003-09-18 by texi2html 1.64 -->
<!-- 
Written by: Lionel Cons <Lionel.Cons@cern.ch> (original author)
            Karl Berry  <karl@freefriends.org>
            Olaf Bachmann <obachman@mathematik.uni-kl.de>
            and many others.
Maintained by: Olaf Bachmann <obachman@mathematik.uni-kl.de>
Send bugs and suggestions to <texi2html@mathematik.uni-kl.de>
 
-->
<HEAD>
<TITLE>Using as: SH64-Regs</TITLE>

<META NAME="description" CONTENT="Using as: SH64-Regs">
<META NAME="keywords" CONTENT="Using as: SH64-Regs">
<META NAME="resource-type" CONTENT="document">
<META NAME="distribution" CONTENT="global">
<META NAME="Generator" CONTENT="texi2html 1.64">

</HEAD>

<BODY >

<A NAME="SEC374"></A>
<TABLE CELLPADDING=1 CELLSPACING=1 BORDER=0>
<TR><TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="as_364.html#SEC373"> &lt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="as_366.html#SEC375"> &gt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="as_366.html#SEC375"> &lt;&lt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="as_363.html#SEC372"> Up </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="as_367.html#SEC376"> &gt;&gt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="as.html#SEC_Top">Top</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="as_toc.html#SEC_Contents">Contents</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="as_438.html#SEC447">Index</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="as_abt.html#SEC_About"> ? </A>]</TD>
</TR></TABLE>
<HR SIZE=1>
<H4> 8.27.2.2 Register Names </H4>
<!--docid::SEC374::-->
<P>

<A NAME="IDX1217"></A>
<A NAME="IDX1218"></A>
You can use the predefined symbols <SAMP>`r0'</SAMP> through <SAMP>`r63'</SAMP> to refer
to the SH64 general registers, <SAMP>`cr0'</SAMP> through <CODE>cr63</CODE> for
control registers, <SAMP>`tr0'</SAMP> through <SAMP>`tr7'</SAMP> for target address
registers, <SAMP>`fr0'</SAMP> through <SAMP>`fr63'</SAMP> for single-precision floating
point registers, <SAMP>`dr0'</SAMP> through <SAMP>`dr62'</SAMP> (even numbered registers
only) for double-precision floating point registers, <SAMP>`fv0'</SAMP> through
<SAMP>`fv60'</SAMP> (multiples of four only) for single-precision floating point
vectors, <SAMP>`fp0'</SAMP> through <SAMP>`fp62'</SAMP> (even numbered registers only)
for single-precision floating point pairs, <SAMP>`mtrx0'</SAMP> through
<SAMP>`mtrx48'</SAMP> (multiples of 16 only) for 4x4 matrices of
single-precision floating point registers, <SAMP>`pc'</SAMP> for the program
counter, and <SAMP>`fpscr'</SAMP> for the floating point status and control
register.
</P><P>

You can also refer to the control registers by the mnemonics <SAMP>`sr'</SAMP>,
<SAMP>`ssr'</SAMP>, <SAMP>`pssr'</SAMP>, <SAMP>`intevt'</SAMP>, <SAMP>`expevt'</SAMP>, <SAMP>`pexpevt'</SAMP>,
<SAMP>`tra'</SAMP>, <SAMP>`spc'</SAMP>, <SAMP>`pspc'</SAMP>, <SAMP>`resvec'</SAMP>, <SAMP>`vbr'</SAMP>,
<SAMP>`tea'</SAMP>, <SAMP>`dcr'</SAMP>, <SAMP>`kcr0'</SAMP>, <SAMP>`kcr1'</SAMP>, <SAMP>`ctc'</SAMP>, and
<SAMP>`usr'</SAMP>.
</P><P>

<A NAME="SH64-Addressing"></A>
<HR SIZE=1>

</BODY>
</HTML>
