
Partition: Reg_width80
Port: input[79]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.493
This Block's Segment Delay(segDel): 0.120
Total delay(totDel): 0.493 + 0.120 = 0.612
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.493 / 0.612 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[79] /CLK 
Endpoint:   regKey/\reg_reg[79] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.593
= Slack Time                    0.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.188 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.220 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.248 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.279 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.311 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.431 | 
     | mux_80/U154         | S ^ -> Y v | MUX2X1  | 0.228 |   0.524 |    0.659 | 
     | mux_80/U153         | A v -> Y ^ | INVX1   | 0.021 |   0.545 |    0.680 | 
     | regKey/U316         | A ^ -> Y v | MUX2X1  | 0.032 |   0.576 |    0.712 | 
     | regKey/U315         | A v -> Y ^ | INVX1   | 0.017 |   0.593 |    0.728 | 
     | regKey/\reg_reg[79] | D ^        | DFFSR   | 0.000 |   0.593 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[79]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.826
This Block's Segment Delay(segDel): 0.120
Total delay(totDel): 0.826 + 0.120 = 0.946
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.826 / 0.946 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[79] /CLK 
Endpoint:   regKey/\reg_reg[79] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.874
= Slack Time                   -0.146
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.146 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.018 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.017 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.074 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.185 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.220 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.248 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.279 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.311 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.431 | 
     | mux_80/U154         | S ^ -> Y v   | MUX2X1  | 0.228 |   0.805 |    0.659 | 
     | mux_80/U153         | A v -> Y ^   | INVX1   | 0.021 |   0.826 |    0.680 | 
     | regKey/U316         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.857 |    0.712 | 
     | regKey/U315         | A v -> Y ^   | INVX1   | 0.017 |   0.874 |    0.728 | 
     | regKey/\reg_reg[79] | D ^          | DFFSR   | 0.000 |   0.874 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[79]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.505
This Block's Segment Delay(segDel): 0.098
Total delay(totDel): 0.505 + 0.098 = 0.602
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.505 / 0.602 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[79] /CLK 
Endpoint:   regKey/\reg_reg[79] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.634
= Slack Time                    0.146
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.198 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.230 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.259 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.289 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.321 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.441 | 
     | mux_80/U154         | S ^ -> Y ^ | MUX2X1  | 0.230 |   0.526 |    0.671 | 
     | mux_80/U153         | A ^ -> Y v | INVX1   | 0.031 |   0.557 |    0.702 | 
     | regKey/U316         | A v -> Y ^ | MUX2X1  | 0.049 |   0.605 |    0.751 | 
     | regKey/U315         | A ^ -> Y v | INVX1   | 0.029 |   0.634 |    0.780 | 
     | regKey/\reg_reg[79] | D v        | DFFSR   | 0.000 |   0.634 |    0.780 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[79]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.838
This Block's Segment Delay(segDel): 0.098
Total delay(totDel): 0.838 + 0.098 = 0.935
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.838 / 0.935 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[79] /CLK 
Endpoint:   regKey/\reg_reg[79] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.915
= Slack Time                   -0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.135 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.008 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.027 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.084 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.195 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.230 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.259 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.289 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.321 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.441 | 
     | mux_80/U154         | S ^ -> Y ^   | MUX2X1  | 0.230 |   0.807 |    0.671 | 
     | mux_80/U153         | A ^ -> Y v   | INVX1   | 0.031 |   0.838 |    0.702 | 
     | regKey/U316         | A v -> Y ^   | MUX2X1  | 0.049 |   0.887 |    0.751 | 
     | regKey/U315         | A ^ -> Y v   | INVX1   | 0.029 |   0.915 |    0.780 | 
     | regKey/\reg_reg[79] | D v          | DFFSR   | 0.000 |   0.915 |    0.780 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[78]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.401
This Block's Segment Delay(segDel): 0.132
Total delay(totDel): 0.401 + 0.132 = 0.533
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.401 / 0.533 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[78] /CLK 
Endpoint:   regKey/\reg_reg[78] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.513
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.267 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.300 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.328 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.359 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.391 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.511 | 
     | mux_80/U152         | S ^ -> Y v | MUX2X1  | 0.130 |   0.426 |    0.641 | 
     | mux_80/U151         | A v -> Y ^ | INVX1   | 0.027 |   0.453 |    0.668 | 
     | regKey/U314         | A ^ -> Y v | MUX2X1  | 0.035 |   0.488 |    0.703 | 
     | regKey/U313         | A v -> Y ^ | INVX1   | 0.025 |   0.513 |    0.728 | 
     | regKey/\reg_reg[78] | D ^        | DFFSR   | 0.000 |   0.513 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[78]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.743
This Block's Segment Delay(segDel): 0.132
Total delay(totDel): 0.743 + 0.132 = 0.875
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.743 / 0.875 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[78] /CLK 
Endpoint:   regKey/\reg_reg[78] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.803
= Slack Time                   -0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.075 | 
     | regKey/\reg_reg[17] | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.350 | 
     | mixer/s1/U32        | C ^ -> Y v   | NAND3X1 | 0.118 |   0.542 |    0.467 | 
     | mixer/s1/U3         | B v -> Y v   | AND2X1  | 0.066 |   0.608 |    0.533 | 
     | mixer/s1/U17        | A v -> Y ^   | INVX1   | 0.018 |   0.626 |    0.551 | 
     | mixer/s1/U25        | A ^ -> Y ^   | OR2X1   | 0.054 |   0.679 |    0.605 | 
     | mux_80/U152         | A ^ -> Y v   | MUX2X1  | 0.037 |   0.716 |    0.641 | 
     | mux_80/U151         | A v -> Y ^   | INVX1   | 0.027 |   0.743 |    0.668 | 
     | regKey/U314         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.778 |    0.703 | 
     | regKey/U313         | A v -> Y ^   | INVX1   | 0.025 |   0.803 |    0.728 | 
     | regKey/\reg_reg[78] | D ^          | DFFSR   | 0.000 |   0.803 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[78]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.420
This Block's Segment Delay(segDel): 0.114
Total delay(totDel): 0.420 + 0.114 = 0.534
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.420 / 0.534 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[78] /CLK 
Endpoint:   regKey/\reg_reg[78] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.563
= Slack Time                    0.214
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.266 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.298 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.327 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.357 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.389 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.509 | 
     | mux_80/U152         | S ^ -> Y ^ | MUX2X1  | 0.141 |   0.437 |    0.650 | 
     | mux_80/U151         | A ^ -> Y v | INVX1   | 0.036 |   0.473 |    0.686 | 
     | regKey/U314         | A v -> Y ^ | MUX2X1  | 0.056 |   0.528 |    0.742 | 
     | regKey/U313         | A ^ -> Y v | INVX1   | 0.034 |   0.562 |    0.776 | 
     | regKey/\reg_reg[78] | D v        | DFFSR   | 0.000 |   0.563 |    0.776 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[78]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.882
This Block's Segment Delay(segDel): 0.114
Total delay(totDel): 0.882 + 0.114 = 0.996
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.882 / 0.996 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[78] /CLK 
Endpoint:   regKey/\reg_reg[78] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.972
= Slack Time                   -0.196
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.196 | 
     | regKey/\reg_reg[17] | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.228 | 
     | mixer/s1/U29        | A ^ -> Y v   | INVX1   | 0.162 |   0.587 |    0.391 | 
     | mixer/s1/U27        | B v -> Y ^   | NAND3X1 | 0.074 |   0.660 |    0.464 | 
     | mixer/s1/U3         | A ^ -> Y ^   | AND2X1  | 0.046 |   0.707 |    0.511 | 
     | mixer/s1/U17        | A ^ -> Y v   | INVX1   | 0.030 |   0.737 |    0.541 | 
     | mixer/s1/U25        | A v -> Y v   | OR2X1   | 0.053 |   0.790 |    0.594 | 
     | mux_80/U152         | A v -> Y ^   | MUX2X1  | 0.057 |   0.846 |    0.650 | 
     | mux_80/U151         | A ^ -> Y v   | INVX1   | 0.036 |   0.882 |    0.686 | 
     | regKey/U314         | A v -> Y ^   | MUX2X1  | 0.056 |   0.938 |    0.742 | 
     | regKey/U313         | A ^ -> Y v   | INVX1   | 0.034 |   0.972 |    0.776 | 
     | regKey/\reg_reg[78] | D v          | DFFSR   | 0.000 |   0.972 |    0.776 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[77]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.497
This Block's Segment Delay(segDel): 0.129
Total delay(totDel): 0.497 + 0.129 = 0.626
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.497 / 0.626 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[77] /CLK 
Endpoint:   regKey/\reg_reg[77] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.606
= Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.174 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.206 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.235 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.266 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.298 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.418 | 
     | mux_80/U150         | S ^ -> Y v | MUX2X1  | 0.226 |   0.522 |    0.644 | 
     | mux_80/U149         | A v -> Y ^ | INVX1   | 0.027 |   0.549 |    0.671 | 
     | regKey/U312         | A ^ -> Y v | MUX2X1  | 0.032 |   0.581 |    0.703 | 
     | regKey/U311         | A v -> Y ^ | INVX1   | 0.025 |   0.606 |    0.728 | 
     | regKey/\reg_reg[77] | D ^        | DFFSR   | 0.000 |   0.606 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[77]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.830
This Block's Segment Delay(segDel): 0.129
Total delay(totDel): 0.830 + 0.129 = 0.959
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.830 / 0.959 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[77] /CLK 
Endpoint:   regKey/\reg_reg[77] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.887
= Slack Time                   -0.159
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.159 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.031 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.003 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.060 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.171 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.206 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.235 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.266 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.298 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.418 | 
     | mux_80/U150         | S ^ -> Y v   | MUX2X1  | 0.226 |   0.803 |    0.644 | 
     | mux_80/U149         | A v -> Y ^   | INVX1   | 0.027 |   0.830 |    0.671 | 
     | regKey/U312         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.862 |    0.703 | 
     | regKey/U311         | A v -> Y ^   | INVX1   | 0.025 |   0.887 |    0.728 | 
     | regKey/\reg_reg[77] | D ^          | DFFSR   | 0.000 |   0.887 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[77]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.506
This Block's Segment Delay(segDel): 0.107
Total delay(totDel): 0.506 + 0.107 = 0.613
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.506 / 0.613 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[77] /CLK 
Endpoint:   regKey/\reg_reg[77] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.641
= Slack Time                    0.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.187 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.219 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.248 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.279 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.311 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.431 | 
     | mux_80/U150         | S ^ -> Y ^ | MUX2X1  | 0.227 |   0.523 |    0.658 | 
     | mux_80/U149         | A ^ -> Y v | INVX1   | 0.035 |   0.558 |    0.693 | 
     | regKey/U312         | A v -> Y ^ | MUX2X1  | 0.049 |   0.607 |    0.742 | 
     | regKey/U311         | A ^ -> Y v | INVX1   | 0.034 |   0.641 |    0.776 | 
     | regKey/\reg_reg[77] | D v        | DFFSR   | 0.000 |   0.641 |    0.776 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[77]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.839
This Block's Segment Delay(segDel): 0.107
Total delay(totDel): 0.839 + 0.107 = 0.946
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.839 / 0.946 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[77] /CLK 
Endpoint:   regKey/\reg_reg[77] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.922
= Slack Time                   -0.146
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.146 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.019 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.016 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.073 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.184 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.219 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.248 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.279 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.311 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.431 | 
     | mux_80/U150         | S ^ -> Y ^   | MUX2X1  | 0.227 |   0.804 |    0.658 | 
     | mux_80/U149         | A ^ -> Y v   | INVX1   | 0.035 |   0.839 |    0.693 | 
     | regKey/U312         | A v -> Y ^   | MUX2X1  | 0.049 |   0.888 |    0.742 | 
     | regKey/U311         | A ^ -> Y v   | INVX1   | 0.034 |   0.922 |    0.776 | 
     | regKey/\reg_reg[77] | D v          | DFFSR   | 0.000 |   0.922 |    0.776 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[76]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.353
This Block's Segment Delay(segDel): 0.145
Total delay(totDel): 0.353 + 0.145 = 0.498
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.353 / 0.498 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[76] /CLK 
Endpoint:   regKey/\reg_reg[76] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                   0.800
= Required Time                 0.725
- Arrival Time                  0.475
= Slack Time                    0.250
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.302 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.334 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.363 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.394 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.426 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.546 | 
     | mux_80/U148         | S ^ -> Y v | MUX2X1  | 0.086 |   0.382 |    0.632 | 
     | mux_80/U147         | A v -> Y ^ | INVX1   | 0.023 |   0.405 |    0.655 | 
     | regKey/U310         | A ^ -> Y v | MUX2X1  | 0.033 |   0.438 |    0.688 | 
     | regKey/U309         | A v -> Y ^ | INVX1   | 0.036 |   0.474 |    0.724 | 
     | regKey/\reg_reg[76] | D ^        | DFFSR   | 0.001 |   0.475 |    0.725 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[76]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.686
This Block's Segment Delay(segDel): 0.145
Total delay(totDel): 0.686 + 0.145 = 0.831
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.686 / 0.831 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[76] /CLK 
Endpoint:   regKey/\reg_reg[76] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                   0.800
= Required Time                 0.725
- Arrival Time                  0.756
= Slack Time                   -0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.031 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.097 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.131 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.188 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.299 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.334 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.363 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.394 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.426 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.546 | 
     | mux_80/U148         | S ^ -> Y v   | MUX2X1  | 0.086 |   0.663 |    0.632 | 
     | mux_80/U147         | A v -> Y ^   | INVX1   | 0.023 |   0.686 |    0.655 | 
     | regKey/U310         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.719 |    0.688 | 
     | regKey/U309         | A v -> Y ^   | INVX1   | 0.036 |   0.755 |    0.724 | 
     | regKey/\reg_reg[76] | D ^          | DFFSR   | 0.001 |   0.756 |    0.725 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[76]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.364
This Block's Segment Delay(segDel): 0.123
Total delay(totDel): 0.364 + 0.123 = 0.486
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.364 / 0.486 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[76] /CLK 
Endpoint:   regKey/\reg_reg[76] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.510
= Slack Time                    0.262
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.314 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.346 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.374 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.405 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.437 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.557 | 
     | mux_80/U148         | S ^ -> Y ^ | MUX2X1  | 0.088 |   0.383 |    0.645 | 
     | mux_80/U147         | A ^ -> Y v | INVX1   | 0.032 |   0.416 |    0.677 | 
     | regKey/U310         | A v -> Y ^ | MUX2X1  | 0.052 |   0.468 |    0.729 | 
     | regKey/U309         | A ^ -> Y v | INVX1   | 0.041 |   0.509 |    0.771 | 
     | regKey/\reg_reg[76] | D v        | DFFSR   | 0.001 |   0.510 |    0.771 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[76]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.697
This Block's Segment Delay(segDel): 0.123
Total delay(totDel): 0.697 + 0.123 = 0.820
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.697 / 0.820 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[76] /CLK 
Endpoint:   regKey/\reg_reg[76] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.791
= Slack Time                   -0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.020 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.108 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.143 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.200 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.311 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.346 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.374 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.405 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.437 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.557 | 
     | mux_80/U148         | S ^ -> Y ^   | MUX2X1  | 0.087 |   0.664 |    0.645 | 
     | mux_80/U147         | A ^ -> Y v   | INVX1   | 0.032 |   0.697 |    0.677 | 
     | regKey/U310         | A v -> Y ^   | MUX2X1  | 0.052 |   0.749 |    0.729 | 
     | regKey/U309         | A ^ -> Y v   | INVX1   | 0.041 |   0.790 |    0.771 | 
     | regKey/\reg_reg[76] | D v          | DFFSR   | 0.001 |   0.791 |    0.771 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[75]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.438
This Block's Segment Delay(segDel): 0.129
Total delay(totDel): 0.438 + 0.129 = 0.567
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.438 / 0.567 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[75] /CLK 
Endpoint:   regKey/\reg_reg[75] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.548
= Slack Time                    0.181
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.233 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.265 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.293 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.324 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.356 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.476 | 
     | mux_80/U146         | S ^ -> Y v | MUX2X1  | 0.167 |   0.463 |    0.643 | 
     | mux_80/U145         | A v -> Y ^ | INVX1   | 0.027 |   0.490 |    0.671 | 
     | regKey/U308         | A ^ -> Y v | MUX2X1  | 0.033 |   0.523 |    0.704 | 
     | regKey/U307         | A v -> Y ^ | INVX1   | 0.024 |   0.547 |    0.728 | 
     | regKey/\reg_reg[75] | D ^        | DFFSR   | 0.000 |   0.548 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[75]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.772
This Block's Segment Delay(segDel): 0.129
Total delay(totDel): 0.772 + 0.129 = 0.901
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.772 / 0.901 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[75] /CLK 
Endpoint:   regKey/\reg_reg[75] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.829
= Slack Time                   -0.101
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.101 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.027 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.062 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.119 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.230 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.265 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.293 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.324 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.356 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.476 | 
     | mux_80/U146         | S ^ -> Y v   | MUX2X1  | 0.167 |   0.744 |    0.643 | 
     | mux_80/U145         | A v -> Y ^   | INVX1   | 0.028 |   0.771 |    0.671 | 
     | regKey/U308         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.804 |    0.704 | 
     | regKey/U307         | A v -> Y ^   | INVX1   | 0.024 |   0.829 |    0.728 | 
     | regKey/\reg_reg[75] | D ^          | DFFSR   | 0.000 |   0.829 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[75]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.452
This Block's Segment Delay(segDel): 0.109
Total delay(totDel): 0.452 + 0.109 = 0.560
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.452 / 0.560 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[75] /CLK 
Endpoint:   regKey/\reg_reg[75] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.589
= Slack Time                    0.187
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.240 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.272 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.300 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.331 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.363 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.483 | 
     | mux_80/U146         | S ^ -> Y ^ | MUX2X1  | 0.173 |   0.468 |    0.656 | 
     | mux_80/U145         | A ^ -> Y v | INVX1   | 0.035 |   0.504 |    0.691 | 
     | regKey/U308         | A v -> Y ^ | MUX2X1  | 0.052 |   0.555 |    0.743 | 
     | regKey/U307         | A ^ -> Y v | INVX1   | 0.034 |   0.589 |    0.776 | 
     | regKey/\reg_reg[75] | D v        | DFFSR   | 0.000 |   0.589 |    0.776 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[75]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.785
This Block's Segment Delay(segDel): 0.109
Total delay(totDel): 0.785 + 0.109 = 0.894
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.785 / 0.894 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[75] /CLK 
Endpoint:   regKey/\reg_reg[75] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.870
= Slack Time                   -0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.094 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.034 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.069 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.126 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.237 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.272 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.300 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.331 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.363 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.483 | 
     | mux_80/U146         | S ^ -> Y ^   | MUX2X1  | 0.173 |   0.750 |    0.656 | 
     | mux_80/U145         | A ^ -> Y v   | INVX1   | 0.035 |   0.785 |    0.691 | 
     | regKey/U308         | A v -> Y ^   | MUX2X1  | 0.052 |   0.836 |    0.743 | 
     | regKey/U307         | A ^ -> Y v   | INVX1   | 0.034 |   0.870 |    0.776 | 
     | regKey/\reg_reg[75] | D v          | DFFSR   | 0.000 |   0.870 |    0.776 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[74]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.415
This Block's Segment Delay(segDel): 0.124
Total delay(totDel): 0.415 + 0.124 = 0.539
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.415 / 0.539 + 0.937 + 0.000 + 0.000 - 0.005 = 0.932
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[74] /CLK 
Endpoint:   regKey/\reg_reg[74] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.519
= Slack Time                    0.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.261 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.293 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.322 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.353 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.385 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.505 | 
     | mux_80/U144         | S ^ -> Y v | MUX2X1  | 0.153 |   0.448 |    0.658 | 
     | mux_80/U143         | A v -> Y ^ | INVX1   | 0.019 |   0.467 |    0.676 | 
     | regKey/U306         | A ^ -> Y v | MUX2X1  | 0.032 |   0.499 |    0.708 | 
     | regKey/U305         | A v -> Y ^ | INVX1   | 0.020 |   0.519 |    0.728 | 
     | regKey/\reg_reg[74] | D ^        | DFFSR   | 0.000 |   0.519 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[74]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.748
This Block's Segment Delay(segDel): 0.124
Total delay(totDel): 0.748 + 0.124 = 0.872
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.748 / 0.872 + 0.885 + 0.000 + 0.000 - 0.005 = 0.880
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[74] /CLK 
Endpoint:   regKey/\reg_reg[74] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.800
= Slack Time                   -0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.072 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.056 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.090 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.147 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.258 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.293 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.322 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.353 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.385 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.505 | 
     | mux_80/U144         | S ^ -> Y v   | MUX2X1  | 0.153 |   0.730 |    0.658 | 
     | mux_80/U143         | A v -> Y ^   | INVX1   | 0.018 |   0.748 |    0.676 | 
     | regKey/U306         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.780 |    0.708 | 
     | regKey/U305         | A v -> Y ^   | INVX1   | 0.020 |   0.800 |    0.728 | 
     | regKey/\reg_reg[74] | D ^          | DFFSR   | 0.000 |   0.800 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[74]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.435
This Block's Segment Delay(segDel): 0.103
Total delay(totDel): 0.435 + 0.103 = 0.538
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.435 / 0.538 + 0.937 + 0.000 + 0.000 - 0.003 = 0.934
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[74] /CLK 
Endpoint:   regKey/\reg_reg[74] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.568
= Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.262 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.294 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.323 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.354 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.386 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.506 | 
     | mux_80/U144         | S ^ -> Y ^ | MUX2X1  | 0.161 |   0.457 |    0.667 | 
     | mux_80/U143         | A ^ -> Y v | INVX1   | 0.030 |   0.487 |    0.697 | 
     | regKey/U306         | A v -> Y ^ | MUX2X1  | 0.050 |   0.537 |    0.747 | 
     | regKey/U305         | A ^ -> Y v | INVX1   | 0.031 |   0.568 |    0.778 | 
     | regKey/\reg_reg[74] | D v        | DFFSR   | 0.000 |   0.568 |    0.778 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[74]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.768
This Block's Segment Delay(segDel): 0.103
Total delay(totDel): 0.768 + 0.103 = 0.871
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.768 / 0.871 + 0.885 + 0.000 + 0.000 - 0.003 = 0.882
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[74] /CLK 
Endpoint:   regKey/\reg_reg[74] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.849
= Slack Time                   -0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.071 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.057 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.091 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.148 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.260 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.295 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.323 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.354 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.386 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.506 | 
     | mux_80/U144         | S ^ -> Y ^   | MUX2X1  | 0.161 |   0.738 |    0.667 | 
     | mux_80/U143         | A ^ -> Y v   | INVX1   | 0.030 |   0.768 |    0.697 | 
     | regKey/U306         | A v -> Y ^   | MUX2X1  | 0.050 |   0.818 |    0.747 | 
     | regKey/U305         | A ^ -> Y v   | INVX1   | 0.031 |   0.849 |    0.778 | 
     | regKey/\reg_reg[74] | D v          | DFFSR   | 0.000 |   0.849 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[73]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.433
This Block's Segment Delay(segDel): 0.120
Total delay(totDel): 0.433 + 0.120 = 0.553
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.433 / 0.553 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[73] /CLK 
Endpoint:   regKey/\reg_reg[73] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.534
= Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.247 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.279 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.307 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.338 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.370 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.490 | 
     | mux_80/U142         | S ^ -> Y v | MUX2X1  | 0.169 |   0.465 |    0.660 | 
     | mux_80/U141         | A v -> Y ^ | INVX1   | 0.021 |   0.486 |    0.680 | 
     | regKey/U304         | A ^ -> Y v | MUX2X1  | 0.031 |   0.517 |    0.711 | 
     | regKey/U303         | A v -> Y ^ | INVX1   | 0.017 |   0.534 |    0.728 | 
     | regKey/\reg_reg[73] | D ^        | DFFSR   | 0.000 |   0.534 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[73]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.767
This Block's Segment Delay(segDel): 0.120
Total delay(totDel): 0.767 + 0.120 = 0.887
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.767 / 0.887 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[73] /CLK 
Endpoint:   regKey/\reg_reg[73] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.815
= Slack Time                   -0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.087 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.041 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.076 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.133 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.244 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.279 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.307 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.338 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.370 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.490 | 
     | mux_80/U142         | S ^ -> Y v   | MUX2X1  | 0.169 |   0.746 |    0.660 | 
     | mux_80/U141         | A v -> Y ^   | INVX1   | 0.021 |   0.767 |    0.680 | 
     | regKey/U304         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.798 |    0.711 | 
     | regKey/U303         | A v -> Y ^   | INVX1   | 0.017 |   0.815 |    0.728 | 
     | regKey/\reg_reg[73] | D ^          | DFFSR   | 0.000 |   0.815 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[73]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.451
This Block's Segment Delay(segDel): 0.098
Total delay(totDel): 0.451 + 0.098 = 0.548
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.451 / 0.548 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[73] /CLK 
Endpoint:   regKey/\reg_reg[73] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.580
= Slack Time                    0.199
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.251 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.284 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.312 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.343 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.375 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.495 | 
     | mux_80/U142         | S ^ -> Y ^ | MUX2X1  | 0.176 |   0.472 |    0.671 | 
     | mux_80/U141         | A ^ -> Y v | INVX1   | 0.031 |   0.503 |    0.702 | 
     | regKey/U304         | A v -> Y ^ | MUX2X1  | 0.049 |   0.551 |    0.751 | 
     | regKey/U303         | A ^ -> Y v | INVX1   | 0.029 |   0.580 |    0.779 | 
     | regKey/\reg_reg[73] | D v        | DFFSR   | 0.000 |   0.580 |    0.780 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[73]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.784
This Block's Segment Delay(segDel): 0.098
Total delay(totDel): 0.784 + 0.098 = 0.882
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.784 / 0.882 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[73] /CLK 
Endpoint:   regKey/\reg_reg[73] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.861
= Slack Time                   -0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.082 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.046 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.081 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.138 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.249 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.284 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.312 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.343 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.375 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.495 | 
     | mux_80/U142         | S ^ -> Y ^   | MUX2X1  | 0.176 |   0.753 |    0.671 | 
     | mux_80/U141         | A ^ -> Y v   | INVX1   | 0.031 |   0.784 |    0.702 | 
     | regKey/U304         | A v -> Y ^   | MUX2X1  | 0.049 |   0.833 |    0.751 | 
     | regKey/U303         | A ^ -> Y v   | INVX1   | 0.029 |   0.861 |    0.779 | 
     | regKey/\reg_reg[73] | D v          | DFFSR   | 0.000 |   0.861 |    0.780 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[72]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.431
This Block's Segment Delay(segDel): 0.121
Total delay(totDel): 0.431 + 0.121 = 0.552
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.431 / 0.552 + 0.937 + 0.000 + 0.000 - 0.005 = 0.932
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[72] /CLK 
Endpoint:   regKey/\reg_reg[72] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.533
= Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.248 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.280 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.309 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.340 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.372 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.492 | 
     | mux_80/U140         | S ^ -> Y v | MUX2X1  | 0.169 |   0.465 |    0.661 | 
     | mux_80/U139         | A v -> Y ^ | INVX1   | 0.019 |   0.483 |    0.679 | 
     | regKey/U302         | A ^ -> Y v | MUX2X1  | 0.030 |   0.514 |    0.709 | 
     | regKey/U301         | A v -> Y ^ | INVX1   | 0.019 |   0.532 |    0.728 | 
     | regKey/\reg_reg[72] | D ^        | DFFSR   | 0.000 |   0.533 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[72]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.765
This Block's Segment Delay(segDel): 0.121
Total delay(totDel): 0.765 + 0.121 = 0.885
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.765 / 0.885 + 0.885 + 0.000 + 0.000 - 0.005 = 0.880
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[72] /CLK 
Endpoint:   regKey/\reg_reg[72] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.814
= Slack Time                   -0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.085 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.042 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.077 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.134 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.245 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.280 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.309 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.340 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.372 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.492 | 
     | mux_80/U140         | S ^ -> Y v   | MUX2X1  | 0.169 |   0.746 |    0.661 | 
     | mux_80/U139         | A v -> Y ^   | INVX1   | 0.018 |   0.765 |    0.679 | 
     | regKey/U302         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.795 |    0.709 | 
     | regKey/U301         | A v -> Y ^   | INVX1   | 0.019 |   0.814 |    0.728 | 
     | regKey/\reg_reg[72] | D ^          | DFFSR   | 0.000 |   0.814 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[72]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.449
This Block's Segment Delay(segDel): 0.097
Total delay(totDel): 0.449 + 0.097 = 0.546
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.449 / 0.546 + 0.937 + 0.000 + 0.000 - 0.003 = 0.934
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[72] /CLK 
Endpoint:   regKey/\reg_reg[72] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.577
= Slack Time                    0.202
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.254 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.286 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.314 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.345 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.377 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.497 | 
     | mux_80/U140         | S ^ -> Y ^ | MUX2X1  | 0.176 |   0.471 |    0.673 | 
     | mux_80/U139         | A ^ -> Y v | INVX1   | 0.030 |   0.501 |    0.703 | 
     | regKey/U302         | A v -> Y ^ | MUX2X1  | 0.046 |   0.548 |    0.749 | 
     | regKey/U301         | A ^ -> Y v | INVX1   | 0.030 |   0.577 |    0.779 | 
     | regKey/\reg_reg[72] | D v        | DFFSR   | 0.000 |   0.577 |    0.779 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[72]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.782
This Block's Segment Delay(segDel): 0.097
Total delay(totDel): 0.782 + 0.097 = 0.880
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.782 / 0.880 + 0.885 + 0.000 + 0.000 - 0.003 = 0.882
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[72] /CLK 
Endpoint:   regKey/\reg_reg[72] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.858
= Slack Time                   -0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.080 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.048 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.083 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.140 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.251 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.286 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.315 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.345 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.377 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.497 | 
     | mux_80/U140         | S ^ -> Y ^   | MUX2X1  | 0.176 |   0.753 |    0.673 | 
     | mux_80/U139         | A ^ -> Y v   | INVX1   | 0.030 |   0.782 |    0.703 | 
     | regKey/U302         | A v -> Y ^   | MUX2X1  | 0.046 |   0.829 |    0.749 | 
     | regKey/U301         | A ^ -> Y v   | INVX1   | 0.030 |   0.858 |    0.779 | 
     | regKey/\reg_reg[72] | D v          | DFFSR   | 0.000 |   0.858 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[71]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.436
This Block's Segment Delay(segDel): 0.143
Total delay(totDel): 0.436 + 0.143 = 0.578
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.436 / 0.578 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[71] /CLK 
Endpoint:   regKey/\reg_reg[71] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.558
= Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.222 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.254 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.283 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.314 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.346 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.466 | 
     | mux_80/U138         | S ^ -> Y v | MUX2X1  | 0.163 |   0.459 |    0.629 | 
     | mux_80/U137         | A v -> Y ^ | INVX1   | 0.029 |   0.488 |    0.658 | 
     | regKey/U300         | A ^ -> Y v | MUX2X1  | 0.034 |   0.521 |    0.691 | 
     | regKey/U299         | A v -> Y ^ | INVX1   | 0.037 |   0.558 |    0.728 | 
     | regKey/\reg_reg[71] | D ^        | DFFSR   | 0.000 |   0.558 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[71]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.769
This Block's Segment Delay(segDel): 0.143
Total delay(totDel): 0.769 + 0.143 = 0.911
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.769 / 0.911 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[71] /CLK 
Endpoint:   regKey/\reg_reg[71] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.840
= Slack Time                   -0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.111 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.016 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.051 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.108 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.219 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.254 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.283 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.314 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.346 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.466 | 
     | mux_80/U138         | S ^ -> Y v   | MUX2X1  | 0.163 |   0.740 |    0.629 | 
     | mux_80/U137         | A v -> Y ^   | INVX1   | 0.029 |   0.769 |    0.658 | 
     | regKey/U300         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.802 |    0.691 | 
     | regKey/U299         | A v -> Y ^   | INVX1   | 0.037 |   0.839 |    0.728 | 
     | regKey/\reg_reg[71] | D ^          | DFFSR   | 0.000 |   0.840 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[71]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.448
This Block's Segment Delay(segDel): 0.107
Total delay(totDel): 0.448 + 0.107 = 0.555
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.448 / 0.555 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[71] /CLK 
Endpoint:   regKey/\reg_reg[71] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.585
= Slack Time                    0.192
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.244 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.277 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.305 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.336 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.368 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.488 | 
     | mux_80/U138         | S ^ -> Y ^ | MUX2X1  | 0.169 |   0.464 |    0.657 | 
     | mux_80/U137         | A ^ -> Y v | INVX1   | 0.036 |   0.500 |    0.693 | 
     | regKey/U300         | A v -> Y ^ | MUX2X1  | 0.052 |   0.553 |    0.745 | 
     | regKey/U299         | A ^ -> Y v | INVX1   | 0.032 |   0.585 |    0.777 | 
     | regKey/\reg_reg[71] | D v        | DFFSR   | 0.000 |   0.585 |    0.777 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[71]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.782
This Block's Segment Delay(segDel): 0.107
Total delay(totDel): 0.782 + 0.107 = 0.889
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.782 / 0.889 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[71] /CLK 
Endpoint:   regKey/\reg_reg[71] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.866
= Slack Time                   -0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.089 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.039 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.074 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.131 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.242 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.277 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.305 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.336 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.368 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.488 | 
     | mux_80/U138         | S ^ -> Y ^   | MUX2X1  | 0.169 |   0.745 |    0.657 | 
     | mux_80/U137         | A ^ -> Y v   | INVX1   | 0.036 |   0.781 |    0.693 | 
     | regKey/U300         | A v -> Y ^   | MUX2X1  | 0.052 |   0.834 |    0.745 | 
     | regKey/U299         | A ^ -> Y v   | INVX1   | 0.032 |   0.866 |    0.777 | 
     | regKey/\reg_reg[71] | D v          | DFFSR   | 0.000 |   0.866 |    0.777 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[70]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.514
This Block's Segment Delay(segDel): 0.143
Total delay(totDel): 0.514 + 0.143 = 0.657
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.514 / 0.657 + 0.937 + 0.000 + 0.000 - 0.005 = 0.932
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[70] /CLK 
Endpoint:   regKey/\reg_reg[70] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.637
= Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.143 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.175 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.204 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.235 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.267 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.387 | 
     | mux_80/U136         | S ^ -> Y v | MUX2X1  | 0.252 |   0.547 |    0.638 | 
     | mux_80/U135         | A v -> Y ^ | INVX1   | 0.019 |   0.566 |    0.657 | 
     | regKey/U298         | A ^ -> Y v | MUX2X1  | 0.030 |   0.596 |    0.687 | 
     | regKey/U297         | A v -> Y ^ | INVX1   | 0.041 |   0.637 |    0.728 | 
     | regKey/\reg_reg[70] | D ^        | DFFSR   | 0.000 |   0.637 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[70]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.847
This Block's Segment Delay(segDel): 0.143
Total delay(totDel): 0.847 + 0.143 = 0.990
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.847 / 0.990 + 0.885 + 0.000 + 0.000 - 0.005 = 0.880
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[70] /CLK 
Endpoint:   regKey/\reg_reg[70] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.918
= Slack Time                   -0.190
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.190 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.063 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.028 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.029 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.140 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.175 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.204 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.235 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.267 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.387 | 
     | mux_80/U136         | S ^ -> Y v   | MUX2X1  | 0.252 |   0.828 |    0.638 | 
     | mux_80/U135         | A v -> Y ^   | INVX1   | 0.019 |   0.847 |    0.657 | 
     | regKey/U298         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.877 |    0.687 | 
     | regKey/U297         | A v -> Y ^   | INVX1   | 0.041 |   0.918 |    0.728 | 
     | regKey/\reg_reg[70] | D ^          | DFFSR   | 0.000 |   0.918 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[70]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.526
This Block's Segment Delay(segDel): 0.106
Total delay(totDel): 0.526 + 0.106 = 0.633
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.526 / 0.633 + 0.937 + 0.000 + 0.000 - 0.003 = 0.934
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[70] /CLK 
Endpoint:   regKey/\reg_reg[70] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.660
= Slack Time                    0.115
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.167 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.199 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.228 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.259 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.291 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.411 | 
     | mux_80/U136         | S ^ -> Y ^ | MUX2X1  | 0.253 |   0.549 |    0.664 | 
     | mux_80/U135         | A ^ -> Y v | INVX1   | 0.030 |   0.578 |    0.694 | 
     | regKey/U298         | A v -> Y ^ | MUX2X1  | 0.046 |   0.625 |    0.740 | 
     | regKey/U297         | A ^ -> Y v | INVX1   | 0.035 |   0.660 |    0.775 | 
     | regKey/\reg_reg[70] | D v        | DFFSR   | 0.000 |   0.660 |    0.775 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[70]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.860
This Block's Segment Delay(segDel): 0.106
Total delay(totDel): 0.860 + 0.106 = 0.966
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.860 / 0.966 + 0.885 + 0.000 + 0.000 - 0.003 = 0.882
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[70] /CLK 
Endpoint:   regKey/\reg_reg[70] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.941
= Slack Time                   -0.166
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.166 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.038 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.004 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.053 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.165 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.200 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.228 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.259 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.291 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.411 | 
     | mux_80/U136         | S ^ -> Y ^   | MUX2X1  | 0.253 |   0.830 |    0.664 | 
     | mux_80/U135         | A ^ -> Y v   | INVX1   | 0.030 |   0.860 |    0.694 | 
     | regKey/U298         | A v -> Y ^   | MUX2X1  | 0.046 |   0.906 |    0.740 | 
     | regKey/U297         | A ^ -> Y v   | INVX1   | 0.035 |   0.941 |    0.775 | 
     | regKey/\reg_reg[70] | D v          | DFFSR   | 0.000 |   0.941 |    0.775 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[69]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.515
This Block's Segment Delay(segDel): 0.137
Total delay(totDel): 0.515 + 0.137 = 0.652
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.515 / 0.652 + 0.937 + 0.000 + 0.000 - 0.005 = 0.932
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[69] /CLK 
Endpoint:   regKey/\reg_reg[69] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.632
= Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.149 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.181 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.209 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.240 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.272 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.392 | 
     | mux_80/U132         | S ^ -> Y v | MUX2X1  | 0.252 |   0.548 |    0.644 | 
     | mux_80/U131         | A v -> Y ^ | INVX1   | 0.019 |   0.567 |    0.663 | 
     | regKey/U294         | A ^ -> Y v | MUX2X1  | 0.031 |   0.598 |    0.695 | 
     | regKey/U293         | A v -> Y ^ | INVX1   | 0.033 |   0.632 |    0.728 | 
     | regKey/\reg_reg[69] | D ^        | DFFSR   | 0.000 |   0.632 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[69]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.848
This Block's Segment Delay(segDel): 0.137
Total delay(totDel): 0.848 + 0.137 = 0.985
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.848 / 0.985 + 0.885 + 0.000 + 0.000 - 0.005 = 0.880
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[69] /CLK 
Endpoint:   regKey/\reg_reg[69] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.913
= Slack Time                   -0.185
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.185 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.057 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.022 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.035 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.146 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.181 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.209 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.240 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.272 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.392 | 
     | mux_80/U132         | S ^ -> Y v   | MUX2X1  | 0.252 |   0.829 |    0.644 | 
     | mux_80/U131         | A v -> Y ^   | INVX1   | 0.019 |   0.848 |    0.663 | 
     | regKey/U294         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.880 |    0.695 | 
     | regKey/U293         | A v -> Y ^   | INVX1   | 0.033 |   0.913 |    0.728 | 
     | regKey/\reg_reg[69] | D ^          | DFFSR   | 0.000 |   0.913 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[69]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.527
This Block's Segment Delay(segDel): 0.101
Total delay(totDel): 0.527 + 0.101 = 0.627
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.527 / 0.627 + 0.937 + 0.000 + 0.000 - 0.003 = 0.934
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[69] /CLK 
Endpoint:   regKey/\reg_reg[69] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.658
= Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.173 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.205 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.234 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.265 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.297 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.417 | 
     | mux_80/U132         | S ^ -> Y ^ | MUX2X1  | 0.253 |   0.549 |    0.670 | 
     | mux_80/U131         | A ^ -> Y v | INVX1   | 0.030 |   0.579 |    0.700 | 
     | regKey/U294         | A v -> Y ^ | MUX2X1  | 0.049 |   0.627 |    0.748 | 
     | regKey/U293         | A ^ -> Y v | INVX1   | 0.030 |   0.658 |    0.778 | 
     | regKey/\reg_reg[69] | D v        | DFFSR   | 0.000 |   0.658 |    0.779 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[69]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.860
This Block's Segment Delay(segDel): 0.101
Total delay(totDel): 0.860 + 0.101 = 0.960
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.860 / 0.960 + 0.885 + 0.000 + 0.000 - 0.003 = 0.882
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[69] /CLK 
Endpoint:   regKey/\reg_reg[69] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.939
= Slack Time                   -0.160
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.160 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.033 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.002 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.059 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.170 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.205 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.234 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.265 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.297 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.417 | 
     | mux_80/U132         | S ^ -> Y ^   | MUX2X1  | 0.253 |   0.830 |    0.670 | 
     | mux_80/U131         | A ^ -> Y v   | INVX1   | 0.030 |   0.860 |    0.700 | 
     | regKey/U294         | A v -> Y ^   | MUX2X1  | 0.049 |   0.909 |    0.748 | 
     | regKey/U293         | A ^ -> Y v   | INVX1   | 0.030 |   0.939 |    0.778 | 
     | regKey/\reg_reg[69] | D v          | DFFSR   | 0.000 |   0.939 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[68]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.433
This Block's Segment Delay(segDel): 0.122
Total delay(totDel): 0.433 + 0.122 = 0.555
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.433 / 0.555 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[68] /CLK 
Endpoint:   regKey/\reg_reg[68] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.535
= Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.245 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.277 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.306 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.337 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.369 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.489 | 
     | mux_80/U130         | S ^ -> Y v | MUX2X1  | 0.165 |   0.461 |    0.654 | 
     | mux_80/U129         | A v -> Y ^ | INVX1   | 0.024 |   0.485 |    0.678 | 
     | regKey/U292         | A ^ -> Y v | MUX2X1  | 0.034 |   0.519 |    0.712 | 
     | regKey/U291         | A v -> Y ^ | INVX1   | 0.016 |   0.535 |    0.728 | 
     | regKey/\reg_reg[68] | D ^        | DFFSR   | 0.000 |   0.535 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[68]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.767
This Block's Segment Delay(segDel): 0.122
Total delay(totDel): 0.767 + 0.122 = 0.888
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.767 / 0.888 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[68] /CLK 
Endpoint:   regKey/\reg_reg[68] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.816
= Slack Time                   -0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.088 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.039 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.074 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.131 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.242 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.277 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.306 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.337 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.369 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.489 | 
     | mux_80/U130         | S ^ -> Y v   | MUX2X1  | 0.165 |   0.742 |    0.654 | 
     | mux_80/U129         | A v -> Y ^   | INVX1   | 0.024 |   0.766 |    0.678 | 
     | regKey/U292         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.800 |    0.712 | 
     | regKey/U291         | A v -> Y ^   | INVX1   | 0.016 |   0.816 |    0.728 | 
     | regKey/\reg_reg[68] | D ^          | DFFSR   | 0.000 |   0.816 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[68]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.450
This Block's Segment Delay(segDel): 0.102
Total delay(totDel): 0.450 + 0.102 = 0.551
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.450 / 0.551 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[68] /CLK 
Endpoint:   regKey/\reg_reg[68] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.583
= Slack Time                    0.197
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.249 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.281 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.309 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.340 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.372 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.492 | 
     | mux_80/U130         | S ^ -> Y ^ | MUX2X1  | 0.173 |   0.468 |    0.665 | 
     | mux_80/U129         | A ^ -> Y v | INVX1   | 0.033 |   0.502 |    0.698 | 
     | regKey/U292         | A v -> Y ^ | MUX2X1  | 0.053 |   0.555 |    0.751 | 
     | regKey/U291         | A ^ -> Y v | INVX1   | 0.029 |   0.583 |    0.780 | 
     | regKey/\reg_reg[68] | D v        | DFFSR   | 0.000 |   0.583 |    0.780 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[68]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.783
This Block's Segment Delay(segDel): 0.102
Total delay(totDel): 0.783 + 0.102 = 0.885
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.783 / 0.885 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[68] /CLK 
Endpoint:   regKey/\reg_reg[68] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.865
= Slack Time                   -0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.085 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.043 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.078 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.135 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.246 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.281 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.309 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.340 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.372 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.492 | 
     | mux_80/U130         | S ^ -> Y ^   | MUX2X1  | 0.173 |   0.749 |    0.665 | 
     | mux_80/U129         | A ^ -> Y v   | INVX1   | 0.034 |   0.783 |    0.698 | 
     | regKey/U292         | A v -> Y ^   | MUX2X1  | 0.053 |   0.836 |    0.751 | 
     | regKey/U291         | A ^ -> Y v   | INVX1   | 0.029 |   0.865 |    0.780 | 
     | regKey/\reg_reg[68] | D v          | DFFSR   | 0.000 |   0.865 |    0.780 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[67]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.517
This Block's Segment Delay(segDel): 0.121
Total delay(totDel): 0.517 + 0.121 = 0.638
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.517 / 0.638 + 0.937 + 0.000 + 0.000 - 0.006 = 0.932
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[67] /CLK 
Endpoint:   regKey/\reg_reg[67] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.618
= Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.162 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.194 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.223 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.254 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.286 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.406 | 
     | mux_80/U128         | S ^ -> Y v | MUX2X1  | 0.253 |   0.549 |    0.659 | 
     | mux_80/U127         | A v -> Y ^ | INVX1   | 0.020 |   0.569 |    0.679 | 
     | regKey/U290         | A ^ -> Y v | MUX2X1  | 0.030 |   0.599 |    0.709 | 
     | regKey/U289         | A v -> Y ^ | INVX1   | 0.019 |   0.618 |    0.728 | 
     | regKey/\reg_reg[67] | D ^        | DFFSR   | 0.000 |   0.618 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[67]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.850
This Block's Segment Delay(segDel): 0.121
Total delay(totDel): 0.850 + 0.121 = 0.971
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.850 / 0.971 + 0.885 + 0.000 + 0.000 - 0.006 = 0.880
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[67] /CLK 
Endpoint:   regKey/\reg_reg[67] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.899
= Slack Time                   -0.171
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.171 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.044 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.009 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.048 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.159 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.194 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.223 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.254 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.286 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.406 | 
     | mux_80/U128         | S ^ -> Y v   | MUX2X1  | 0.253 |   0.830 |    0.659 | 
     | mux_80/U127         | A v -> Y ^   | INVX1   | 0.020 |   0.850 |    0.679 | 
     | regKey/U290         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.880 |    0.709 | 
     | regKey/U289         | A v -> Y ^   | INVX1   | 0.019 |   0.899 |    0.728 | 
     | regKey/\reg_reg[67] | D ^          | DFFSR   | 0.000 |   0.899 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[67]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.530
This Block's Segment Delay(segDel): 0.098
Total delay(totDel): 0.530 + 0.098 = 0.629
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.530 / 0.629 + 0.937 + 0.000 + 0.000 - 0.004 = 0.934
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[67] /CLK 
Endpoint:   regKey/\reg_reg[67] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.659
= Slack Time                    0.119
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.171 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.204 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.232 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.263 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.295 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.415 | 
     | mux_80/U128         | S ^ -> Y ^ | MUX2X1  | 0.256 |   0.552 |    0.671 | 
     | mux_80/U127         | A ^ -> Y v | INVX1   | 0.031 |   0.582 |    0.702 | 
     | regKey/U290         | A v -> Y ^ | MUX2X1  | 0.047 |   0.629 |    0.749 | 
     | regKey/U289         | A ^ -> Y v | INVX1   | 0.030 |   0.659 |    0.779 | 
     | regKey/\reg_reg[67] | D v        | DFFSR   | 0.000 |   0.659 |    0.779 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[67]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.864
This Block's Segment Delay(segDel): 0.098
Total delay(totDel): 0.864 + 0.098 = 0.962
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.864 / 0.962 + 0.885 + 0.000 + 0.000 - 0.004 = 0.882
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[67] /CLK 
Endpoint:   regKey/\reg_reg[67] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.940
= Slack Time                   -0.162
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.162 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.034 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.000 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.057 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.169 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.204 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.232 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.263 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.295 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.415 | 
     | mux_80/U128         | S ^ -> Y ^   | MUX2X1  | 0.256 |   0.833 |    0.671 | 
     | mux_80/U127         | A ^ -> Y v   | INVX1   | 0.031 |   0.864 |    0.702 | 
     | regKey/U290         | A v -> Y ^   | MUX2X1  | 0.047 |   0.911 |    0.749 | 
     | regKey/U289         | A ^ -> Y v   | INVX1   | 0.030 |   0.940 |    0.779 | 
     | regKey/\reg_reg[67] | D v          | DFFSR   | 0.000 |   0.940 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[66]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.517
This Block's Segment Delay(segDel): 0.119
Total delay(totDel): 0.517 + 0.119 = 0.636
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.517 / 0.636 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[66] /CLK 
Endpoint:   regKey/\reg_reg[66] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.616
= Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.164 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.196 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.225 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.256 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.288 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.408 | 
     | mux_80/U126         | S ^ -> Y v | MUX2X1  | 0.252 |   0.548 |    0.660 | 
     | mux_80/U125         | A v -> Y ^ | INVX1   | 0.021 |   0.569 |    0.681 | 
     | regKey/U288         | A ^ -> Y v | MUX2X1  | 0.031 |   0.599 |    0.712 | 
     | regKey/U287         | A v -> Y ^ | INVX1   | 0.017 |   0.616 |    0.728 | 
     | regKey/\reg_reg[66] | D ^        | DFFSR   | 0.000 |   0.616 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[66]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.850
This Block's Segment Delay(segDel): 0.119
Total delay(totDel): 0.850 + 0.119 = 0.969
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.850 / 0.969 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[66] /CLK 
Endpoint:   regKey/\reg_reg[66] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.897
= Slack Time                   -0.169
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.169 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.041 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.007 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.050 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.161 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.196 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.225 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.256 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.288 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.408 | 
     | mux_80/U126         | S ^ -> Y v   | MUX2X1  | 0.252 |   0.829 |    0.660 | 
     | mux_80/U125         | A v -> Y ^   | INVX1   | 0.021 |   0.850 |    0.681 | 
     | regKey/U288         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.881 |    0.712 | 
     | regKey/U287         | A v -> Y ^   | INVX1   | 0.017 |   0.897 |    0.728 | 
     | regKey/\reg_reg[66] | D ^          | DFFSR   | 0.000 |   0.897 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[66]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.527
This Block's Segment Delay(segDel): 0.096
Total delay(totDel): 0.527 + 0.096 = 0.623
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.527 / 0.623 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[66] /CLK 
Endpoint:   regKey/\reg_reg[66] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.655
= Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.177 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.209 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.238 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.269 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.301 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.421 | 
     | mux_80/U126         | S ^ -> Y ^ | MUX2X1  | 0.252 |   0.548 |    0.673 | 
     | mux_80/U125         | A ^ -> Y v | INVX1   | 0.031 |   0.579 |    0.704 | 
     | regKey/U288         | A v -> Y ^ | MUX2X1  | 0.047 |   0.626 |    0.751 | 
     | regKey/U287         | A ^ -> Y v | INVX1   | 0.028 |   0.655 |    0.780 | 
     | regKey/\reg_reg[66] | D v        | DFFSR   | 0.000 |   0.655 |    0.780 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[66]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.860
This Block's Segment Delay(segDel): 0.096
Total delay(totDel): 0.860 + 0.096 = 0.956
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.860 / 0.956 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[66] /CLK 
Endpoint:   regKey/\reg_reg[66] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.936
= Slack Time                   -0.156
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.156 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.028 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.006 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.063 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.174 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.209 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.238 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.269 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.301 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.421 | 
     | mux_80/U126         | S ^ -> Y ^   | MUX2X1  | 0.252 |   0.829 |    0.673 | 
     | mux_80/U125         | A ^ -> Y v   | INVX1   | 0.031 |   0.860 |    0.704 | 
     | regKey/U288         | A v -> Y ^   | MUX2X1  | 0.047 |   0.907 |    0.751 | 
     | regKey/U287         | A ^ -> Y v   | INVX1   | 0.028 |   0.936 |    0.780 | 
     | regKey/\reg_reg[66] | D v          | DFFSR   | 0.000 |   0.936 |    0.780 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[65]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.524
This Block's Segment Delay(segDel): 0.132
Total delay(totDel): 0.524 + 0.132 = 0.656
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.524 / 0.656 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[65] /CLK 
Endpoint:   regKey/\reg_reg[65] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.637
= Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.144 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.176 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.205 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.236 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.268 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.388 | 
     | mux_80/U124         | S ^ -> Y v | MUX2X1  | 0.253 |   0.549 |    0.641 | 
     | mux_80/U123         | A v -> Y ^ | INVX1   | 0.027 |   0.576 |    0.668 | 
     | regKey/U286         | A ^ -> Y v | MUX2X1  | 0.032 |   0.608 |    0.700 | 
     | regKey/U285         | A v -> Y ^ | INVX1   | 0.028 |   0.636 |    0.728 | 
     | regKey/\reg_reg[65] | D ^        | DFFSR   | 0.000 |   0.637 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[65]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.858
This Block's Segment Delay(segDel): 0.132
Total delay(totDel): 0.858 + 0.132 = 0.989
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.858 / 0.989 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[65] /CLK 
Endpoint:   regKey/\reg_reg[65] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.918
= Slack Time                   -0.189
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.189 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.062 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.027 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.030 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.141 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.176 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.205 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.236 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.268 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.388 | 
     | mux_80/U124         | S ^ -> Y v   | MUX2X1  | 0.253 |   0.830 |    0.641 | 
     | mux_80/U123         | A v -> Y ^   | INVX1   | 0.027 |   0.858 |    0.668 | 
     | regKey/U286         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.889 |    0.700 | 
     | regKey/U285         | A v -> Y ^   | INVX1   | 0.028 |   0.917 |    0.728 | 
     | regKey/\reg_reg[65] | D ^          | DFFSR   | 0.000 |   0.918 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[65]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.534
This Block's Segment Delay(segDel): 0.110
Total delay(totDel): 0.534 + 0.110 = 0.644
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.534 / 0.644 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[65] /CLK 
Endpoint:   regKey/\reg_reg[65] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.671
= Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.156 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.188 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.217 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.248 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.280 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.400 | 
     | mux_80/U124         | S ^ -> Y ^ | MUX2X1  | 0.255 |   0.551 |    0.655 | 
     | mux_80/U123         | A ^ -> Y v | INVX1   | 0.035 |   0.586 |    0.690 | 
     | regKey/U286         | A v -> Y ^ | MUX2X1  | 0.048 |   0.635 |    0.738 | 
     | regKey/U285         | A ^ -> Y v | INVX1   | 0.036 |   0.670 |    0.774 | 
     | regKey/\reg_reg[65] | D v        | DFFSR   | 0.001 |   0.671 |    0.775 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[65]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.867
This Block's Segment Delay(segDel): 0.110
Total delay(totDel): 0.867 + 0.110 = 0.977
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.867 / 0.977 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[65] /CLK 
Endpoint:   regKey/\reg_reg[65] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.952
= Slack Time                   -0.177
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.177 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.050 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.015 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.042 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.153 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.188 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.217 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.248 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.280 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.400 | 
     | mux_80/U124         | S ^ -> Y ^   | MUX2X1  | 0.255 |   0.832 |    0.655 | 
     | mux_80/U123         | A ^ -> Y v   | INVX1   | 0.035 |   0.867 |    0.690 | 
     | regKey/U286         | A v -> Y ^   | MUX2X1  | 0.048 |   0.916 |    0.738 | 
     | regKey/U285         | A ^ -> Y v   | INVX1   | 0.036 |   0.951 |    0.774 | 
     | regKey/\reg_reg[65] | D v          | DFFSR   | 0.001 |   0.952 |    0.775 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[64]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.505
This Block's Segment Delay(segDel): 0.136
Total delay(totDel): 0.505 + 0.136 = 0.640
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.505 / 0.640 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[64] /CLK 
Endpoint:   regKey/\reg_reg[64] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.620
= Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.160 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.192 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.220 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.251 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.283 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.403 | 
     | mux_80/U122         | S ^ -> Y v | MUX2X1  | 0.241 |   0.537 |    0.644 | 
     | mux_80/U121         | A v -> Y ^ | INVX1   | 0.020 |   0.557 |    0.664 | 
     | regKey/U284         | A ^ -> Y v | MUX2X1  | 0.032 |   0.589 |    0.697 | 
     | regKey/U283         | A v -> Y ^ | INVX1   | 0.031 |   0.620 |    0.727 | 
     | regKey/\reg_reg[64] | D ^        | DFFSR   | 0.001 |   0.620 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[64]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.838
This Block's Segment Delay(segDel): 0.136
Total delay(totDel): 0.838 + 0.136 = 0.974
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.838 / 0.974 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[64] /CLK 
Endpoint:   regKey/\reg_reg[64] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.901
= Slack Time                   -0.174
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.174 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.046 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.011 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.046 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.157 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.192 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.221 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.251 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.283 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.403 | 
     | mux_80/U122         | S ^ -> Y v   | MUX2X1  | 0.241 |   0.818 |    0.644 | 
     | mux_80/U121         | A v -> Y ^   | INVX1   | 0.020 |   0.838 |    0.664 | 
     | regKey/U284         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.870 |    0.697 | 
     | regKey/U283         | A v -> Y ^   | INVX1   | 0.031 |   0.901 |    0.727 | 
     | regKey/\reg_reg[64] | D ^          | DFFSR   | 0.001 |   0.901 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[64]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.516
This Block's Segment Delay(segDel): 0.114
Total delay(totDel): 0.516 + 0.114 = 0.630
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.516 / 0.630 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[64] /CLK 
Endpoint:   regKey/\reg_reg[64] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.656
= Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.170 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.202 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.231 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.262 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.294 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.414 | 
     | mux_80/U122         | S ^ -> Y ^ | MUX2X1  | 0.242 |   0.538 |    0.656 | 
     | mux_80/U121         | A ^ -> Y v | INVX1   | 0.030 |   0.568 |    0.686 | 
     | regKey/U284         | A v -> Y ^ | MUX2X1  | 0.051 |   0.619 |    0.736 | 
     | regKey/U283         | A ^ -> Y v | INVX1   | 0.037 |   0.655 |    0.773 | 
     | regKey/\reg_reg[64] | D v        | DFFSR   | 0.001 |   0.656 |    0.774 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[64]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.849
This Block's Segment Delay(segDel): 0.114
Total delay(totDel): 0.849 + 0.114 = 0.963
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.849 / 0.963 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[64] /CLK 
Endpoint:   regKey/\reg_reg[64] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.937
= Slack Time                   -0.163
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.163 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.036 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.001 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.056 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.167 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.202 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.231 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.262 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.294 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.414 | 
     | mux_80/U122         | S ^ -> Y ^   | MUX2X1  | 0.242 |   0.819 |    0.656 | 
     | mux_80/U121         | A ^ -> Y v   | INVX1   | 0.030 |   0.849 |    0.686 | 
     | regKey/U284         | A v -> Y ^   | MUX2X1  | 0.051 |   0.900 |    0.736 | 
     | regKey/U283         | A ^ -> Y v   | INVX1   | 0.037 |   0.937 |    0.773 | 
     | regKey/\reg_reg[64] | D v          | DFFSR   | 0.001 |   0.937 |    0.774 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[63]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.512
This Block's Segment Delay(segDel): 0.144
Total delay(totDel): 0.512 + 0.144 = 0.656
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.512 / 0.656 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[63] /CLK 
Endpoint:   regKey/\reg_reg[63] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.076
+ Phase Shift                   0.800
= Required Time                 0.724
- Arrival Time                  0.633
= Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.144 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.176 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.205 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.235 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.267 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.387 | 
     | mux_80/U120         | S ^ -> Y v | MUX2X1  | 0.241 |   0.537 |    0.629 | 
     | mux_80/U119         | A v -> Y ^ | INVX1   | 0.028 |   0.565 |    0.656 | 
     | regKey/U282         | A ^ -> Y v | MUX2X1  | 0.031 |   0.595 |    0.687 | 
     | regKey/U281         | A v -> Y ^ | INVX1   | 0.037 |   0.632 |    0.724 | 
     | regKey/\reg_reg[63] | D ^        | DFFSR   | 0.001 |   0.633 |    0.724 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[63]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.846
This Block's Segment Delay(segDel): 0.144
Total delay(totDel): 0.846 + 0.144 = 0.990
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.846 / 0.990 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[63] /CLK 
Endpoint:   regKey/\reg_reg[63] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.076
+ Phase Shift                   0.800
= Required Time                 0.724
- Arrival Time                  0.914
= Slack Time                   -0.189
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.189 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.062 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.027 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.030 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.141 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.176 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.205 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.235 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.267 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.387 | 
     | mux_80/U120         | S ^ -> Y v   | MUX2X1  | 0.241 |   0.818 |    0.629 | 
     | mux_80/U119         | A v -> Y ^   | INVX1   | 0.028 |   0.846 |    0.656 | 
     | regKey/U282         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.876 |    0.687 | 
     | regKey/U281         | A v -> Y ^   | INVX1   | 0.037 |   0.913 |    0.724 | 
     | regKey/\reg_reg[63] | D ^          | DFFSR   | 0.001 |   0.914 |    0.724 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[63]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.524
This Block's Segment Delay(segDel): 0.118
Total delay(totDel): 0.524 + 0.118 = 0.642
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.524 / 0.642 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[63] /CLK 
Endpoint:   regKey/\reg_reg[63] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.665
= Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.158 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.190 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.219 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.250 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.282 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.402 | 
     | mux_80/U120         | S ^ -> Y ^ | MUX2X1  | 0.244 |   0.540 |    0.646 | 
     | mux_80/U119         | A ^ -> Y v | INVX1   | 0.036 |   0.576 |    0.682 | 
     | regKey/U282         | A v -> Y ^ | MUX2X1  | 0.047 |   0.623 |    0.729 | 
     | regKey/U281         | A ^ -> Y v | INVX1   | 0.041 |   0.664 |    0.770 | 
     | regKey/\reg_reg[63] | D v        | DFFSR   | 0.001 |   0.665 |    0.771 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[63]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.857
This Block's Segment Delay(segDel): 0.118
Total delay(totDel): 0.857 + 0.118 = 0.975
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.857 / 0.975 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[63] /CLK 
Endpoint:   regKey/\reg_reg[63] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.946
= Slack Time                   -0.175
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.175 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.047 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.013 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.044 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.155 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.190 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.219 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.250 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.282 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.402 | 
     | mux_80/U120         | S ^ -> Y ^   | MUX2X1  | 0.244 |   0.821 |    0.646 | 
     | mux_80/U119         | A ^ -> Y v   | INVX1   | 0.036 |   0.857 |    0.682 | 
     | regKey/U282         | A v -> Y ^   | MUX2X1  | 0.047 |   0.904 |    0.729 | 
     | regKey/U281         | A ^ -> Y v   | INVX1   | 0.041 |   0.945 |    0.770 | 
     | regKey/\reg_reg[63] | D v          | DFFSR   | 0.001 |   0.946 |    0.771 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[62]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.420
This Block's Segment Delay(segDel): 0.125
Total delay(totDel): 0.420 + 0.125 = 0.545
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.420 / 0.545 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[62] /CLK 
Endpoint:   regKey/\reg_reg[62] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.525
= Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.255 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.287 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.316 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.347 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.379 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.499 | 
     | mux_80/U118         | S ^ -> Y v | MUX2X1  | 0.148 |   0.443 |    0.646 | 
     | mux_80/U117         | A v -> Y ^ | INVX1   | 0.028 |   0.472 |    0.675 | 
     | regKey/U280         | A ^ -> Y v | MUX2X1  | 0.032 |   0.504 |    0.707 | 
     | regKey/U279         | A v -> Y ^ | INVX1   | 0.021 |   0.525 |    0.728 | 
     | regKey/\reg_reg[62] | D ^        | DFFSR   | 0.000 |   0.525 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[62]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.753
This Block's Segment Delay(segDel): 0.125
Total delay(totDel): 0.753 + 0.125 = 0.878
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.753 / 0.878 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[62] /CLK 
Endpoint:   regKey/\reg_reg[62] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.806
= Slack Time                   -0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.078 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.049 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.084 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.141 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.252 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.287 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.316 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.347 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.379 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.499 | 
     | mux_80/U118         | S ^ -> Y v   | MUX2X1  | 0.148 |   0.725 |    0.646 | 
     | mux_80/U117         | A v -> Y ^   | INVX1   | 0.029 |   0.753 |    0.675 | 
     | regKey/U280         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.785 |    0.707 | 
     | regKey/U279         | A v -> Y ^   | INVX1   | 0.021 |   0.806 |    0.728 | 
     | regKey/\reg_reg[62] | D ^          | DFFSR   | 0.000 |   0.806 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[62]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.414
This Block's Segment Delay(segDel): 0.103
Total delay(totDel): 0.414 + 0.103 = 0.518
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.414 / 0.518 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[62] /CLK 
Endpoint:   regKey/\reg_reg[62] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.547
= Slack Time                    0.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.283 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.315 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.343 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.374 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.406 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.526 | 
     | mux_80/U118         | S ^ -> Y ^ | MUX2X1  | 0.136 |   0.432 |    0.662 | 
     | mux_80/U117         | A ^ -> Y v | INVX1   | 0.035 |   0.466 |    0.697 | 
     | regKey/U280         | A v -> Y ^ | MUX2X1  | 0.049 |   0.515 |    0.746 | 
     | regKey/U279         | A ^ -> Y v | INVX1   | 0.032 |   0.547 |    0.777 | 
     | regKey/\reg_reg[62] | D v        | DFFSR   | 0.000 |   0.547 |    0.778 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[62]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.748
This Block's Segment Delay(segDel): 0.103
Total delay(totDel): 0.748 + 0.103 = 0.851
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.748 / 0.851 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[62] /CLK 
Endpoint:   regKey/\reg_reg[62] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.828
= Slack Time                   -0.051
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.051 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.077 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.112 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.169 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.280 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.315 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.343 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.374 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.406 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.526 | 
     | mux_80/U118         | S ^ -> Y ^   | MUX2X1  | 0.136 |   0.713 |    0.662 | 
     | mux_80/U117         | A ^ -> Y v   | INVX1   | 0.035 |   0.748 |    0.697 | 
     | regKey/U280         | A v -> Y ^   | MUX2X1  | 0.049 |   0.797 |    0.746 | 
     | regKey/U279         | A ^ -> Y v   | INVX1   | 0.032 |   0.828 |    0.777 | 
     | regKey/\reg_reg[62] | D v          | DFFSR   | 0.000 |   0.828 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[61]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.437
This Block's Segment Delay(segDel): 0.133
Total delay(totDel): 0.437 + 0.133 = 0.570
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.437 / 0.570 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[61] /CLK 
Endpoint:   regKey/\reg_reg[61] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.550
= Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.230 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.262 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.291 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.322 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.354 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.474 | 
     | mux_80/U116         | S ^ -> Y v | MUX2X1  | 0.150 |   0.446 |    0.624 | 
     | mux_80/U115         | A v -> Y ^ | INVX1   | 0.043 |   0.489 |    0.668 | 
     | regKey/U278         | A ^ -> Y v | MUX2X1  | 0.035 |   0.525 |    0.703 | 
     | regKey/U277         | A v -> Y ^ | INVX1   | 0.025 |   0.550 |    0.728 | 
     | regKey/\reg_reg[61] | D ^        | DFFSR   | 0.000 |   0.550 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[61]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.771
This Block's Segment Delay(segDel): 0.133
Total delay(totDel): 0.771 + 0.133 = 0.903
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.771 / 0.903 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[61] /CLK 
Endpoint:   regKey/\reg_reg[61] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.831
= Slack Time                   -0.103
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.103 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.024 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.059 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.116 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.227 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.262 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.291 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.322 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.354 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.474 | 
     | mux_80/U116         | S ^ -> Y v   | MUX2X1  | 0.150 |   0.727 |    0.624 | 
     | mux_80/U115         | A v -> Y ^   | INVX1   | 0.043 |   0.771 |    0.668 | 
     | regKey/U278         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.806 |    0.703 | 
     | regKey/U277         | A v -> Y ^   | INVX1   | 0.025 |   0.831 |    0.728 | 
     | regKey/\reg_reg[61] | D ^          | DFFSR   | 0.000 |   0.831 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[61]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.427
This Block's Segment Delay(segDel): 0.114
Total delay(totDel): 0.427 + 0.114 = 0.541
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.427 / 0.541 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[61] /CLK 
Endpoint:   regKey/\reg_reg[61] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.569
= Slack Time                    0.207
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.259 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.291 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.320 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.350 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.382 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.502 | 
     | mux_80/U116         | S ^ -> Y ^ | MUX2X1  | 0.139 |   0.435 |    0.642 | 
     | mux_80/U115         | A ^ -> Y v | INVX1   | 0.044 |   0.479 |    0.686 | 
     | regKey/U278         | A v -> Y ^ | MUX2X1  | 0.055 |   0.535 |    0.741 | 
     | regKey/U277         | A ^ -> Y v | INVX1   | 0.035 |   0.569 |    0.776 | 
     | regKey/\reg_reg[61] | D v        | DFFSR   | 0.000 |   0.569 |    0.776 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[61]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.761
This Block's Segment Delay(segDel): 0.114
Total delay(totDel): 0.761 + 0.114 = 0.875
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.761 / 0.875 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[61] /CLK 
Endpoint:   regKey/\reg_reg[61] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.851
= Slack Time                   -0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.075 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.053 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.088 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.145 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.256 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.291 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.320 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.350 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.382 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.502 | 
     | mux_80/U116         | S ^ -> Y ^   | MUX2X1  | 0.139 |   0.716 |    0.642 | 
     | mux_80/U115         | A ^ -> Y v   | INVX1   | 0.044 |   0.761 |    0.686 | 
     | regKey/U278         | A v -> Y ^   | MUX2X1  | 0.055 |   0.816 |    0.741 | 
     | regKey/U277         | A ^ -> Y v   | INVX1   | 0.035 |   0.850 |    0.776 | 
     | regKey/\reg_reg[61] | D v          | DFFSR   | 0.000 |   0.851 |    0.776 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[60]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.500
This Block's Segment Delay(segDel): 0.128
Total delay(totDel): 0.500 + 0.128 = 0.627
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.500 / 0.627 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[60] /CLK 
Endpoint:   regKey/\reg_reg[60] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.608
= Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.173 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.205 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.234 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.264 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.296 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.416 | 
     | mux_80/U114         | S ^ -> Y v | MUX2X1  | 0.231 |   0.526 |    0.647 | 
     | mux_80/U113         | A v -> Y ^ | INVX1   | 0.025 |   0.552 |    0.672 | 
     | regKey/U276         | A ^ -> Y v | MUX2X1  | 0.034 |   0.586 |    0.706 | 
     | regKey/U275         | A v -> Y ^ | INVX1   | 0.022 |   0.608 |    0.728 | 
     | regKey/\reg_reg[60] | D ^        | DFFSR   | 0.000 |   0.608 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[60]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.833
This Block's Segment Delay(segDel): 0.128
Total delay(totDel): 0.833 + 0.128 = 0.961
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.833 / 0.961 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[60] /CLK 
Endpoint:   regKey/\reg_reg[60] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.889
= Slack Time                   -0.161
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.161 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.033 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.002 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.059 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.170 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.205 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.234 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.264 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.296 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.416 | 
     | mux_80/U114         | S ^ -> Y v   | MUX2X1  | 0.231 |   0.808 |    0.647 | 
     | mux_80/U113         | A v -> Y ^   | INVX1   | 0.025 |   0.833 |    0.672 | 
     | regKey/U276         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.867 |    0.706 | 
     | regKey/U275         | A v -> Y ^   | INVX1   | 0.022 |   0.889 |    0.728 | 
     | regKey/\reg_reg[60] | D ^          | DFFSR   | 0.000 |   0.889 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[60]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.510
This Block's Segment Delay(segDel): 0.108
Total delay(totDel): 0.510 + 0.108 = 0.618
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.510 / 0.618 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[60] /CLK 
Endpoint:   regKey/\reg_reg[60] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.647
= Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.182 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.214 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.243 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.274 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.306 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.426 | 
     | mux_80/U114         | S ^ -> Y ^ | MUX2X1  | 0.232 |   0.528 |    0.658 | 
     | mux_80/U113         | A ^ -> Y v | INVX1   | 0.034 |   0.562 |    0.692 | 
     | regKey/U276         | A v -> Y ^ | MUX2X1  | 0.053 |   0.615 |    0.745 | 
     | regKey/U275         | A ^ -> Y v | INVX1   | 0.032 |   0.647 |    0.777 | 
     | regKey/\reg_reg[60] | D v        | DFFSR   | 0.000 |   0.647 |    0.777 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[60]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.843
This Block's Segment Delay(segDel): 0.108
Total delay(totDel): 0.843 + 0.108 = 0.951
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.843 / 0.951 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[60] /CLK 
Endpoint:   regKey/\reg_reg[60] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.929
= Slack Time                   -0.151
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.151 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.024 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.011 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.068 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.179 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.214 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.243 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.274 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.306 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.426 | 
     | mux_80/U114         | S ^ -> Y ^   | MUX2X1  | 0.232 |   0.809 |    0.658 | 
     | mux_80/U113         | A ^ -> Y v   | INVX1   | 0.034 |   0.843 |    0.692 | 
     | regKey/U276         | A v -> Y ^   | MUX2X1  | 0.053 |   0.896 |    0.745 | 
     | regKey/U275         | A ^ -> Y v   | INVX1   | 0.032 |   0.928 |    0.777 | 
     | regKey/\reg_reg[60] | D v          | DFFSR   | 0.000 |   0.929 |    0.777 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[59]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.355
This Block's Segment Delay(segDel): 0.121
Total delay(totDel): 0.355 + 0.121 = 0.476
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.355 / 0.476 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[59] /CLK 
Endpoint:   regKey/\reg_reg[59] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.456
= Slack Time                    0.272
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.324 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.356 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.385 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.416 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.448 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.568 | 
     | mux_80/U110         | S ^ -> Y v | MUX2X1  | 0.086 |   0.382 |    0.654 | 
     | mux_80/U109         | A v -> Y ^ | INVX1   | 0.025 |   0.407 |    0.679 | 
     | regKey/U272         | A ^ -> Y v | MUX2X1  | 0.031 |   0.439 |    0.711 | 
     | regKey/U271         | A v -> Y ^ | INVX1   | 0.018 |   0.456 |    0.728 | 
     | regKey/\reg_reg[59] | D ^        | DFFSR   | 0.000 |   0.456 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[59]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.689
This Block's Segment Delay(segDel): 0.121
Total delay(totDel): 0.689 + 0.121 = 0.809
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.689 / 0.809 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[59] /CLK 
Endpoint:   regKey/\reg_reg[59] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.738
= Slack Time                   -0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.009 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.118 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.153 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.210 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.321 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.356 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.385 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.416 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.448 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.568 | 
     | mux_80/U110         | S ^ -> Y v   | MUX2X1  | 0.086 |   0.663 |    0.654 | 
     | mux_80/U109         | A v -> Y ^   | INVX1   | 0.025 |   0.688 |    0.679 | 
     | regKey/U272         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.720 |    0.711 | 
     | regKey/U271         | A v -> Y ^   | INVX1   | 0.018 |   0.738 |    0.728 | 
     | regKey/\reg_reg[59] | D ^          | DFFSR   | 0.000 |   0.738 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[59]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.367
This Block's Segment Delay(segDel): 0.099
Total delay(totDel): 0.367 + 0.099 = 0.465
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.367 / 0.465 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[59] /CLK 
Endpoint:   regKey/\reg_reg[59] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.497
= Slack Time                    0.283
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.335 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.367 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.396 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.426 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.458 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.578 | 
     | mux_80/U110         | S ^ -> Y ^ | MUX2X1  | 0.089 |   0.384 |    0.667 | 
     | mux_80/U109         | A ^ -> Y v | INVX1   | 0.035 |   0.419 |    0.701 | 
     | regKey/U272         | A v -> Y ^ | MUX2X1  | 0.049 |   0.467 |    0.750 | 
     | regKey/U271         | A ^ -> Y v | INVX1   | 0.029 |   0.497 |    0.779 | 
     | regKey/\reg_reg[59] | D v        | DFFSR   | 0.000 |   0.497 |    0.779 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[59]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.700
This Block's Segment Delay(segDel): 0.099
Total delay(totDel): 0.700 + 0.099 = 0.799
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.700 / 0.799 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[59] /CLK 
Endpoint:   regKey/\reg_reg[59] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.778
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.001 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.129 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.164 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.221 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.332 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.367 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.396 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.426 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.458 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.578 | 
     | mux_80/U110         | S ^ -> Y ^   | MUX2X1  | 0.089 |   0.665 |    0.667 | 
     | mux_80/U109         | A ^ -> Y v   | INVX1   | 0.035 |   0.700 |    0.701 | 
     | regKey/U272         | A v -> Y ^   | MUX2X1  | 0.049 |   0.749 |    0.750 | 
     | regKey/U271         | A ^ -> Y v   | INVX1   | 0.029 |   0.778 |    0.779 | 
     | regKey/\reg_reg[59] | D v          | DFFSR   | 0.000 |   0.778 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[58]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.429
This Block's Segment Delay(segDel): 0.121
Total delay(totDel): 0.429 + 0.121 = 0.550
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.429 / 0.550 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[58] /CLK 
Endpoint:   regKey/\reg_reg[58] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.531
= Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.250 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.282 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.311 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.341 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.373 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.493 | 
     | mux_80/U108         | S ^ -> Y v | MUX2X1  | 0.156 |   0.452 |    0.649 | 
     | mux_80/U107         | A v -> Y ^ | INVX1   | 0.029 |   0.481 |    0.679 | 
     | regKey/U270         | A ^ -> Y v | MUX2X1  | 0.034 |   0.515 |    0.712 | 
     | regKey/U269         | A v -> Y ^ | INVX1   | 0.016 |   0.531 |    0.728 | 
     | regKey/\reg_reg[58] | D ^        | DFFSR   | 0.000 |   0.531 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[58]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.768
This Block's Segment Delay(segDel): 0.121
Total delay(totDel): 0.768 + 0.121 = 0.889
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.768 / 0.889 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[58] /CLK 
Endpoint:   regKey/\reg_reg[58] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.817
= Slack Time                   -0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.089 | 
     | SM/\state_reg[1]    | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.056 | 
     | SM/U12              | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.132 | 
     | SM/U13              | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.215 | 
     | SM/U4               | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.272 | 
     | SM/U22              | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.299 | 
     | SM/U30              | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.324 | 
     | SM/U29              | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.366 | 
     | SM/U28              | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.456 | 
     | mux_80/U108         | S v -> Y v   | MUX2X1  | 0.193 |   0.738 |    0.649 | 
     | mux_80/U107         | A v -> Y ^   | INVX1   | 0.029 |   0.768 |    0.679 | 
     | regKey/U270         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.801 |    0.712 | 
     | regKey/U269         | A v -> Y ^   | INVX1   | 0.016 |   0.817 |    0.728 | 
     | regKey/\reg_reg[58] | D ^          | DFFSR   | 0.000 |   0.817 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[58]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.441
This Block's Segment Delay(segDel): 0.101
Total delay(totDel): 0.441 + 0.101 = 0.542
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.441 / 0.542 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[58] /CLK 
Endpoint:   regKey/\reg_reg[58] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.575
= Slack Time                    0.206
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.258 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.290 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.318 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.349 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.381 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.501 | 
     | mux_80/U108         | S ^ -> Y ^ | MUX2X1  | 0.162 |   0.457 |    0.663 | 
     | mux_80/U107         | A ^ -> Y v | INVX1   | 0.036 |   0.494 |    0.699 | 
     | regKey/U270         | A v -> Y ^ | MUX2X1  | 0.053 |   0.546 |    0.752 | 
     | regKey/U269         | A ^ -> Y v | INVX1   | 0.028 |   0.575 |    0.780 | 
     | regKey/\reg_reg[58] | D v        | DFFSR   | 0.000 |   0.575 |    0.780 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[58]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.781
This Block's Segment Delay(segDel): 0.101
Total delay(totDel): 0.781 + 0.101 = 0.882
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.781 / 0.882 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[58] /CLK 
Endpoint:   regKey/\reg_reg[58] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.862
= Slack Time                   -0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.082 | 
     | SM/\state_reg[1]    | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.063 | 
     | SM/U12              | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.139 | 
     | SM/U13              | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.223 | 
     | SM/U4               | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.279 | 
     | SM/U22              | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.306 | 
     | SM/U30              | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.331 | 
     | SM/U29              | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.373 | 
     | SM/U28              | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.463 | 
     | mux_80/U108         | S v -> Y ^   | MUX2X1  | 0.200 |   0.745 |    0.663 | 
     | mux_80/U107         | A ^ -> Y v   | INVX1   | 0.036 |   0.781 |    0.699 | 
     | regKey/U270         | A v -> Y ^   | MUX2X1  | 0.053 |   0.834 |    0.752 | 
     | regKey/U269         | A ^ -> Y v   | INVX1   | 0.028 |   0.862 |    0.780 | 
     | regKey/\reg_reg[58] | D v          | DFFSR   | 0.000 |   0.862 |    0.780 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[57]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.372
This Block's Segment Delay(segDel): 0.126
Total delay(totDel): 0.372 + 0.126 = 0.498
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.372 / 0.498 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[57] /CLK 
Endpoint:   regKey/\reg_reg[57] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.479
= Slack Time                    0.250
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.302 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.334 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.363 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.394 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.426 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.546 | 
     | mux_80/U106         | S ^ -> Y v | MUX2X1  | 0.098 |   0.394 |    0.643 | 
     | mux_80/U105         | A v -> Y ^ | INVX1   | 0.031 |   0.424 |    0.674 | 
     | regKey/U268         | A ^ -> Y v | MUX2X1  | 0.032 |   0.456 |    0.706 | 
     | regKey/U267         | A v -> Y ^ | INVX1   | 0.022 |   0.478 |    0.728 | 
     | regKey/\reg_reg[57] | D ^        | DFFSR   | 0.000 |   0.479 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[57]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.706
This Block's Segment Delay(segDel): 0.126
Total delay(totDel): 0.706 + 0.126 = 0.831
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.706 / 0.831 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[57] /CLK 
Endpoint:   regKey/\reg_reg[57] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.760
= Slack Time                   -0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.031 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.096 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.131 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.188 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.299 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.334 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.363 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.394 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.426 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.546 | 
     | mux_80/U106         | S ^ -> Y v   | MUX2X1  | 0.098 |   0.675 |    0.643 | 
     | mux_80/U105         | A v -> Y ^   | INVX1   | 0.031 |   0.705 |    0.674 | 
     | regKey/U268         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.737 |    0.706 | 
     | regKey/U267         | A v -> Y ^   | INVX1   | 0.022 |   0.759 |    0.728 | 
     | regKey/\reg_reg[57] | D ^          | DFFSR   | 0.000 |   0.760 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[57]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.396
This Block's Segment Delay(segDel): 0.104
Total delay(totDel): 0.396 + 0.104 = 0.500
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.396 / 0.500 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[57] /CLK 
Endpoint:   regKey/\reg_reg[57] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.529
= Slack Time                    0.248
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.300 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.332 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.361 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.392 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.424 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.544 | 
     | mux_80/U106         | S ^ -> Y ^ | MUX2X1  | 0.109 |   0.405 |    0.653 | 
     | mux_80/U105         | A ^ -> Y v | INVX1   | 0.043 |   0.448 |    0.696 | 
     | regKey/U268         | A v -> Y ^ | MUX2X1  | 0.049 |   0.497 |    0.745 | 
     | regKey/U267         | A ^ -> Y v | INVX1   | 0.032 |   0.529 |    0.777 | 
     | regKey/\reg_reg[57] | D v        | DFFSR   | 0.000 |   0.529 |    0.777 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[57]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.729
This Block's Segment Delay(segDel): 0.104
Total delay(totDel): 0.729 + 0.104 = 0.833
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.729 / 0.833 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[57] /CLK 
Endpoint:   regKey/\reg_reg[57] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.810
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.033 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.095 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.129 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.186 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.297 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.332 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.361 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.392 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.424 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.544 | 
     | mux_80/U106         | S ^ -> Y ^   | MUX2X1  | 0.109 |   0.686 |    0.653 | 
     | mux_80/U105         | A ^ -> Y v   | INVX1   | 0.043 |   0.729 |    0.696 | 
     | regKey/U268         | A v -> Y ^   | MUX2X1  | 0.049 |   0.778 |    0.745 | 
     | regKey/U267         | A ^ -> Y v   | INVX1   | 0.032 |   0.810 |    0.777 | 
     | regKey/\reg_reg[57] | D v          | DFFSR   | 0.000 |   0.810 |    0.777 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[56]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.449
This Block's Segment Delay(segDel): 0.145
Total delay(totDel): 0.449 + 0.145 = 0.594
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.449 / 0.594 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[56] /CLK 
Endpoint:   regKey/\reg_reg[56] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                   0.800
= Required Time                 0.725
- Arrival Time                  0.572
= Slack Time                    0.154
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.206 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.238 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.266 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.297 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.329 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.449 | 
     | mux_80/U104         | S ^ -> Y v | MUX2X1  | 0.185 |   0.481 |    0.634 | 
     | mux_80/U103         | A v -> Y ^ | INVX1   | 0.020 |   0.501 |    0.655 | 
     | regKey/U266         | A ^ -> Y v | MUX2X1  | 0.034 |   0.535 |    0.688 | 
     | regKey/U265         | A v -> Y ^ | INVX1   | 0.036 |   0.571 |    0.724 | 
     | regKey/\reg_reg[56] | D ^        | DFFSR   | 0.001 |   0.572 |    0.725 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[56]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.782
This Block's Segment Delay(segDel): 0.145
Total delay(totDel): 0.782 + 0.145 = 0.928
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.782 / 0.928 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[56] /CLK 
Endpoint:   regKey/\reg_reg[56] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                   0.800
= Required Time                 0.725
- Arrival Time                  0.853
= Slack Time                   -0.128
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.128 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.000 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.035 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.092 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.203 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.238 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.266 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.297 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.329 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.449 | 
     | mux_80/U104         | S ^ -> Y v   | MUX2X1  | 0.185 |   0.762 |    0.634 | 
     | mux_80/U103         | A v -> Y ^   | INVX1   | 0.020 |   0.782 |    0.655 | 
     | regKey/U266         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.816 |    0.688 | 
     | regKey/U265         | A v -> Y ^   | INVX1   | 0.036 |   0.852 |    0.724 | 
     | regKey/\reg_reg[56] | D ^          | DFFSR   | 0.001 |   0.853 |    0.725 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[56]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.465
This Block's Segment Delay(segDel): 0.123
Total delay(totDel): 0.465 + 0.123 = 0.588
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.465 / 0.588 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[56] /CLK 
Endpoint:   regKey/\reg_reg[56] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.612
= Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.212 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.244 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.273 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.303 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.335 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.455 | 
     | mux_80/U104         | S ^ -> Y ^ | MUX2X1  | 0.191 |   0.486 |    0.646 | 
     | mux_80/U103         | A ^ -> Y v | INVX1   | 0.031 |   0.517 |    0.677 | 
     | regKey/U266         | A v -> Y ^ | MUX2X1  | 0.053 |   0.570 |    0.730 | 
     | regKey/U265         | A ^ -> Y v | INVX1   | 0.041 |   0.611 |    0.771 | 
     | regKey/\reg_reg[56] | D v        | DFFSR   | 0.001 |   0.612 |    0.772 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[56]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.799
This Block's Segment Delay(segDel): 0.123
Total delay(totDel): 0.799 + 0.123 = 0.922
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.799 / 0.922 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[56] /CLK 
Endpoint:   regKey/\reg_reg[56] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.893
= Slack Time                   -0.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.121 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.006 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.041 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.098 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.209 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.244 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.273 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.303 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.335 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.455 | 
     | mux_80/U104         | S ^ -> Y ^   | MUX2X1  | 0.191 |   0.768 |    0.646 | 
     | mux_80/U103         | A ^ -> Y v   | INVX1   | 0.031 |   0.799 |    0.677 | 
     | regKey/U266         | A v -> Y ^   | MUX2X1  | 0.053 |   0.851 |    0.730 | 
     | regKey/U265         | A ^ -> Y v   | INVX1   | 0.041 |   0.892 |    0.771 | 
     | regKey/\reg_reg[56] | D v          | DFFSR   | 0.001 |   0.893 |    0.772 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[55]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.422
This Block's Segment Delay(segDel): 0.124
Total delay(totDel): 0.422 + 0.124 = 0.546
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.422 / 0.546 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[55] /CLK 
Endpoint:   regKey/\reg_reg[55] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.527
= Slack Time                    0.202
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.254 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.286 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.315 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.345 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.377 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.497 | 
     | mux_80/U102         | S ^ -> Y v | MUX2X1  | 0.149 |   0.445 |    0.647 | 
     | mux_80/U101         | A v -> Y ^ | INVX1   | 0.029 |   0.474 |    0.676 | 
     | regKey/U264         | A ^ -> Y v | MUX2X1  | 0.033 |   0.506 |    0.708 | 
     | regKey/U263         | A v -> Y ^ | INVX1   | 0.020 |   0.526 |    0.728 | 
     | regKey/\reg_reg[55] | D ^        | DFFSR   | 0.000 |   0.527 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[55]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.755
This Block's Segment Delay(segDel): 0.124
Total delay(totDel): 0.755 + 0.124 = 0.880
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.755 / 0.880 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[55] /CLK 
Endpoint:   regKey/\reg_reg[55] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.808
= Slack Time                   -0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.079 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.048 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.083 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.140 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.251 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.286 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.315 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.345 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.377 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.497 | 
     | mux_80/U102         | S ^ -> Y v   | MUX2X1  | 0.149 |   0.726 |    0.647 | 
     | mux_80/U101         | A v -> Y ^   | INVX1   | 0.029 |   0.755 |    0.676 | 
     | regKey/U264         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.788 |    0.708 | 
     | regKey/U263         | A v -> Y ^   | INVX1   | 0.020 |   0.808 |    0.728 | 
     | regKey/\reg_reg[55] | D ^          | DFFSR   | 0.000 |   0.808 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[55]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.434
This Block's Segment Delay(segDel): 0.103
Total delay(totDel): 0.434 + 0.103 = 0.537
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.434 / 0.537 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[55] /CLK 
Endpoint:   regKey/\reg_reg[55] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.568
= Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.263 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.295 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.323 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.354 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.386 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.506 | 
     | mux_80/U102         | S ^ -> Y ^ | MUX2X1  | 0.155 |   0.451 |    0.661 | 
     | mux_80/U101         | A ^ -> Y v | INVX1   | 0.036 |   0.486 |    0.697 | 
     | regKey/U264         | A v -> Y ^ | MUX2X1  | 0.051 |   0.537 |    0.747 | 
     | regKey/U263         | A ^ -> Y v | INVX1   | 0.031 |   0.568 |    0.778 | 
     | regKey/\reg_reg[55] | D v        | DFFSR   | 0.000 |   0.568 |    0.778 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[55]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.768
This Block's Segment Delay(segDel): 0.103
Total delay(totDel): 0.768 + 0.103 = 0.871
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.768 / 0.871 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[55] /CLK 
Endpoint:   regKey/\reg_reg[55] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.849
= Slack Time                   -0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.071 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.057 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.092 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.149 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.260 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.295 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.324 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.354 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.386 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.506 | 
     | mux_80/U102         | S ^ -> Y ^   | MUX2X1  | 0.155 |   0.732 |    0.661 | 
     | mux_80/U101         | A ^ -> Y v   | INVX1   | 0.036 |   0.767 |    0.697 | 
     | regKey/U264         | A v -> Y ^   | MUX2X1  | 0.051 |   0.818 |    0.747 | 
     | regKey/U263         | A ^ -> Y v   | INVX1   | 0.031 |   0.849 |    0.778 | 
     | regKey/\reg_reg[55] | D v          | DFFSR   | 0.000 |   0.849 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[54]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.415
This Block's Segment Delay(segDel): 0.123
Total delay(totDel): 0.415 + 0.123 = 0.538
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.415 / 0.538 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[54] /CLK 
Endpoint:   regKey/\reg_reg[54] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.518
= Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.262 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.294 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.323 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.354 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.386 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.506 | 
     | mux_80/U100         | S ^ -> Y v | MUX2X1  | 0.149 |   0.445 |    0.655 | 
     | mux_80/U99          | A v -> Y ^ | INVX1   | 0.022 |   0.467 |    0.677 | 
     | regKey/U262         | A ^ -> Y v | MUX2X1  | 0.031 |   0.498 |    0.708 | 
     | regKey/U261         | A v -> Y ^ | INVX1   | 0.020 |   0.518 |    0.728 | 
     | regKey/\reg_reg[54] | D ^        | DFFSR   | 0.000 |   0.518 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[54]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.748
This Block's Segment Delay(segDel): 0.123
Total delay(totDel): 0.748 + 0.123 = 0.871
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.748 / 0.871 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[54] /CLK 
Endpoint:   regKey/\reg_reg[54] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.800
= Slack Time                   -0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.071 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.056 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.091 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.148 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.259 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.294 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.323 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.354 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.386 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.506 | 
     | mux_80/U100         | S ^ -> Y v   | MUX2X1  | 0.149 |   0.726 |    0.655 | 
     | mux_80/U99          | A v -> Y ^   | INVX1   | 0.022 |   0.748 |    0.677 | 
     | regKey/U262         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.780 |    0.708 | 
     | regKey/U261         | A v -> Y ^   | INVX1   | 0.020 |   0.799 |    0.728 | 
     | regKey/\reg_reg[54] | D ^          | DFFSR   | 0.000 |   0.800 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[54]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.430
This Block's Segment Delay(segDel): 0.101
Total delay(totDel): 0.430 + 0.101 = 0.531
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.430 / 0.531 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[54] /CLK 
Endpoint:   regKey/\reg_reg[54] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.561
= Slack Time                    0.217
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.269 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.302 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.330 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.361 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.393 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.513 | 
     | mux_80/U100         | S ^ -> Y ^ | MUX2X1  | 0.155 |   0.450 |    0.668 | 
     | mux_80/U99          | A ^ -> Y v | INVX1   | 0.032 |   0.482 |    0.699 | 
     | regKey/U262         | A v -> Y ^ | MUX2X1  | 0.048 |   0.530 |    0.748 | 
     | regKey/U261         | A ^ -> Y v | INVX1   | 0.030 |   0.561 |    0.778 | 
     | regKey/\reg_reg[54] | D v        | DFFSR   | 0.000 |   0.561 |    0.778 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[54]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.763
This Block's Segment Delay(segDel): 0.101
Total delay(totDel): 0.763 + 0.101 = 0.864
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.763 / 0.864 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[54] /CLK 
Endpoint:   regKey/\reg_reg[54] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.842
= Slack Time                   -0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.064 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.064 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.098 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.155 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.266 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.302 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.330 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.361 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.393 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.513 | 
     | mux_80/U100         | S ^ -> Y ^   | MUX2X1  | 0.155 |   0.732 |    0.668 | 
     | mux_80/U99          | A ^ -> Y v   | INVX1   | 0.032 |   0.763 |    0.699 | 
     | regKey/U262         | A v -> Y ^   | MUX2X1  | 0.048 |   0.812 |    0.748 | 
     | regKey/U261         | A ^ -> Y v   | INVX1   | 0.030 |   0.842 |    0.778 | 
     | regKey/\reg_reg[54] | D v          | DFFSR   | 0.000 |   0.842 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[53]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.420
This Block's Segment Delay(segDel): 0.120
Total delay(totDel): 0.420 + 0.120 = 0.540
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.420 / 0.540 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[53] /CLK 
Endpoint:   regKey/\reg_reg[53] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.520
= Slack Time                    0.208
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.260 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.292 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.321 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.352 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.384 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.504 | 
     | mux_80/U98          | S ^ -> Y v | MUX2X1  | 0.136 |   0.431 |    0.639 | 
     | mux_80/U97          | A v -> Y ^ | INVX1   | 0.041 |   0.472 |    0.680 | 
     | regKey/U260         | A ^ -> Y v | MUX2X1  | 0.032 |   0.505 |    0.713 | 
     | regKey/U259         | A v -> Y ^ | INVX1   | 0.016 |   0.520 |    0.728 | 
     | regKey/\reg_reg[53] | D ^        | DFFSR   | 0.000 |   0.520 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[53]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.753
This Block's Segment Delay(segDel): 0.120
Total delay(totDel): 0.753 + 0.120 = 0.873
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.753 / 0.873 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[53] /CLK 
Endpoint:   regKey/\reg_reg[53] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.802
= Slack Time                   -0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.073 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.054 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.089 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.146 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.257 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.292 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.321 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.352 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.384 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.504 | 
     | mux_80/U98          | S ^ -> Y v   | MUX2X1  | 0.136 |   0.713 |    0.639 | 
     | mux_80/U97          | A v -> Y ^   | INVX1   | 0.041 |   0.753 |    0.680 | 
     | regKey/U260         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.786 |    0.713 | 
     | regKey/U259         | A v -> Y ^   | INVX1   | 0.016 |   0.802 |    0.728 | 
     | regKey/\reg_reg[53] | D ^          | DFFSR   | 0.000 |   0.802 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[53]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.415
This Block's Segment Delay(segDel): 0.098
Total delay(totDel): 0.415 + 0.098 = 0.513
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.415 / 0.513 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[53] /CLK 
Endpoint:   regKey/\reg_reg[53] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.545
= Slack Time                    0.235
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.287 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.319 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.348 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.379 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.411 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.531 | 
     | mux_80/U98          | S ^ -> Y ^ | MUX2X1  | 0.129 |   0.424 |    0.659 | 
     | mux_80/U97          | A ^ -> Y v | INVX1   | 0.043 |   0.467 |    0.702 | 
     | regKey/U260         | A v -> Y ^ | MUX2X1  | 0.050 |   0.517 |    0.752 | 
     | regKey/U259         | A ^ -> Y v | INVX1   | 0.028 |   0.545 |    0.780 | 
     | regKey/\reg_reg[53] | D v        | DFFSR   | 0.000 |   0.545 |    0.780 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[53]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.749
This Block's Segment Delay(segDel): 0.098
Total delay(totDel): 0.749 + 0.098 = 0.846
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.749 / 0.846 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[53] /CLK 
Endpoint:   regKey/\reg_reg[53] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.826
= Slack Time                   -0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.046 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.081 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.116 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.173 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.284 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.319 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.348 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.379 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.411 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.531 | 
     | mux_80/U98          | S ^ -> Y ^   | MUX2X1  | 0.129 |   0.706 |    0.659 | 
     | mux_80/U97          | A ^ -> Y v   | INVX1   | 0.043 |   0.749 |    0.702 | 
     | regKey/U260         | A v -> Y ^   | MUX2X1  | 0.050 |   0.798 |    0.752 | 
     | regKey/U259         | A ^ -> Y v   | INVX1   | 0.028 |   0.826 |    0.780 | 
     | regKey/\reg_reg[53] | D v          | DFFSR   | 0.000 |   0.826 |    0.780 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[52]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.428
This Block's Segment Delay(segDel): 0.124
Total delay(totDel): 0.428 + 0.124 = 0.552
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.428 / 0.552 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[52] /CLK 
Endpoint:   regKey/\reg_reg[52] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.532
= Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.248 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.280 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.309 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.340 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.372 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.492 | 
     | mux_80/U96          | S ^ -> Y v | MUX2X1  | 0.143 |   0.438 |    0.635 | 
     | mux_80/U95          | A v -> Y ^ | INVX1   | 0.041 |   0.480 |    0.676 | 
     | regKey/U258         | A ^ -> Y v | MUX2X1  | 0.032 |   0.511 |    0.707 | 
     | regKey/U257         | A v -> Y ^ | INVX1   | 0.021 |   0.532 |    0.728 | 
     | regKey/\reg_reg[52] | D ^        | DFFSR   | 0.000 |   0.532 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[52]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.761
This Block's Segment Delay(segDel): 0.124
Total delay(totDel): 0.761 + 0.124 = 0.885
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.761 / 0.885 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[52] /CLK 
Endpoint:   regKey/\reg_reg[52] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.813
= Slack Time                   -0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.085 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.042 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.077 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.134 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.245 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.280 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.309 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.340 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.372 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.492 | 
     | mux_80/U96          | S ^ -> Y v   | MUX2X1  | 0.143 |   0.720 |    0.635 | 
     | mux_80/U95          | A v -> Y ^   | INVX1   | 0.041 |   0.761 |    0.676 | 
     | regKey/U258         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.792 |    0.707 | 
     | regKey/U257         | A v -> Y ^   | INVX1   | 0.021 |   0.813 |    0.728 | 
     | regKey/\reg_reg[52] | D ^          | DFFSR   | 0.000 |   0.813 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[52]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.413
This Block's Segment Delay(segDel): 0.102
Total delay(totDel): 0.413 + 0.102 = 0.515
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.413 / 0.515 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[52] /CLK 
Endpoint:   regKey/\reg_reg[52] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.545
= Slack Time                    0.233
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.285 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.317 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.346 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.377 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.409 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.529 | 
     | mux_80/U96          | S ^ -> Y ^ | MUX2X1  | 0.134 |   0.429 |    0.662 | 
     | mux_80/U95          | A ^ -> Y v | INVX1   | 0.035 |   0.465 |    0.698 | 
     | regKey/U258         | A v -> Y ^ | MUX2X1  | 0.049 |   0.513 |    0.747 | 
     | regKey/U257         | A ^ -> Y v | INVX1   | 0.031 |   0.545 |    0.778 | 
     | regKey/\reg_reg[52] | D v        | DFFSR   | 0.000 |   0.545 |    0.778 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[52]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.746
This Block's Segment Delay(segDel): 0.102
Total delay(totDel): 0.746 + 0.102 = 0.848
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.746 / 0.848 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[52] /CLK 
Endpoint:   regKey/\reg_reg[52] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.826
= Slack Time                   -0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.048 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.080 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.114 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.171 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.282 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.317 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.346 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.377 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.409 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.529 | 
     | mux_80/U96          | S ^ -> Y ^   | MUX2X1  | 0.134 |   0.710 |    0.662 | 
     | mux_80/U95          | A ^ -> Y v   | INVX1   | 0.035 |   0.746 |    0.698 | 
     | regKey/U258         | A v -> Y ^   | MUX2X1  | 0.049 |   0.795 |    0.747 | 
     | regKey/U257         | A ^ -> Y v   | INVX1   | 0.031 |   0.826 |    0.778 | 
     | regKey/\reg_reg[52] | D v          | DFFSR   | 0.000 |   0.826 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[51]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.463
This Block's Segment Delay(segDel): 0.125
Total delay(totDel): 0.463 + 0.125 = 0.589
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.463 / 0.589 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[51] /CLK 
Endpoint:   regKey/\reg_reg[51] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.569
= Slack Time                    0.159
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.212 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.244 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.272 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.303 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.335 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.455 | 
     | mux_80/U94          | S ^ -> Y v | MUX2X1  | 0.184 |   0.479 |    0.639 | 
     | mux_80/U93          | A v -> Y ^ | INVX1   | 0.036 |   0.515 |    0.675 | 
     | regKey/U256         | A ^ -> Y v | MUX2X1  | 0.034 |   0.550 |    0.709 | 
     | regKey/U255         | A v -> Y ^ | INVX1   | 0.019 |   0.569 |    0.728 | 
     | regKey/\reg_reg[51] | D ^        | DFFSR   | 0.000 |   0.569 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[51]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.797
This Block's Segment Delay(segDel): 0.125
Total delay(totDel): 0.797 + 0.125 = 0.922
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.797 / 0.922 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[51] /CLK 
Endpoint:   regKey/\reg_reg[51] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.850
= Slack Time                   -0.122
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.122 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.006 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.041 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.098 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.209 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.244 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.272 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.303 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.335 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.455 | 
     | mux_80/U94          | S ^ -> Y v   | MUX2X1  | 0.184 |   0.761 |    0.639 | 
     | mux_80/U93          | A v -> Y ^   | INVX1   | 0.036 |   0.797 |    0.675 | 
     | regKey/U256         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.831 |    0.709 | 
     | regKey/U255         | A v -> Y ^   | INVX1   | 0.019 |   0.850 |    0.728 | 
     | regKey/\reg_reg[51] | D ^          | DFFSR   | 0.000 |   0.850 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[51]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.466
This Block's Segment Delay(segDel): 0.106
Total delay(totDel): 0.466 + 0.106 = 0.572
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.466 / 0.572 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[51] /CLK 
Endpoint:   regKey/\reg_reg[51] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.603
= Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.228 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.260 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.288 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.319 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.351 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.471 | 
     | mux_80/U94          | S ^ -> Y ^ | MUX2X1  | 0.191 |   0.486 |    0.662 | 
     | mux_80/U93          | A ^ -> Y v | INVX1   | 0.032 |   0.518 |    0.694 | 
     | regKey/U256         | A v -> Y ^ | MUX2X1  | 0.054 |   0.572 |    0.748 | 
     | regKey/U255         | A ^ -> Y v | INVX1   | 0.031 |   0.603 |    0.779 | 
     | regKey/\reg_reg[51] | D v        | DFFSR   | 0.000 |   0.603 |    0.779 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[51]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.800
This Block's Segment Delay(segDel): 0.106
Total delay(totDel): 0.800 + 0.106 = 0.906
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.800 / 0.906 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[51] /CLK 
Endpoint:   regKey/\reg_reg[51] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.884
= Slack Time                   -0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.106 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.022 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.057 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.114 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.225 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.260 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.288 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.319 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.351 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.471 | 
     | mux_80/U94          | S ^ -> Y ^   | MUX2X1  | 0.191 |   0.768 |    0.662 | 
     | mux_80/U93          | A ^ -> Y v   | INVX1   | 0.032 |   0.800 |    0.694 | 
     | regKey/U256         | A v -> Y ^   | MUX2X1  | 0.054 |   0.854 |    0.748 | 
     | regKey/U255         | A ^ -> Y v   | INVX1   | 0.031 |   0.884 |    0.779 | 
     | regKey/\reg_reg[51] | D v          | DFFSR   | 0.000 |   0.884 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[50]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.476
This Block's Segment Delay(segDel): 0.125
Total delay(totDel): 0.476 + 0.125 = 0.601
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.476 / 0.601 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[50] /CLK 
Endpoint:   regKey/\reg_reg[50] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.581
= Slack Time                    0.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.200 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.232 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.260 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.291 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.323 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.443 | 
     | mux_80/U92          | S ^ -> Y v | MUX2X1  | 0.190 |   0.486 |    0.634 | 
     | mux_80/U91          | A v -> Y ^ | INVX1   | 0.041 |   0.528 |    0.675 | 
     | regKey/U254         | A ^ -> Y v | MUX2X1  | 0.033 |   0.561 |    0.708 | 
     | regKey/U253         | A v -> Y ^ | INVX1   | 0.020 |   0.581 |    0.728 | 
     | regKey/\reg_reg[50] | D ^        | DFFSR   | 0.000 |   0.581 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[50]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.809
This Block's Segment Delay(segDel): 0.125
Total delay(totDel): 0.809 + 0.125 = 0.934
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.809 / 0.934 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[50] /CLK 
Endpoint:   regKey/\reg_reg[50] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.862
= Slack Time                   -0.134
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.134 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.006 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.029 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.086 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.197 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.232 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.260 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.291 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.323 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.443 | 
     | mux_80/U92          | S ^ -> Y v   | MUX2X1  | 0.190 |   0.767 |    0.634 | 
     | mux_80/U91          | A v -> Y ^   | INVX1   | 0.041 |   0.809 |    0.675 | 
     | regKey/U254         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.842 |    0.708 | 
     | regKey/U253         | A v -> Y ^   | INVX1   | 0.020 |   0.862 |    0.728 | 
     | regKey/\reg_reg[50] | D ^          | DFFSR   | 0.000 |   0.862 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[50]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.483
This Block's Segment Delay(segDel): 0.105
Total delay(totDel): 0.483 + 0.105 = 0.587
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.483 / 0.587 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[50] /CLK 
Endpoint:   regKey/\reg_reg[50] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.618
= Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.213 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.245 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.273 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.304 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.336 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.456 | 
     | mux_80/U92          | S ^ -> Y ^ | MUX2X1  | 0.203 |   0.498 |    0.659 | 
     | mux_80/U91          | A ^ -> Y v | INVX1   | 0.036 |   0.535 |    0.695 | 
     | regKey/U254         | A v -> Y ^ | MUX2X1  | 0.052 |   0.587 |    0.747 | 
     | regKey/U253         | A ^ -> Y v | INVX1   | 0.031 |   0.618 |    0.778 | 
     | regKey/\reg_reg[50] | D v        | DFFSR   | 0.000 |   0.618 |    0.778 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[50]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.816
This Block's Segment Delay(segDel): 0.105
Total delay(totDel): 0.816 + 0.105 = 0.921
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.816 / 0.921 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[50] /CLK 
Endpoint:   regKey/\reg_reg[50] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.899
= Slack Time                   -0.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.121 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.007 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.042 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.099 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.210 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.245 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.274 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.304 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.336 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.456 | 
     | mux_80/U92          | S ^ -> Y ^   | MUX2X1  | 0.203 |   0.780 |    0.659 | 
     | mux_80/U91          | A ^ -> Y v   | INVX1   | 0.036 |   0.816 |    0.695 | 
     | regKey/U254         | A v -> Y ^   | MUX2X1  | 0.052 |   0.868 |    0.747 | 
     | regKey/U253         | A ^ -> Y v   | INVX1   | 0.031 |   0.899 |    0.778 | 
     | regKey/\reg_reg[50] | D v          | DFFSR   | 0.000 |   0.899 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[49]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.456
This Block's Segment Delay(segDel): 0.125
Total delay(totDel): 0.456 + 0.125 = 0.581
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.456 / 0.581 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[49] /CLK 
Endpoint:   regKey/\reg_reg[49] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.561
= Slack Time                    0.167
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.220 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.252 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.280 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.311 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.343 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.463 | 
     | mux_80/U88          | S ^ -> Y v | MUX2X1  | 0.184 |   0.479 |    0.647 | 
     | mux_80/U87          | A v -> Y ^ | INVX1   | 0.029 |   0.508 |    0.675 | 
     | regKey/U250         | A ^ -> Y v | MUX2X1  | 0.034 |   0.542 |    0.709 | 
     | regKey/U249         | A v -> Y ^ | INVX1   | 0.019 |   0.561 |    0.728 | 
     | regKey/\reg_reg[49] | D ^        | DFFSR   | 0.000 |   0.561 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[49]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.789
This Block's Segment Delay(segDel): 0.125
Total delay(totDel): 0.789 + 0.125 = 0.914
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.789 / 0.914 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[49] /CLK 
Endpoint:   regKey/\reg_reg[49] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.842
= Slack Time                   -0.114
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.114 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.014 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.049 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.106 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.217 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.252 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.280 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.311 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.343 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.463 | 
     | mux_80/U88          | S ^ -> Y v   | MUX2X1  | 0.184 |   0.760 |    0.647 | 
     | mux_80/U87          | A v -> Y ^   | INVX1   | 0.029 |   0.789 |    0.675 | 
     | regKey/U250         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.823 |    0.709 | 
     | regKey/U249         | A v -> Y ^   | INVX1   | 0.019 |   0.842 |    0.728 | 
     | regKey/\reg_reg[49] | D ^          | DFFSR   | 0.000 |   0.842 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[49]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.468
This Block's Segment Delay(segDel): 0.105
Total delay(totDel): 0.468 + 0.105 = 0.573
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.468 / 0.573 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[49] /CLK 
Endpoint:   regKey/\reg_reg[49] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.603
= Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.228 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.260 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.288 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.319 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.351 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.471 | 
     | mux_80/U88          | S ^ -> Y ^ | MUX2X1  | 0.188 |   0.484 |    0.659 | 
     | mux_80/U87          | A ^ -> Y v | INVX1   | 0.036 |   0.520 |    0.695 | 
     | regKey/U250         | A v -> Y ^ | MUX2X1  | 0.053 |   0.573 |    0.748 | 
     | regKey/U249         | A ^ -> Y v | INVX1   | 0.030 |   0.603 |    0.779 | 
     | regKey/\reg_reg[49] | D v        | DFFSR   | 0.000 |   0.603 |    0.779 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[49]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.801
This Block's Segment Delay(segDel): 0.105
Total delay(totDel): 0.801 + 0.105 = 0.906
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.801 / 0.906 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[49] /CLK 
Endpoint:   regKey/\reg_reg[49] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.885
= Slack Time                   -0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.106 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.022 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.057 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.114 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.225 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.260 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.288 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.319 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.351 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.471 | 
     | mux_80/U88          | S ^ -> Y ^   | MUX2X1  | 0.188 |   0.765 |    0.659 | 
     | mux_80/U87          | A ^ -> Y v   | INVX1   | 0.036 |   0.801 |    0.695 | 
     | regKey/U250         | A v -> Y ^   | MUX2X1  | 0.053 |   0.854 |    0.748 | 
     | regKey/U249         | A ^ -> Y v   | INVX1   | 0.030 |   0.884 |    0.779 | 
     | regKey/\reg_reg[49] | D v          | DFFSR   | 0.000 |   0.885 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[48]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.424
This Block's Segment Delay(segDel): 0.122
Total delay(totDel): 0.424 + 0.122 = 0.546
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.424 / 0.546 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[48] /CLK 
Endpoint:   regKey/\reg_reg[48] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.527
= Slack Time                    0.202
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.254 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.286 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.315 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.345 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.377 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.497 | 
     | mux_80/U86          | S ^ -> Y v | MUX2X1  | 0.155 |   0.451 |    0.652 | 
     | mux_80/U85          | A v -> Y ^ | INVX1   | 0.025 |   0.476 |    0.678 | 
     | regKey/U248         | A ^ -> Y v | MUX2X1  | 0.032 |   0.508 |    0.709 | 
     | regKey/U247         | A v -> Y ^ | INVX1   | 0.019 |   0.527 |    0.728 | 
     | regKey/\reg_reg[48] | D ^        | DFFSR   | 0.000 |   0.527 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[48]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.757
This Block's Segment Delay(segDel): 0.122
Total delay(totDel): 0.757 + 0.122 = 0.880
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.757 / 0.880 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[48] /CLK 
Endpoint:   regKey/\reg_reg[48] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.808
= Slack Time                   -0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.079 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.048 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.083 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.140 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.251 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.286 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.315 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.345 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.377 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.497 | 
     | mux_80/U86          | S ^ -> Y v   | MUX2X1  | 0.155 |   0.732 |    0.652 | 
     | mux_80/U85          | A v -> Y ^   | INVX1   | 0.025 |   0.757 |    0.678 | 
     | regKey/U248         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.789 |    0.709 | 
     | regKey/U247         | A v -> Y ^   | INVX1   | 0.019 |   0.808 |    0.728 | 
     | regKey/\reg_reg[48] | D ^          | DFFSR   | 0.000 |   0.808 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[48]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.425
This Block's Segment Delay(segDel): 0.100
Total delay(totDel): 0.425 + 0.100 = 0.525
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.425 / 0.525 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[48] /CLK 
Endpoint:   regKey/\reg_reg[48] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.556
= Slack Time                    0.223
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.275 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.307 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.336 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.367 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.399 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.519 | 
     | mux_80/U86          | S ^ -> Y ^ | MUX2X1  | 0.148 |   0.444 |    0.667 | 
     | mux_80/U85          | A ^ -> Y v | INVX1   | 0.034 |   0.477 |    0.700 | 
     | regKey/U248         | A v -> Y ^ | MUX2X1  | 0.049 |   0.526 |    0.749 | 
     | regKey/U247         | A ^ -> Y v | INVX1   | 0.030 |   0.556 |    0.779 | 
     | regKey/\reg_reg[48] | D v        | DFFSR   | 0.000 |   0.556 |    0.779 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[48]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.758
This Block's Segment Delay(segDel): 0.100
Total delay(totDel): 0.758 + 0.100 = 0.858
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.758 / 0.858 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[48] /CLK 
Endpoint:   regKey/\reg_reg[48] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.837
= Slack Time                   -0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.058 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.070 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.104 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.161 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.272 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.307 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.336 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.367 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.399 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.519 | 
     | mux_80/U86          | S ^ -> Y ^   | MUX2X1  | 0.148 |   0.725 |    0.667 | 
     | mux_80/U85          | A ^ -> Y v   | INVX1   | 0.034 |   0.758 |    0.700 | 
     | regKey/U248         | A v -> Y ^   | MUX2X1  | 0.049 |   0.807 |    0.749 | 
     | regKey/U247         | A ^ -> Y v   | INVX1   | 0.030 |   0.837 |    0.779 | 
     | regKey/\reg_reg[48] | D v          | DFFSR   | 0.000 |   0.837 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[47]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.515
This Block's Segment Delay(segDel): 0.123
Total delay(totDel): 0.515 + 0.123 = 0.638
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.515 / 0.638 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[47] /CLK 
Endpoint:   regKey/\reg_reg[47] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.618
= Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.162 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.194 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.223 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.254 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.286 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.406 | 
     | mux_80/U84          | S ^ -> Y v | MUX2X1  | 0.242 |   0.537 |    0.647 | 
     | mux_80/U83          | A v -> Y ^ | INVX1   | 0.029 |   0.567 |    0.677 | 
     | regKey/U246         | A ^ -> Y v | MUX2X1  | 0.031 |   0.597 |    0.707 | 
     | regKey/U245         | A v -> Y ^ | INVX1   | 0.021 |   0.618 |    0.728 | 
     | regKey/\reg_reg[47] | D ^        | DFFSR   | 0.000 |   0.618 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[47]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.848
This Block's Segment Delay(segDel): 0.123
Total delay(totDel): 0.848 + 0.123 = 0.971
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.848 / 0.971 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[47] /CLK 
Endpoint:   regKey/\reg_reg[47] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.899
= Slack Time                   -0.171
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.171 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.044 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.009 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.048 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.159 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.194 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.223 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.254 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.286 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.406 | 
     | mux_80/U84          | S ^ -> Y v   | MUX2X1  | 0.242 |   0.819 |    0.647 | 
     | mux_80/U83          | A v -> Y ^   | INVX1   | 0.029 |   0.848 |    0.677 | 
     | regKey/U246         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.879 |    0.707 | 
     | regKey/U245         | A v -> Y ^   | INVX1   | 0.021 |   0.899 |    0.728 | 
     | regKey/\reg_reg[47] | D ^          | DFFSR   | 0.000 |   0.899 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[47]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.524
This Block's Segment Delay(segDel): 0.100
Total delay(totDel): 0.524 + 0.100 = 0.624
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.524 / 0.624 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[47] /CLK 
Endpoint:   regKey/\reg_reg[47] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.654
= Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.176 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.208 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.237 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.268 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.300 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.420 | 
     | mux_80/U84          | S ^ -> Y ^ | MUX2X1  | 0.243 |   0.539 |    0.663 | 
     | mux_80/U83          | A ^ -> Y v | INVX1   | 0.036 |   0.576 |    0.700 | 
     | regKey/U246         | A v -> Y ^ | MUX2X1  | 0.047 |   0.623 |    0.747 | 
     | regKey/U245         | A ^ -> Y v | INVX1   | 0.031 |   0.654 |    0.778 | 
     | regKey/\reg_reg[47] | D v        | DFFSR   | 0.000 |   0.654 |    0.778 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[47]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.857
This Block's Segment Delay(segDel): 0.100
Total delay(totDel): 0.857 + 0.100 = 0.957
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.857 / 0.957 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[47] /CLK 
Endpoint:   regKey/\reg_reg[47] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.935
= Slack Time                   -0.157
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.157 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.029 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.005 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.062 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.173 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.208 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.237 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.268 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.300 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.420 | 
     | mux_80/U84          | S ^ -> Y ^   | MUX2X1  | 0.243 |   0.820 |    0.663 | 
     | mux_80/U83          | A ^ -> Y v   | INVX1   | 0.036 |   0.857 |    0.700 | 
     | regKey/U246         | A v -> Y ^   | MUX2X1  | 0.047 |   0.904 |    0.747 | 
     | regKey/U245         | A ^ -> Y v   | INVX1   | 0.031 |   0.935 |    0.778 | 
     | regKey/\reg_reg[47] | D v          | DFFSR   | 0.000 |   0.935 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[46]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.508
This Block's Segment Delay(segDel): 0.128
Total delay(totDel): 0.508 + 0.128 = 0.636
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.508 / 0.636 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[46] /CLK 
Endpoint:   regKey/\reg_reg[46] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.616
= Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.164 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.196 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.225 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.256 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.288 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.408 | 
     | mux_80/U82          | S ^ -> Y v | MUX2X1  | 0.243 |   0.538 |    0.650 | 
     | mux_80/U81          | A v -> Y ^ | INVX1   | 0.021 |   0.560 |    0.672 | 
     | regKey/U244         | A ^ -> Y v | MUX2X1  | 0.036 |   0.595 |    0.708 | 
     | regKey/U163         | A v -> Y ^ | INVX1   | 0.021 |   0.616 |    0.728 | 
     | regKey/\reg_reg[46] | D ^        | DFFSR   | 0.000 |   0.616 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[46]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.841
This Block's Segment Delay(segDel): 0.128
Total delay(totDel): 0.841 + 0.128 = 0.969
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.841 / 0.969 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[46] /CLK 
Endpoint:   regKey/\reg_reg[46] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.897
= Slack Time                   -0.169
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.169 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.041 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.007 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.050 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.161 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.196 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.225 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.256 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.288 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.408 | 
     | mux_80/U82          | S ^ -> Y v   | MUX2X1  | 0.242 |   0.819 |    0.650 | 
     | mux_80/U81          | A v -> Y ^   | INVX1   | 0.021 |   0.841 |    0.672 | 
     | regKey/U244         | A ^ -> Y v   | MUX2X1  | 0.036 |   0.877 |    0.708 | 
     | regKey/U163         | A v -> Y ^   | INVX1   | 0.021 |   0.897 |    0.728 | 
     | regKey/\reg_reg[46] | D ^          | DFFSR   | 0.000 |   0.897 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[46]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.522
This Block's Segment Delay(segDel): 0.110
Total delay(totDel): 0.522 + 0.110 = 0.632
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.522 / 0.632 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[46] /CLK 
Endpoint:   regKey/\reg_reg[46] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.662
= Slack Time                    0.116
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.168 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.200 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.229 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.260 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.292 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.412 | 
     | mux_80/U82          | S ^ -> Y ^ | MUX2X1  | 0.246 |   0.542 |    0.658 | 
     | mux_80/U81          | A ^ -> Y v | INVX1   | 0.032 |   0.574 |    0.690 | 
     | regKey/U244         | A v -> Y ^ | MUX2X1  | 0.057 |   0.630 |    0.746 | 
     | regKey/U163         | A ^ -> Y v | INVX1   | 0.032 |   0.662 |    0.778 | 
     | regKey/\reg_reg[46] | D v        | DFFSR   | 0.000 |   0.662 |    0.778 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[46]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.855
This Block's Segment Delay(segDel): 0.110
Total delay(totDel): 0.855 + 0.110 = 0.965
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.855 / 0.965 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[46] /CLK 
Endpoint:   regKey/\reg_reg[46] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.943
= Slack Time                   -0.165
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.165 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.038 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.003 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.054 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.165 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.200 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.229 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.260 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.292 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.412 | 
     | mux_80/U82          | S ^ -> Y ^   | MUX2X1  | 0.246 |   0.823 |    0.658 | 
     | mux_80/U81          | A ^ -> Y v   | INVX1   | 0.032 |   0.855 |    0.690 | 
     | regKey/U244         | A v -> Y ^   | MUX2X1  | 0.057 |   0.911 |    0.746 | 
     | regKey/U163         | A ^ -> Y v   | INVX1   | 0.032 |   0.943 |    0.778 | 
     | regKey/\reg_reg[46] | D v          | DFFSR   | 0.000 |   0.943 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[45]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.505
This Block's Segment Delay(segDel): 0.130
Total delay(totDel): 0.505 + 0.130 = 0.635
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.505 / 0.635 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[45] /CLK 
Endpoint:   regKey/\reg_reg[45] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.615
= Slack Time                    0.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.165 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.198 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.226 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.257 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.289 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.409 | 
     | mux_80/U80          | S ^ -> Y v | MUX2X1  | 0.240 |   0.536 |    0.649 | 
     | mux_80/U79          | A v -> Y ^ | INVX1   | 0.021 |   0.557 |    0.671 | 
     | regKey/U162         | A ^ -> Y v | MUX2X1  | 0.032 |   0.590 |    0.703 | 
     | regKey/U161         | A v -> Y ^ | INVX1   | 0.025 |   0.615 |    0.728 | 
     | regKey/\reg_reg[45] | D ^        | DFFSR   | 0.000 |   0.615 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[45]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.838
This Block's Segment Delay(segDel): 0.130
Total delay(totDel): 0.838 + 0.130 = 0.968
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.838 / 0.968 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[45] /CLK 
Endpoint:   regKey/\reg_reg[45] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.896
= Slack Time                   -0.168
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.168 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.040 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.006 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.051 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.163 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.198 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.226 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.257 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.289 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.409 | 
     | mux_80/U80          | S ^ -> Y v   | MUX2X1  | 0.240 |   0.817 |    0.649 | 
     | mux_80/U79          | A v -> Y ^   | INVX1   | 0.021 |   0.838 |    0.671 | 
     | regKey/U162         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.871 |    0.703 | 
     | regKey/U161         | A v -> Y ^   | INVX1   | 0.025 |   0.896 |    0.728 | 
     | regKey/\reg_reg[45] | D ^          | DFFSR   | 0.000 |   0.896 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[45]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.522
This Block's Segment Delay(segDel): 0.109
Total delay(totDel): 0.522 + 0.109 = 0.630
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.522 / 0.630 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[45] /CLK 
Endpoint:   regKey/\reg_reg[45] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.658
= Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.170 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.202 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.230 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.261 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.293 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.413 | 
     | mux_80/U80          | S ^ -> Y ^ | MUX2X1  | 0.246 |   0.541 |    0.659 | 
     | mux_80/U79          | A ^ -> Y v | INVX1   | 0.033 |   0.574 |    0.691 | 
     | regKey/U162         | A v -> Y ^ | MUX2X1  | 0.050 |   0.624 |    0.742 | 
     | regKey/U161         | A ^ -> Y v | INVX1   | 0.034 |   0.658 |    0.776 | 
     | regKey/\reg_reg[45] | D v        | DFFSR   | 0.000 |   0.658 |    0.776 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[45]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.855
This Block's Segment Delay(segDel): 0.109
Total delay(totDel): 0.855 + 0.109 = 0.964
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.855 / 0.964 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[45] /CLK 
Endpoint:   regKey/\reg_reg[45] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.940
= Slack Time                   -0.164
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.164 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.036 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.001 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.056 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.167 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.202 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.230 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.261 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.293 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.413 | 
     | mux_80/U80          | S ^ -> Y ^   | MUX2X1  | 0.246 |   0.822 |    0.659 | 
     | mux_80/U79          | A ^ -> Y v   | INVX1   | 0.033 |   0.855 |    0.691 | 
     | regKey/U162         | A v -> Y ^   | MUX2X1  | 0.050 |   0.905 |    0.742 | 
     | regKey/U161         | A ^ -> Y v   | INVX1   | 0.034 |   0.939 |    0.776 | 
     | regKey/\reg_reg[45] | D v          | DFFSR   | 0.000 |   0.940 |    0.776 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[44]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.518
This Block's Segment Delay(segDel): 0.127
Total delay(totDel): 0.518 + 0.127 = 0.645
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.518 / 0.645 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[44] /CLK 
Endpoint:   regKey/\reg_reg[44] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.625
= Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.155 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.187 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.216 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.247 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.279 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.399 | 
     | mux_80/U78          | S ^ -> Y v | MUX2X1  | 0.244 |   0.539 |    0.642 | 
     | mux_80/U77          | A v -> Y ^ | INVX1   | 0.030 |   0.570 |    0.673 | 
     | regKey/U160         | A ^ -> Y v | MUX2X1  | 0.031 |   0.601 |    0.704 | 
     | regKey/U159         | A v -> Y ^ | INVX1   | 0.024 |   0.625 |    0.728 | 
     | regKey/\reg_reg[44] | D ^        | DFFSR   | 0.000 |   0.625 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[44]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.851
This Block's Segment Delay(segDel): 0.127
Total delay(totDel): 0.851 + 0.127 = 0.978
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.851 / 0.978 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[44] /CLK 
Endpoint:   regKey/\reg_reg[44] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.907
= Slack Time                   -0.178
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.178 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.051 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.016 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.041 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.152 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.187 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.216 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.247 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.279 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.399 | 
     | mux_80/U78          | S ^ -> Y v   | MUX2X1  | 0.244 |   0.821 |    0.642 | 
     | mux_80/U77          | A v -> Y ^   | INVX1   | 0.030 |   0.851 |    0.673 | 
     | regKey/U160         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.882 |    0.704 | 
     | regKey/U159         | A v -> Y ^   | INVX1   | 0.024 |   0.906 |    0.728 | 
     | regKey/\reg_reg[44] | D ^          | DFFSR   | 0.000 |   0.907 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[44]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.537
This Block's Segment Delay(segDel): 0.105
Total delay(totDel): 0.537 + 0.105 = 0.642
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.537 / 0.642 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[44] /CLK 
Endpoint:   regKey/\reg_reg[44] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.670
= Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.158 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.190 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.219 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.250 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.282 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.402 | 
     | mux_80/U78          | S ^ -> Y ^ | MUX2X1  | 0.253 |   0.549 |    0.655 | 
     | mux_80/U77          | A ^ -> Y v | INVX1   | 0.041 |   0.590 |    0.696 | 
     | regKey/U160         | A v -> Y ^ | MUX2X1  | 0.047 |   0.637 |    0.743 | 
     | regKey/U159         | A ^ -> Y v | INVX1   | 0.033 |   0.670 |    0.776 | 
     | regKey/\reg_reg[44] | D v        | DFFSR   | 0.000 |   0.670 |    0.776 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[44]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.871
This Block's Segment Delay(segDel): 0.105
Total delay(totDel): 0.871 + 0.105 = 0.975
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.871 / 0.975 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[44] /CLK 
Endpoint:   regKey/\reg_reg[44] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.951
= Slack Time                   -0.175
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.175 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.048 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.013 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.044 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.155 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.190 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.219 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.250 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.282 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.402 | 
     | mux_80/U78          | S ^ -> Y ^   | MUX2X1  | 0.253 |   0.830 |    0.655 | 
     | mux_80/U77          | A ^ -> Y v   | INVX1   | 0.041 |   0.871 |    0.696 | 
     | regKey/U160         | A v -> Y ^   | MUX2X1  | 0.047 |   0.918 |    0.743 | 
     | regKey/U159         | A ^ -> Y v   | INVX1   | 0.033 |   0.951 |    0.776 | 
     | regKey/\reg_reg[44] | D v          | DFFSR   | 0.000 |   0.951 |    0.776 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[43]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.428
This Block's Segment Delay(segDel): 0.127
Total delay(totDel): 0.428 + 0.127 = 0.555
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.428 / 0.555 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[43] /CLK 
Endpoint:   regKey/\reg_reg[43] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.535
= Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.245 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.277 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.306 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.337 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.369 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.489 | 
     | mux_80/U76          | S ^ -> Y v | MUX2X1  | 0.152 |   0.448 |    0.641 | 
     | mux_80/U75          | A v -> Y ^ | INVX1   | 0.032 |   0.480 |    0.673 | 
     | regKey/U158         | A ^ -> Y v | MUX2X1  | 0.031 |   0.511 |    0.704 | 
     | regKey/U157         | A v -> Y ^ | INVX1   | 0.024 |   0.535 |    0.728 | 
     | regKey/\reg_reg[43] | D ^        | DFFSR   | 0.000 |   0.535 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[43]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.761
This Block's Segment Delay(segDel): 0.127
Total delay(totDel): 0.761 + 0.127 = 0.888
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.761 / 0.888 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[43] /CLK 
Endpoint:   regKey/\reg_reg[43] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.817
= Slack Time                   -0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.088 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.039 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.074 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.131 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.242 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.277 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.306 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.337 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.369 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.489 | 
     | mux_80/U76          | S ^ -> Y v   | MUX2X1  | 0.152 |   0.729 |    0.641 | 
     | mux_80/U75          | A v -> Y ^   | INVX1   | 0.033 |   0.761 |    0.673 | 
     | regKey/U158         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.792 |    0.704 | 
     | regKey/U157         | A v -> Y ^   | INVX1   | 0.024 |   0.816 |    0.728 | 
     | regKey/\reg_reg[43] | D ^          | DFFSR   | 0.000 |   0.817 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[43]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.422
This Block's Segment Delay(segDel): 0.104
Total delay(totDel): 0.422 + 0.104 = 0.526
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.422 / 0.526 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[43] /CLK 
Endpoint:   regKey/\reg_reg[43] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.554
= Slack Time                    0.222
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.274 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.306 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.335 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.366 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.398 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.518 | 
     | mux_80/U76          | S ^ -> Y ^ | MUX2X1  | 0.141 |   0.437 |    0.659 | 
     | mux_80/U75          | A ^ -> Y v | INVX1   | 0.037 |   0.474 |    0.696 | 
     | regKey/U158         | A v -> Y ^ | MUX2X1  | 0.047 |   0.521 |    0.743 | 
     | regKey/U157         | A ^ -> Y v | INVX1   | 0.033 |   0.554 |    0.776 | 
     | regKey/\reg_reg[43] | D v        | DFFSR   | 0.000 |   0.554 |    0.776 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[43]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.755
This Block's Segment Delay(segDel): 0.104
Total delay(totDel): 0.755 + 0.104 = 0.859
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.755 / 0.859 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[43] /CLK 
Endpoint:   regKey/\reg_reg[43] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.835
= Slack Time                   -0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.059 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.068 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.103 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.160 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.271 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.306 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.335 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.366 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.398 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.518 | 
     | mux_80/U76          | S ^ -> Y ^   | MUX2X1  | 0.141 |   0.718 |    0.659 | 
     | mux_80/U75          | A ^ -> Y v   | INVX1   | 0.037 |   0.755 |    0.696 | 
     | regKey/U158         | A v -> Y ^   | MUX2X1  | 0.047 |   0.802 |    0.743 | 
     | regKey/U157         | A ^ -> Y v   | INVX1   | 0.033 |   0.835 |    0.776 | 
     | regKey/\reg_reg[43] | D v          | DFFSR   | 0.000 |   0.835 |    0.776 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[42]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.429
This Block's Segment Delay(segDel): 0.136
Total delay(totDel): 0.429 + 0.136 = 0.564
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.429 / 0.564 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[42] /CLK 
Endpoint:   regKey/\reg_reg[42] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.544
= Slack Time                    0.183
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.236 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.268 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.296 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.327 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.359 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.479 | 
     | mux_80/U74          | S ^ -> Y v | MUX2X1  | 0.160 |   0.456 |    0.640 | 
     | mux_80/U73          | A v -> Y ^ | INVX1   | 0.025 |   0.481 |    0.664 | 
     | regKey/U156         | A ^ -> Y v | MUX2X1  | 0.032 |   0.513 |    0.696 | 
     | regKey/U155         | A v -> Y ^ | INVX1   | 0.031 |   0.544 |    0.727 | 
     | regKey/\reg_reg[42] | D ^        | DFFSR   | 0.001 |   0.544 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[42]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.768
This Block's Segment Delay(segDel): 0.136
Total delay(totDel): 0.768 + 0.136 = 0.903
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.768 / 0.903 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[42] /CLK 
Endpoint:   regKey/\reg_reg[42] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.831
= Slack Time                   -0.103
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.103 | 
     | SM/\state_reg[1]    | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.042 | 
     | SM/U12              | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.118 | 
     | SM/U13              | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.201 | 
     | SM/U4               | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.257 | 
     | SM/U22              | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.285 | 
     | SM/U30              | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.309 | 
     | SM/U29              | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.351 | 
     | SM/U28              | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.442 | 
     | mux_80/U74          | S v -> Y v   | MUX2X1  | 0.198 |   0.743 |    0.640 | 
     | mux_80/U73          | A v -> Y ^   | INVX1   | 0.025 |   0.768 |    0.664 | 
     | regKey/U156         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.800 |    0.696 | 
     | regKey/U155         | A v -> Y ^   | INVX1   | 0.031 |   0.830 |    0.727 | 
     | regKey/\reg_reg[42] | D ^          | DFFSR   | 0.001 |   0.831 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[42]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.448
This Block's Segment Delay(segDel): 0.114
Total delay(totDel): 0.448 + 0.114 = 0.561
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.448 / 0.561 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[42] /CLK 
Endpoint:   regKey/\reg_reg[42] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.587
= Slack Time                    0.186
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.239 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.271 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.299 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.330 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.362 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.482 | 
     | mux_80/U74          | S ^ -> Y ^ | MUX2X1  | 0.170 |   0.465 |    0.652 | 
     | mux_80/U73          | A ^ -> Y v | INVX1   | 0.035 |   0.500 |    0.686 | 
     | regKey/U156         | A v -> Y ^ | MUX2X1  | 0.049 |   0.549 |    0.736 | 
     | regKey/U155         | A ^ -> Y v | INVX1   | 0.037 |   0.586 |    0.773 | 
     | regKey/\reg_reg[42] | D v        | DFFSR   | 0.001 |   0.587 |    0.774 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[42]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.787
This Block's Segment Delay(segDel): 0.114
Total delay(totDel): 0.787 + 0.114 = 0.901
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.787 / 0.901 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[42] /CLK 
Endpoint:   regKey/\reg_reg[42] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.874
= Slack Time                   -0.101
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.101 | 
     | SM/\state_reg[1]    | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.044 | 
     | SM/U12              | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.120 | 
     | SM/U13              | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.204 | 
     | SM/U4               | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.260 | 
     | SM/U22              | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.287 | 
     | SM/U30              | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.312 | 
     | SM/U29              | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.354 | 
     | SM/U28              | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.444 | 
     | mux_80/U74          | S v -> Y ^   | MUX2X1  | 0.208 |   0.753 |    0.652 | 
     | mux_80/U73          | A ^ -> Y v   | INVX1   | 0.035 |   0.787 |    0.686 | 
     | regKey/U156         | A v -> Y ^   | MUX2X1  | 0.049 |   0.836 |    0.736 | 
     | regKey/U155         | A ^ -> Y v   | INVX1   | 0.037 |   0.874 |    0.773 | 
     | regKey/\reg_reg[42] | D v          | DFFSR   | 0.001 |   0.874 |    0.774 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[41]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.514
This Block's Segment Delay(segDel): 0.127
Total delay(totDel): 0.514 + 0.127 = 0.640
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.514 / 0.640 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[41] /CLK 
Endpoint:   regKey/\reg_reg[41] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.621
= Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.160 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.192 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.221 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.251 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.283 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.403 | 
     | mux_80/U72          | S ^ -> Y v | MUX2X1  | 0.238 |   0.534 |    0.641 | 
     | mux_80/U71          | A v -> Y ^ | INVX1   | 0.032 |   0.566 |    0.674 | 
     | regKey/U154         | A ^ -> Y v | MUX2X1  | 0.034 |   0.600 |    0.708 | 
     | regKey/U153         | A v -> Y ^ | INVX1   | 0.020 |   0.621 |    0.728 | 
     | regKey/\reg_reg[41] | D ^        | DFFSR   | 0.000 |   0.621 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[41]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.847
This Block's Segment Delay(segDel): 0.127
Total delay(totDel): 0.847 + 0.127 = 0.974
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.847 / 0.974 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[41] /CLK 
Endpoint:   regKey/\reg_reg[41] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.902
= Slack Time                   -0.174
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.174 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.046 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.011 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.046 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.157 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.192 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.221 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.251 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.283 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.403 | 
     | mux_80/U72          | S ^ -> Y v   | MUX2X1  | 0.238 |   0.815 |    0.641 | 
     | mux_80/U71          | A v -> Y ^   | INVX1   | 0.032 |   0.847 |    0.674 | 
     | regKey/U154         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.881 |    0.708 | 
     | regKey/U153         | A v -> Y ^   | INVX1   | 0.020 |   0.902 |    0.728 | 
     | regKey/\reg_reg[41] | D ^          | DFFSR   | 0.000 |   0.902 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[41]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.524
This Block's Segment Delay(segDel): 0.107
Total delay(totDel): 0.524 + 0.107 = 0.631
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.524 / 0.631 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[41] /CLK 
Endpoint:   regKey/\reg_reg[41] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.661
= Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.169 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.201 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.230 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.261 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.293 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.413 | 
     | mux_80/U72          | S ^ -> Y ^ | MUX2X1  | 0.241 |   0.537 |    0.654 | 
     | mux_80/U71          | A ^ -> Y v | INVX1   | 0.039 |   0.576 |    0.693 | 
     | regKey/U154         | A v -> Y ^ | MUX2X1  | 0.054 |   0.630 |    0.747 | 
     | regKey/U153         | A ^ -> Y v | INVX1   | 0.031 |   0.661 |    0.778 | 
     | regKey/\reg_reg[41] | D v        | DFFSR   | 0.000 |   0.661 |    0.778 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[41]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.857
This Block's Segment Delay(segDel): 0.107
Total delay(totDel): 0.857 + 0.107 = 0.964
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.857 / 0.964 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[41] /CLK 
Endpoint:   regKey/\reg_reg[41] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.942
= Slack Time                   -0.164
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.164 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.037 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.002 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.055 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.166 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.201 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.230 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.261 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.292 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.412 | 
     | mux_80/U72          | S ^ -> Y ^   | MUX2X1  | 0.241 |   0.818 |    0.654 | 
     | mux_80/U71          | A ^ -> Y v   | INVX1   | 0.039 |   0.857 |    0.693 | 
     | regKey/U154         | A v -> Y ^   | MUX2X1  | 0.054 |   0.911 |    0.747 | 
     | regKey/U153         | A ^ -> Y v   | INVX1   | 0.031 |   0.942 |    0.778 | 
     | regKey/\reg_reg[41] | D v          | DFFSR   | 0.000 |   0.942 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[40]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.459
This Block's Segment Delay(segDel): 0.120
Total delay(totDel): 0.459 + 0.120 = 0.579
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.459 / 0.579 + 0.937 + 0.000 + 0.000 - 0.005 = 0.932
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[40] /CLK 
Endpoint:   regKey/\reg_reg[40] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.560
= Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.221 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.253 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.282 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.312 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.345 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.465 | 
     | mux_80/U70          | S ^ -> Y v | MUX2X1  | 0.197 |   0.492 |    0.661 | 
     | mux_80/U69          | A v -> Y ^ | INVX1   | 0.019 |   0.511 |    0.680 | 
     | regKey/U152         | A ^ -> Y v | MUX2X1  | 0.030 |   0.541 |    0.710 | 
     | regKey/U151         | A v -> Y ^ | INVX1   | 0.018 |   0.559 |    0.728 | 
     | regKey/\reg_reg[40] | D ^        | DFFSR   | 0.000 |   0.560 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[40]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.792
This Block's Segment Delay(segDel): 0.120
Total delay(totDel): 0.792 + 0.120 = 0.912
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.792 / 0.912 + 0.885 + 0.000 + 0.000 - 0.005 = 0.880
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[40] /CLK 
Endpoint:   regKey/\reg_reg[40] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.841
= Slack Time                   -0.112
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.112 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.015 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.050 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.107 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.218 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.253 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.282 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.313 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.345 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.465 | 
     | mux_80/U70          | S ^ -> Y v   | MUX2X1  | 0.197 |   0.773 |    0.661 | 
     | mux_80/U69          | A v -> Y ^   | INVX1   | 0.019 |   0.792 |    0.680 | 
     | regKey/U152         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.822 |    0.710 | 
     | regKey/U151         | A v -> Y ^   | INVX1   | 0.018 |   0.841 |    0.728 | 
     | regKey/\reg_reg[40] | D ^          | DFFSR   | 0.000 |   0.841 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[40]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.475
This Block's Segment Delay(segDel): 0.096
Total delay(totDel): 0.475 + 0.096 = 0.571
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.475 / 0.571 + 0.937 + 0.000 + 0.000 - 0.003 = 0.934
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[40] /CLK 
Endpoint:   regKey/\reg_reg[40] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.602
= Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.229 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.261 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.290 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.321 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.353 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.473 | 
     | mux_80/U70          | S ^ -> Y ^ | MUX2X1  | 0.201 |   0.497 |    0.674 | 
     | mux_80/U69          | A ^ -> Y v | INVX1   | 0.030 |   0.527 |    0.704 | 
     | regKey/U152         | A v -> Y ^ | MUX2X1  | 0.046 |   0.573 |    0.750 | 
     | regKey/U151         | A ^ -> Y v | INVX1   | 0.029 |   0.602 |    0.779 | 
     | regKey/\reg_reg[40] | D v        | DFFSR   | 0.000 |   0.602 |    0.779 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[40]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.808
This Block's Segment Delay(segDel): 0.096
Total delay(totDel): 0.808 + 0.096 = 0.904
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.808 / 0.904 + 0.885 + 0.000 + 0.000 - 0.003 = 0.882
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[40] /CLK 
Endpoint:   regKey/\reg_reg[40] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.883
= Slack Time                   -0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.104 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.023 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.058 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.115 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.226 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.261 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.290 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.321 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.353 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.473 | 
     | mux_80/U70          | S ^ -> Y ^   | MUX2X1  | 0.201 |   0.778 |    0.674 | 
     | mux_80/U69          | A ^ -> Y v   | INVX1   | 0.030 |   0.808 |    0.704 | 
     | regKey/U152         | A v -> Y ^   | MUX2X1  | 0.046 |   0.854 |    0.750 | 
     | regKey/U151         | A ^ -> Y v   | INVX1   | 0.029 |   0.883 |    0.779 | 
     | regKey/\reg_reg[40] | D v          | DFFSR   | 0.000 |   0.883 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[39]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.474
This Block's Segment Delay(segDel): 0.128
Total delay(totDel): 0.474 + 0.128 = 0.601
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.474 / 0.601 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[39] /CLK 
Endpoint:   regKey/\reg_reg[39] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.582
= Slack Time                    0.146
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.199 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.231 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.259 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.290 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.322 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.442 | 
     | mux_80/U66          | S ^ -> Y v | MUX2X1  | 0.202 |   0.498 |    0.644 | 
     | mux_80/U65          | A v -> Y ^ | INVX1   | 0.028 |   0.526 |    0.673 | 
     | regKey/U148         | A ^ -> Y v | MUX2X1  | 0.035 |   0.561 |    0.707 | 
     | regKey/U147         | A v -> Y ^ | INVX1   | 0.021 |   0.582 |    0.728 | 
     | regKey/\reg_reg[39] | D ^        | DFFSR   | 0.000 |   0.582 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[39]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.807
This Block's Segment Delay(segDel): 0.128
Total delay(totDel): 0.807 + 0.128 = 0.935
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.807 / 0.935 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[39] /CLK 
Endpoint:   regKey/\reg_reg[39] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.863
= Slack Time                   -0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.135 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.007 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.028 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.085 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.196 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.231 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.259 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.290 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.322 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.442 | 
     | mux_80/U66          | S ^ -> Y v   | MUX2X1  | 0.202 |   0.779 |    0.644 | 
     | mux_80/U65          | A v -> Y ^   | INVX1   | 0.028 |   0.807 |    0.673 | 
     | regKey/U148         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.842 |    0.707 | 
     | regKey/U147         | A v -> Y ^   | INVX1   | 0.021 |   0.863 |    0.728 | 
     | regKey/\reg_reg[39] | D ^          | DFFSR   | 0.000 |   0.863 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[39]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.491
This Block's Segment Delay(segDel): 0.108
Total delay(totDel): 0.491 + 0.108 = 0.599
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.491 / 0.599 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[39] /CLK 
Endpoint:   regKey/\reg_reg[39] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.629
= Slack Time                    0.149
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.201 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.233 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.261 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.292 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.324 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.444 | 
     | mux_80/U66          | S ^ -> Y ^ | MUX2X1  | 0.211 |   0.506 |    0.655 | 
     | mux_80/U65          | A ^ -> Y v | INVX1   | 0.037 |   0.543 |    0.692 | 
     | regKey/U148         | A v -> Y ^ | MUX2X1  | 0.054 |   0.597 |    0.746 | 
     | regKey/U147         | A ^ -> Y v | INVX1   | 0.032 |   0.629 |    0.778 | 
     | regKey/\reg_reg[39] | D v        | DFFSR   | 0.000 |   0.629 |    0.778 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[39]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.824
This Block's Segment Delay(segDel): 0.108
Total delay(totDel): 0.824 + 0.108 = 0.933
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.824 / 0.933 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[39] /CLK 
Endpoint:   regKey/\reg_reg[39] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.911
= Slack Time                   -0.133
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.133 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.005 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.030 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.087 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.198 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.233 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.261 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.292 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.324 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.444 | 
     | mux_80/U66          | S ^ -> Y ^   | MUX2X1  | 0.211 |   0.787 |    0.655 | 
     | mux_80/U65          | A ^ -> Y v   | INVX1   | 0.037 |   0.824 |    0.692 | 
     | regKey/U148         | A v -> Y ^   | MUX2X1  | 0.054 |   0.879 |    0.746 | 
     | regKey/U147         | A ^ -> Y v   | INVX1   | 0.032 |   0.910 |    0.778 | 
     | regKey/\reg_reg[39] | D v          | DFFSR   | 0.000 |   0.911 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[38]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.362
This Block's Segment Delay(segDel): 0.142
Total delay(totDel): 0.362 + 0.142 = 0.504
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.362 / 0.504 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[38] /CLK 
Endpoint:   regKey/\reg_reg[38] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.484
= Slack Time                    0.244
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.296 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.328 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.357 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.388 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.420 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.540 | 
     | mux_80/U64          | S ^ -> Y v | MUX2X1  | 0.096 |   0.392 |    0.636 | 
     | mux_80/U63          | A v -> Y ^ | INVX1   | 0.022 |   0.414 |    0.658 | 
     | regKey/U146         | A ^ -> Y v | MUX2X1  | 0.034 |   0.448 |    0.692 | 
     | regKey/U145         | A v -> Y ^ | INVX1   | 0.036 |   0.484 |    0.728 | 
     | regKey/\reg_reg[38] | D ^        | DFFSR   | 0.000 |   0.484 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[38]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.695
This Block's Segment Delay(segDel): 0.142
Total delay(totDel): 0.695 + 0.142 = 0.837
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.695 / 0.837 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[38] /CLK 
Endpoint:   regKey/\reg_reg[38] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.765
= Slack Time                   -0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.037 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.091 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.125 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.182 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.293 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.328 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.357 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.388 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.420 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.540 | 
     | mux_80/U64          | S ^ -> Y v   | MUX2X1  | 0.096 |   0.673 |    0.636 | 
     | mux_80/U63          | A v -> Y ^   | INVX1   | 0.022 |   0.695 |    0.658 | 
     | regKey/U146         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.729 |    0.692 | 
     | regKey/U145         | A v -> Y ^   | INVX1   | 0.036 |   0.765 |    0.728 | 
     | regKey/\reg_reg[38] | D ^          | DFFSR   | 0.000 |   0.765 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[38]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.372
This Block's Segment Delay(segDel): 0.103
Total delay(totDel): 0.372 + 0.103 = 0.475
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.372 / 0.475 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[38] /CLK 
Endpoint:   regKey/\reg_reg[38] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.507
= Slack Time                    0.273
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.325 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.357 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.386 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.417 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.449 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.569 | 
     | mux_80/U64          | S ^ -> Y ^ | MUX2X1  | 0.097 |   0.392 |    0.665 | 
     | mux_80/U63          | A ^ -> Y v | INVX1   | 0.032 |   0.424 |    0.697 | 
     | regKey/U146         | A v -> Y ^ | MUX2X1  | 0.054 |   0.478 |    0.751 | 
     | regKey/U145         | A ^ -> Y v | INVX1   | 0.029 |   0.507 |    0.780 | 
     | regKey/\reg_reg[38] | D v        | DFFSR   | 0.000 |   0.507 |    0.780 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[38]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.706
This Block's Segment Delay(segDel): 0.103
Total delay(totDel): 0.706 + 0.103 = 0.808
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.706 / 0.808 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[38] /CLK 
Endpoint:   regKey/\reg_reg[38] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.788
= Slack Time                   -0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.008 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.119 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.154 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.211 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.322 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.357 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.386 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.417 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.449 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.569 | 
     | mux_80/U64          | S ^ -> Y ^   | MUX2X1  | 0.097 |   0.673 |    0.665 | 
     | mux_80/U63          | A ^ -> Y v   | INVX1   | 0.032 |   0.706 |    0.698 | 
     | regKey/U146         | A v -> Y ^   | MUX2X1  | 0.054 |   0.759 |    0.751 | 
     | regKey/U145         | A ^ -> Y v   | INVX1   | 0.029 |   0.788 |    0.780 | 
     | regKey/\reg_reg[38] | D v          | DFFSR   | 0.000 |   0.788 |    0.780 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[37]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.379
This Block's Segment Delay(segDel): 0.122
Total delay(totDel): 0.379 + 0.122 = 0.501
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.379 / 0.501 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[37] /CLK 
Endpoint:   regKey/\reg_reg[37] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.482
= Slack Time                    0.247
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.299 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.331 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.360 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.390 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.422 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.542 | 
     | mux_80/U62          | S ^ -> Y v | MUX2X1  | 0.107 |   0.403 |    0.650 | 
     | mux_80/U61          | A v -> Y ^ | INVX1   | 0.028 |   0.431 |    0.678 | 
     | regKey/U144         | A ^ -> Y v | MUX2X1  | 0.033 |   0.464 |    0.711 | 
     | regKey/U143         | A v -> Y ^ | INVX1   | 0.017 |   0.482 |    0.728 | 
     | regKey/\reg_reg[37] | D ^        | DFFSR   | 0.000 |   0.482 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[37]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.712
This Block's Segment Delay(segDel): 0.122
Total delay(totDel): 0.712 + 0.122 = 0.835
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.712 / 0.835 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[37] /CLK 
Endpoint:   regKey/\reg_reg[37] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.763
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.034 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.093 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.128 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.185 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.296 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.331 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.360 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.390 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.422 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.542 | 
     | mux_80/U62          | S ^ -> Y v   | MUX2X1  | 0.108 |   0.684 |    0.650 | 
     | mux_80/U61          | A v -> Y ^   | INVX1   | 0.028 |   0.712 |    0.678 | 
     | regKey/U144         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.745 |    0.711 | 
     | regKey/U143         | A v -> Y ^   | INVX1   | 0.017 |   0.763 |    0.728 | 
     | regKey/\reg_reg[37] | D ^          | DFFSR   | 0.000 |   0.763 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[37]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.383
This Block's Segment Delay(segDel): 0.101
Total delay(totDel): 0.383 + 0.101 = 0.484
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.383 / 0.484 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[37] /CLK 
Endpoint:   regKey/\reg_reg[37] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.516
= Slack Time                    0.264
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.316 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.348 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.376 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.407 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.439 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.559 | 
     | mux_80/U62          | S ^ -> Y ^ | MUX2X1  | 0.104 |   0.400 |    0.663 | 
     | mux_80/U61          | A ^ -> Y v | INVX1   | 0.035 |   0.435 |    0.699 | 
     | regKey/U144         | A v -> Y ^ | MUX2X1  | 0.052 |   0.487 |    0.750 | 
     | regKey/U143         | A ^ -> Y v | INVX1   | 0.029 |   0.516 |    0.779 | 
     | regKey/\reg_reg[37] | D v        | DFFSR   | 0.000 |   0.516 |    0.779 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[37]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.716
This Block's Segment Delay(segDel): 0.101
Total delay(totDel): 0.716 + 0.101 = 0.818
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.716 / 0.818 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[37] /CLK 
Endpoint:   regKey/\reg_reg[37] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.797
= Slack Time                   -0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.018 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.110 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.145 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.202 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.313 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.348 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.377 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.407 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.439 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.559 | 
     | mux_80/U62          | S ^ -> Y ^   | MUX2X1  | 0.104 |   0.681 |    0.663 | 
     | mux_80/U61          | A ^ -> Y v   | INVX1   | 0.035 |   0.716 |    0.699 | 
     | regKey/U144         | A v -> Y ^   | MUX2X1  | 0.052 |   0.768 |    0.750 | 
     | regKey/U143         | A ^ -> Y v   | INVX1   | 0.029 |   0.797 |    0.779 | 
     | regKey/\reg_reg[37] | D v          | DFFSR   | 0.000 |   0.797 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[36]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.411
This Block's Segment Delay(segDel): 0.130
Total delay(totDel): 0.411 + 0.130 = 0.540
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.411 / 0.540 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[36] /CLK 
Endpoint:   regKey/\reg_reg[36] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.521
= Slack Time                    0.207
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.260 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.292 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.320 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.351 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.383 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.503 | 
     | mux_80/U60          | S ^ -> Y v | MUX2X1  | 0.133 |   0.428 |    0.636 | 
     | mux_80/U59          | A v -> Y ^ | INVX1   | 0.034 |   0.463 |    0.670 | 
     | regKey/U142         | A ^ -> Y v | MUX2X1  | 0.033 |   0.496 |    0.703 | 
     | regKey/U141         | A v -> Y ^ | INVX1   | 0.025 |   0.521 |    0.728 | 
     | regKey/\reg_reg[36] | D ^        | DFFSR   | 0.000 |   0.521 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[36]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.744
This Block's Segment Delay(segDel): 0.130
Total delay(totDel): 0.744 + 0.130 = 0.874
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.744 / 0.874 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[36] /CLK 
Endpoint:   regKey/\reg_reg[36] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.802
= Slack Time                   -0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.074 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.054 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.089 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.146 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.257 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.292 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.320 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.351 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.383 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.503 | 
     | mux_80/U60          | S ^ -> Y v   | MUX2X1  | 0.133 |   0.709 |    0.636 | 
     | mux_80/U59          | A v -> Y ^   | INVX1   | 0.034 |   0.744 |    0.670 | 
     | regKey/U142         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.777 |    0.703 | 
     | regKey/U141         | A v -> Y ^   | INVX1   | 0.025 |   0.802 |    0.728 | 
     | regKey/\reg_reg[36] | D ^          | DFFSR   | 0.000 |   0.802 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[36]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.410
This Block's Segment Delay(segDel): 0.109
Total delay(totDel): 0.410 + 0.109 = 0.520
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.410 / 0.520 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[36] /CLK 
Endpoint:   regKey/\reg_reg[36] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.548
= Slack Time                    0.228
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.280 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.313 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.341 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.372 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.404 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.524 | 
     | mux_80/U60          | S ^ -> Y ^ | MUX2X1  | 0.127 |   0.423 |    0.651 | 
     | mux_80/U59          | A ^ -> Y v | INVX1   | 0.039 |   0.462 |    0.691 | 
     | regKey/U142         | A v -> Y ^ | MUX2X1  | 0.051 |   0.514 |    0.742 | 
     | regKey/U141         | A ^ -> Y v | INVX1   | 0.034 |   0.547 |    0.776 | 
     | regKey/\reg_reg[36] | D v        | DFFSR   | 0.000 |   0.548 |    0.776 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[36]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.743
This Block's Segment Delay(segDel): 0.109
Total delay(totDel): 0.743 + 0.109 = 0.853
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.743 / 0.853 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[36] /CLK 
Endpoint:   regKey/\reg_reg[36] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.829
= Slack Time                   -0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.053 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.075 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.110 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.167 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.278 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.313 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.341 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.372 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.404 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.524 | 
     | mux_80/U60          | S ^ -> Y ^   | MUX2X1  | 0.127 |   0.704 |    0.651 | 
     | mux_80/U59          | A ^ -> Y v   | INVX1   | 0.039 |   0.743 |    0.691 | 
     | regKey/U142         | A v -> Y ^   | MUX2X1  | 0.051 |   0.795 |    0.742 | 
     | regKey/U141         | A ^ -> Y v   | INVX1   | 0.034 |   0.829 |    0.776 | 
     | regKey/\reg_reg[36] | D v          | DFFSR   | 0.000 |   0.829 |    0.776 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[35]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.392
This Block's Segment Delay(segDel): 0.128
Total delay(totDel): 0.392 + 0.128 = 0.520
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.392 / 0.520 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[35] /CLK 
Endpoint:   regKey/\reg_reg[35] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.500
= Slack Time                    0.228
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.280 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.312 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.341 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.372 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.404 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.524 | 
     | mux_80/U58          | S ^ -> Y v | MUX2X1  | 0.125 |   0.421 |    0.649 | 
     | mux_80/U57          | A v -> Y ^ | INVX1   | 0.023 |   0.444 |    0.672 | 
     | regKey/U140         | A ^ -> Y v | MUX2X1  | 0.033 |   0.477 |    0.705 | 
     | regKey/U139         | A v -> Y ^ | INVX1   | 0.023 |   0.500 |    0.728 | 
     | regKey/\reg_reg[35] | D ^        | DFFSR   | 0.000 |   0.500 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[35]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.725
This Block's Segment Delay(segDel): 0.128
Total delay(totDel): 0.725 + 0.128 = 0.853
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.725 / 0.853 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[35] /CLK 
Endpoint:   regKey/\reg_reg[35] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.781
= Slack Time                   -0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.053 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.075 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.109 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.166 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.277 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.312 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.341 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.372 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.404 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.524 | 
     | mux_80/U58          | S ^ -> Y v   | MUX2X1  | 0.125 |   0.702 |    0.649 | 
     | mux_80/U57          | A v -> Y ^   | INVX1   | 0.023 |   0.725 |    0.672 | 
     | regKey/U140         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.758 |    0.705 | 
     | regKey/U139         | A v -> Y ^   | INVX1   | 0.023 |   0.781 |    0.728 | 
     | regKey/\reg_reg[35] | D ^          | DFFSR   | 0.000 |   0.781 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[35]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.408
This Block's Segment Delay(segDel): 0.108
Total delay(totDel): 0.408 + 0.108 = 0.516
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.408 / 0.516 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[35] /CLK 
Endpoint:   regKey/\reg_reg[35] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.545
= Slack Time                    0.232
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.284 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.316 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.345 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.376 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.408 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.528 | 
     | mux_80/U58          | S ^ -> Y ^ | MUX2X1  | 0.132 |   0.428 |    0.660 | 
     | mux_80/U57          | A ^ -> Y v | INVX1   | 0.032 |   0.460 |    0.692 | 
     | regKey/U140         | A v -> Y ^ | MUX2X1  | 0.052 |   0.512 |    0.744 | 
     | regKey/U139         | A ^ -> Y v | INVX1   | 0.033 |   0.545 |    0.777 | 
     | regKey/\reg_reg[35] | D v        | DFFSR   | 0.000 |   0.545 |    0.777 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[35]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.742
This Block's Segment Delay(segDel): 0.108
Total delay(totDel): 0.742 + 0.108 = 0.849
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.742 / 0.849 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[35] /CLK 
Endpoint:   regKey/\reg_reg[35] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.826
= Slack Time                   -0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.049 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.078 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.113 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.170 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.281 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.316 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.345 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.376 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.408 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.528 | 
     | mux_80/U58          | S ^ -> Y ^   | MUX2X1  | 0.132 |   0.709 |    0.660 | 
     | mux_80/U57          | A ^ -> Y v   | INVX1   | 0.032 |   0.741 |    0.692 | 
     | regKey/U140         | A v -> Y ^   | MUX2X1  | 0.052 |   0.793 |    0.744 | 
     | regKey/U139         | A ^ -> Y v   | INVX1   | 0.033 |   0.826 |    0.777 | 
     | regKey/\reg_reg[35] | D v          | DFFSR   | 0.000 |   0.826 |    0.777 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[34]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.390
This Block's Segment Delay(segDel): 0.133
Total delay(totDel): 0.390 + 0.133 = 0.523
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.390 / 0.523 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[34] /CLK 
Endpoint:   regKey/\reg_reg[34] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.504
= Slack Time                    0.225
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.277 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.309 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.337 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.368 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.400 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.520 | 
     | mux_80/U56          | S ^ -> Y v | MUX2X1  | 0.125 |   0.421 |    0.645 | 
     | mux_80/U55          | A v -> Y ^ | INVX1   | 0.021 |   0.442 |    0.667 | 
     | regKey/U138         | A ^ -> Y v | MUX2X1  | 0.032 |   0.474 |    0.699 | 
     | regKey/U137         | A v -> Y ^ | INVX1   | 0.029 |   0.503 |    0.728 | 
     | regKey/\reg_reg[34] | D ^        | DFFSR   | 0.000 |   0.504 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[34]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.723
This Block's Segment Delay(segDel): 0.133
Total delay(totDel): 0.723 + 0.133 = 0.857
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.723 / 0.857 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[34] /CLK 
Endpoint:   regKey/\reg_reg[34] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.785
= Slack Time                   -0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.057 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.071 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.106 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.163 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.274 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.309 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.338 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.368 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.400 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.520 | 
     | mux_80/U56          | S ^ -> Y v   | MUX2X1  | 0.125 |   0.702 |    0.645 | 
     | mux_80/U55          | A v -> Y ^   | INVX1   | 0.021 |   0.723 |    0.667 | 
     | regKey/U138         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.755 |    0.699 | 
     | regKey/U137         | A v -> Y ^   | INVX1   | 0.029 |   0.784 |    0.728 | 
     | regKey/\reg_reg[34] | D ^          | DFFSR   | 0.000 |   0.785 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[34]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.395
This Block's Segment Delay(segDel): 0.113
Total delay(totDel): 0.395 + 0.113 = 0.508
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.395 / 0.508 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[34] /CLK 
Endpoint:   regKey/\reg_reg[34] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.534
= Slack Time                    0.240
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.292 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.324 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.353 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.384 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.416 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.536 | 
     | mux_80/U56          | S ^ -> Y ^ | MUX2X1  | 0.120 |   0.416 |    0.656 | 
     | mux_80/U55          | A ^ -> Y v | INVX1   | 0.031 |   0.447 |    0.687 | 
     | regKey/U138         | A v -> Y ^ | MUX2X1  | 0.050 |   0.497 |    0.737 | 
     | regKey/U137         | A ^ -> Y v | INVX1   | 0.037 |   0.534 |    0.774 | 
     | regKey/\reg_reg[34] | D v        | DFFSR   | 0.001 |   0.534 |    0.774 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[34]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.728
This Block's Segment Delay(segDel): 0.113
Total delay(totDel): 0.728 + 0.113 = 0.841
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.728 / 0.841 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[34] /CLK 
Endpoint:   regKey/\reg_reg[34] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.815
= Slack Time                   -0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.041 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.087 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.121 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.178 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.289 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.324 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.353 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.384 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.416 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.536 | 
     | mux_80/U56          | S ^ -> Y ^   | MUX2X1  | 0.120 |   0.697 |    0.656 | 
     | mux_80/U55          | A ^ -> Y v   | INVX1   | 0.031 |   0.728 |    0.687 | 
     | regKey/U138         | A v -> Y ^   | MUX2X1  | 0.050 |   0.778 |    0.737 | 
     | regKey/U137         | A ^ -> Y v   | INVX1   | 0.036 |   0.815 |    0.774 | 
     | regKey/\reg_reg[34] | D v          | DFFSR   | 0.001 |   0.815 |    0.774 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[33]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.399
This Block's Segment Delay(segDel): 0.137
Total delay(totDel): 0.399 + 0.137 = 0.536
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.399 / 0.536 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[33] /CLK 
Endpoint:   regKey/\reg_reg[33] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.073
+ Phase Shift                   0.800
= Required Time                 0.727
- Arrival Time                  0.515
= Slack Time                    0.212
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.264 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.296 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.325 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.356 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.388 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.508 | 
     | mux_80/U54          | S ^ -> Y v | MUX2X1  | 0.130 |   0.425 |    0.637 | 
     | mux_80/U53          | A v -> Y ^ | INVX1   | 0.026 |   0.451 |    0.663 | 
     | regKey/U136         | A ^ -> Y v | MUX2X1  | 0.032 |   0.483 |    0.695 | 
     | regKey/U135         | A v -> Y ^ | INVX1   | 0.032 |   0.515 |    0.727 | 
     | regKey/\reg_reg[33] | D ^        | DFFSR   | 0.001 |   0.515 |    0.727 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[33]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.736
This Block's Segment Delay(segDel): 0.137
Total delay(totDel): 0.736 + 0.137 = 0.873
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.736 / 0.873 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[33] /CLK 
Endpoint:   regKey/\reg_reg[33] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.073
+ Phase Shift                   0.800
= Required Time                 0.727
- Arrival Time                  0.800
= Slack Time                   -0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.073 | 
     | SM/\state_reg[1]    | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.072 | 
     | SM/U12              | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.148 | 
     | SM/U13              | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.232 | 
     | SM/U4               | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.288 | 
     | SM/U22              | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.315 | 
     | SM/U30              | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.340 | 
     | SM/U29              | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.382 | 
     | SM/U28              | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.472 | 
     | mux_80/U54          | S v -> Y v   | MUX2X1  | 0.165 |   0.710 |    0.637 | 
     | mux_80/U53          | A v -> Y ^   | INVX1   | 0.026 |   0.736 |    0.663 | 
     | regKey/U136         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.768 |    0.695 | 
     | regKey/U135         | A v -> Y ^   | INVX1   | 0.032 |   0.799 |    0.727 | 
     | regKey/\reg_reg[33] | D ^          | DFFSR   | 0.001 |   0.800 |    0.727 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[33]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.415
This Block's Segment Delay(segDel): 0.114
Total delay(totDel): 0.415 + 0.114 = 0.529
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.415 / 0.529 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[33] /CLK 
Endpoint:   regKey/\reg_reg[33] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.554
= Slack Time                    0.219
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.271 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.303 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.332 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.363 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.395 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.515 | 
     | mux_80/U54          | S ^ -> Y ^ | MUX2X1  | 0.137 |   0.433 |    0.651 | 
     | mux_80/U53          | A ^ -> Y v | INVX1   | 0.034 |   0.467 |    0.686 | 
     | regKey/U136         | A v -> Y ^ | MUX2X1  | 0.049 |   0.516 |    0.735 | 
     | regKey/U135         | A ^ -> Y v | INVX1   | 0.038 |   0.554 |    0.773 | 
     | regKey/\reg_reg[33] | D v        | DFFSR   | 0.001 |   0.554 |    0.773 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[33]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.752
This Block's Segment Delay(segDel): 0.114
Total delay(totDel): 0.752 + 0.114 = 0.866
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.752 / 0.866 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[33] /CLK 
Endpoint:   regKey/\reg_reg[33] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.839
= Slack Time                   -0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.066 | 
     | SM/\state_reg[1]    | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.079 | 
     | SM/U12              | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.155 | 
     | SM/U13              | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.239 | 
     | SM/U4               | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.295 | 
     | SM/U22              | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.322 | 
     | SM/U30              | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.347 | 
     | SM/U29              | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.389 | 
     | SM/U28              | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.479 | 
     | mux_80/U54          | S v -> Y ^   | MUX2X1  | 0.172 |   0.717 |    0.652 | 
     | mux_80/U53          | A ^ -> Y v   | INVX1   | 0.034 |   0.752 |    0.686 | 
     | regKey/U136         | A v -> Y ^   | MUX2X1  | 0.049 |   0.801 |    0.735 | 
     | regKey/U135         | A ^ -> Y v   | INVX1   | 0.038 |   0.839 |    0.773 | 
     | regKey/\reg_reg[33] | D v          | DFFSR   | 0.001 |   0.839 |    0.773 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[32]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.460
This Block's Segment Delay(segDel): 0.121
Total delay(totDel): 0.460 + 0.121 = 0.581
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.460 / 0.581 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[32] /CLK 
Endpoint:   regKey/\reg_reg[32] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.561
= Slack Time                    0.167
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.219 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.251 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.280 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.311 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.343 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.463 | 
     | mux_80/U52          | S ^ -> Y v | MUX2X1  | 0.187 |   0.482 |    0.650 | 
     | mux_80/U51          | A v -> Y ^ | INVX1   | 0.029 |   0.512 |    0.679 | 
     | regKey/U134         | A ^ -> Y v | MUX2X1  | 0.032 |   0.544 |    0.711 | 
     | regKey/U133         | A v -> Y ^ | INVX1   | 0.018 |   0.561 |    0.728 | 
     | regKey/\reg_reg[32] | D ^        | DFFSR   | 0.000 |   0.561 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[32]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.793
This Block's Segment Delay(segDel): 0.121
Total delay(totDel): 0.793 + 0.121 = 0.914
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.793 / 0.914 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[32] /CLK 
Endpoint:   regKey/\reg_reg[32] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.842
= Slack Time                   -0.114
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.114 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.014 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.048 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.105 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.216 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.251 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.280 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.311 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.343 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.463 | 
     | mux_80/U52          | S ^ -> Y v   | MUX2X1  | 0.187 |   0.764 |    0.650 | 
     | mux_80/U51          | A v -> Y ^   | INVX1   | 0.029 |   0.793 |    0.679 | 
     | regKey/U134         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.825 |    0.711 | 
     | regKey/U133         | A v -> Y ^   | INVX1   | 0.018 |   0.842 |    0.728 | 
     | regKey/\reg_reg[32] | D ^          | DFFSR   | 0.000 |   0.842 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[32]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.475
This Block's Segment Delay(segDel): 0.099
Total delay(totDel): 0.475 + 0.099 = 0.574
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.475 / 0.574 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[32] /CLK 
Endpoint:   regKey/\reg_reg[32] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.605
= Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.226 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.258 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.287 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.318 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.350 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.470 | 
     | mux_80/U52          | S ^ -> Y ^ | MUX2X1  | 0.194 |   0.490 |    0.664 | 
     | mux_80/U51          | A ^ -> Y v | INVX1   | 0.037 |   0.527 |    0.701 | 
     | regKey/U134         | A v -> Y ^ | MUX2X1  | 0.049 |   0.576 |    0.750 | 
     | regKey/U133         | A ^ -> Y v | INVX1   | 0.029 |   0.605 |    0.779 | 
     | regKey/\reg_reg[32] | D v        | DFFSR   | 0.000 |   0.605 |    0.779 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[32]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.808
This Block's Segment Delay(segDel): 0.099
Total delay(totDel): 0.808 + 0.099 = 0.907
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.808 / 0.907 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[32] /CLK 
Endpoint:   regKey/\reg_reg[32] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.886
= Slack Time                   -0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.107 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.021 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.055 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.112 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.224 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.259 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.287 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.318 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.350 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.470 | 
     | mux_80/U52          | S ^ -> Y ^   | MUX2X1  | 0.194 |   0.771 |    0.664 | 
     | mux_80/U51          | A ^ -> Y v   | INVX1   | 0.037 |   0.808 |    0.701 | 
     | regKey/U134         | A v -> Y ^   | MUX2X1  | 0.049 |   0.857 |    0.750 | 
     | regKey/U133         | A ^ -> Y v   | INVX1   | 0.029 |   0.886 |    0.779 | 
     | regKey/\reg_reg[32] | D v          | DFFSR   | 0.000 |   0.886 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[31]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.464
This Block's Segment Delay(segDel): 0.119
Total delay(totDel): 0.464 + 0.119 = 0.583
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.464 / 0.583 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[31] /CLK 
Endpoint:   regKey/\reg_reg[31] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.563
= Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.217 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.249 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.278 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.309 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.341 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.461 | 
     | mux_80/U50          | S ^ -> Y v | MUX2X1  | 0.186 |   0.481 |    0.646 | 
     | mux_80/U49          | A v -> Y ^ | INVX1   | 0.034 |   0.516 |    0.681 | 
     | regKey/U132         | A ^ -> Y v | MUX2X1  | 0.032 |   0.548 |    0.713 | 
     | regKey/U131         | A v -> Y ^ | INVX1   | 0.016 |   0.563 |    0.728 | 
     | regKey/\reg_reg[31] | D ^        | DFFSR   | 0.000 |   0.563 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[31]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.797
This Block's Segment Delay(segDel): 0.119
Total delay(totDel): 0.797 + 0.119 = 0.916
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.797 / 0.916 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[31] /CLK 
Endpoint:   regKey/\reg_reg[31] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.844
= Slack Time                   -0.116
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.116 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.012 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.046 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.103 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.214 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.249 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.278 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.309 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.341 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.461 | 
     | mux_80/U50          | S ^ -> Y v   | MUX2X1  | 0.186 |   0.762 |    0.646 | 
     | mux_80/U49          | A v -> Y ^   | INVX1   | 0.034 |   0.797 |    0.681 | 
     | regKey/U132         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.829 |    0.713 | 
     | regKey/U131         | A v -> Y ^   | INVX1   | 0.016 |   0.844 |    0.728 | 
     | regKey/\reg_reg[31] | D ^          | DFFSR   | 0.000 |   0.844 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[31]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.475
This Block's Segment Delay(segDel): 0.096
Total delay(totDel): 0.475 + 0.096 = 0.572
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.475 / 0.572 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[31] /CLK 
Endpoint:   regKey/\reg_reg[31] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.604
= Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.228 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.260 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.289 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.320 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.352 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.472 | 
     | mux_80/U50          | S ^ -> Y ^ | MUX2X1  | 0.192 |   0.487 |    0.664 | 
     | mux_80/U49          | A ^ -> Y v | INVX1   | 0.040 |   0.527 |    0.704 | 
     | regKey/U132         | A v -> Y ^ | MUX2X1  | 0.049 |   0.576 |    0.752 | 
     | regKey/U131         | A ^ -> Y v | INVX1   | 0.028 |   0.604 |    0.780 | 
     | regKey/\reg_reg[31] | D v        | DFFSR   | 0.000 |   0.604 |    0.780 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[31]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.809
This Block's Segment Delay(segDel): 0.096
Total delay(totDel): 0.809 + 0.096 = 0.905
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.809 / 0.905 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[31] /CLK 
Endpoint:   regKey/\reg_reg[31] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.885
= Slack Time                   -0.105
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.105 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.023 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.057 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.114 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.226 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.261 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.289 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.320 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.352 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.472 | 
     | mux_80/U50          | S ^ -> Y ^   | MUX2X1  | 0.192 |   0.769 |    0.664 | 
     | mux_80/U49          | A ^ -> Y v   | INVX1   | 0.040 |   0.809 |    0.704 | 
     | regKey/U132         | A v -> Y ^   | MUX2X1  | 0.049 |   0.857 |    0.752 | 
     | regKey/U131         | A ^ -> Y v   | INVX1   | 0.028 |   0.885 |    0.780 | 
     | regKey/\reg_reg[31] | D v          | DFFSR   | 0.000 |   0.885 |    0.780 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[30]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.407
This Block's Segment Delay(segDel): 0.123
Total delay(totDel): 0.407 + 0.123 = 0.530
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.407 / 0.530 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[30] /CLK 
Endpoint:   regKey/\reg_reg[30] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.511
= Slack Time                    0.218
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.270 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.302 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.331 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.361 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.393 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.513 | 
     | mux_80/U48          | S ^ -> Y v | MUX2X1  | 0.138 |   0.434 |    0.651 | 
     | mux_80/U47          | A v -> Y ^ | INVX1   | 0.026 |   0.460 |    0.677 | 
     | regKey/U130         | A ^ -> Y v | MUX2X1  | 0.032 |   0.492 |    0.709 | 
     | regKey/U129         | A v -> Y ^ | INVX1   | 0.019 |   0.511 |    0.728 | 
     | regKey/\reg_reg[30] | D ^        | DFFSR   | 0.000 |   0.511 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[30]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.741
This Block's Segment Delay(segDel): 0.123
Total delay(totDel): 0.741 + 0.123 = 0.864
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.741 / 0.864 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[30] /CLK 
Endpoint:   regKey/\reg_reg[30] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.792
= Slack Time                   -0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.064 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.064 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.099 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.156 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.267 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.302 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.331 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.361 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.393 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.513 | 
     | mux_80/U48          | S ^ -> Y v   | MUX2X1  | 0.138 |   0.715 |    0.651 | 
     | mux_80/U47          | A v -> Y ^   | INVX1   | 0.026 |   0.741 |    0.677 | 
     | regKey/U130         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.773 |    0.709 | 
     | regKey/U129         | A v -> Y ^   | INVX1   | 0.019 |   0.792 |    0.728 | 
     | regKey/\reg_reg[30] | D ^          | DFFSR   | 0.000 |   0.792 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[30]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.405
This Block's Segment Delay(segDel): 0.101
Total delay(totDel): 0.405 + 0.101 = 0.506
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.405 / 0.506 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[30] /CLK 
Endpoint:   regKey/\reg_reg[30] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.537
= Slack Time                    0.242
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.294 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.326 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.355 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.386 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.418 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.538 | 
     | mux_80/U48          | S ^ -> Y ^ | MUX2X1  | 0.128 |   0.424 |    0.666 | 
     | mux_80/U47          | A ^ -> Y v | INVX1   | 0.033 |   0.457 |    0.699 | 
     | regKey/U130         | A v -> Y ^ | MUX2X1  | 0.050 |   0.507 |    0.749 | 
     | regKey/U129         | A ^ -> Y v | INVX1   | 0.030 |   0.537 |    0.779 | 
     | regKey/\reg_reg[30] | D v        | DFFSR   | 0.000 |   0.537 |    0.779 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[30]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.738
This Block's Segment Delay(segDel): 0.101
Total delay(totDel): 0.738 + 0.101 = 0.839
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.738 / 0.839 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[30] /CLK 
Endpoint:   regKey/\reg_reg[30] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.818
= Slack Time                   -0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.039 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.089 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.123 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.180 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.291 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.326 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.355 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.386 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.418 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.538 | 
     | mux_80/U48          | S ^ -> Y ^   | MUX2X1  | 0.128 |   0.705 |    0.666 | 
     | mux_80/U47          | A ^ -> Y v   | INVX1   | 0.033 |   0.738 |    0.699 | 
     | regKey/U130         | A v -> Y ^   | MUX2X1  | 0.050 |   0.788 |    0.749 | 
     | regKey/U129         | A ^ -> Y v   | INVX1   | 0.030 |   0.818 |    0.779 | 
     | regKey/\reg_reg[30] | D v          | DFFSR   | 0.000 |   0.818 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[29]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.457
This Block's Segment Delay(segDel): 0.128
Total delay(totDel): 0.457 + 0.128 = 0.585
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.457 / 0.585 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[29] /CLK 
Endpoint:   regKey/\reg_reg[29] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.565
= Slack Time                    0.163
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.215 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.247 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.276 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.307 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.339 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.459 | 
     | mux_80/U44          | S ^ -> Y v | MUX2X1  | 0.183 |   0.479 |    0.642 | 
     | mux_80/U43          | A v -> Y ^ | INVX1   | 0.030 |   0.509 |    0.672 | 
     | regKey/U126         | A ^ -> Y v | MUX2X1  | 0.035 |   0.544 |    0.707 | 
     | regKey/U125         | A v -> Y ^ | INVX1   | 0.021 |   0.565 |    0.728 | 
     | regKey/\reg_reg[29] | D ^        | DFFSR   | 0.000 |   0.565 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[29]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.790
This Block's Segment Delay(segDel): 0.128
Total delay(totDel): 0.790 + 0.128 = 0.918
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.790 / 0.918 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[29] /CLK 
Endpoint:   regKey/\reg_reg[29] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.846
= Slack Time                   -0.118
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.118 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.009 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.044 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.101 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.212 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.247 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.276 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.307 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.339 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.459 | 
     | mux_80/U44          | S ^ -> Y v   | MUX2X1  | 0.183 |   0.760 |    0.642 | 
     | mux_80/U43          | A v -> Y ^   | INVX1   | 0.030 |   0.790 |    0.672 | 
     | regKey/U126         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.825 |    0.707 | 
     | regKey/U125         | A v -> Y ^   | INVX1   | 0.021 |   0.846 |    0.728 | 
     | regKey/\reg_reg[29] | D ^          | DFFSR   | 0.000 |   0.846 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[29]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.470
This Block's Segment Delay(segDel): 0.109
Total delay(totDel): 0.470 + 0.109 = 0.579
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.470 / 0.579 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[29] /CLK 
Endpoint:   regKey/\reg_reg[29] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.609
= Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.221 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.253 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.281 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.312 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.344 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.464 | 
     | mux_80/U44          | S ^ -> Y ^ | MUX2X1  | 0.189 |   0.485 |    0.653 | 
     | mux_80/U43          | A ^ -> Y v | INVX1   | 0.037 |   0.522 |    0.691 | 
     | regKey/U126         | A v -> Y ^ | MUX2X1  | 0.055 |   0.577 |    0.745 | 
     | regKey/U125         | A ^ -> Y v | INVX1   | 0.032 |   0.609 |    0.778 | 
     | regKey/\reg_reg[29] | D v        | DFFSR   | 0.000 |   0.609 |    0.778 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[29]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.803
This Block's Segment Delay(segDel): 0.109
Total delay(totDel): 0.803 + 0.109 = 0.913
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.803 / 0.913 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[29] /CLK 
Endpoint:   regKey/\reg_reg[29] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.890
= Slack Time                   -0.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.113 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.015 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.050 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.107 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.218 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.253 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.281 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.312 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.344 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.464 | 
     | mux_80/U44          | S ^ -> Y ^   | MUX2X1  | 0.189 |   0.766 |    0.653 | 
     | mux_80/U43          | A ^ -> Y v   | INVX1   | 0.037 |   0.803 |    0.691 | 
     | regKey/U126         | A v -> Y ^   | MUX2X1  | 0.055 |   0.858 |    0.745 | 
     | regKey/U125         | A ^ -> Y v   | INVX1   | 0.032 |   0.890 |    0.778 | 
     | regKey/\reg_reg[29] | D v          | DFFSR   | 0.000 |   0.890 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[28]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.505
This Block's Segment Delay(segDel): 0.122
Total delay(totDel): 0.505 + 0.122 = 0.628
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.505 / 0.628 + 0.937 + 0.000 + 0.000 - 0.005 = 0.932
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[28] /CLK 
Endpoint:   regKey/\reg_reg[28] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.608
= Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.172 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.204 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.233 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.264 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.296 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.416 | 
     | mux_80/U42          | S ^ -> Y v | MUX2X1  | 0.243 |   0.539 |    0.659 | 
     | mux_80/U41          | A v -> Y ^ | INVX1   | 0.018 |   0.557 |    0.678 | 
     | regKey/U124         | A ^ -> Y v | MUX2X1  | 0.031 |   0.588 |    0.709 | 
     | regKey/U123         | A v -> Y ^ | INVX1   | 0.020 |   0.608 |    0.728 | 
     | regKey/\reg_reg[28] | D ^        | DFFSR   | 0.000 |   0.608 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[28]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.839
This Block's Segment Delay(segDel): 0.122
Total delay(totDel): 0.839 + 0.122 = 0.961
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.839 / 0.961 + 0.885 + 0.000 + 0.000 - 0.005 = 0.880
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[28] /CLK 
Endpoint:   regKey/\reg_reg[28] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.889
= Slack Time                   -0.161
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.161 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.033 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.001 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.058 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.170 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.205 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.233 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.264 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.296 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.416 | 
     | mux_80/U42          | S ^ -> Y v   | MUX2X1  | 0.243 |   0.820 |    0.659 | 
     | mux_80/U41          | A v -> Y ^   | INVX1   | 0.018 |   0.838 |    0.678 | 
     | regKey/U124         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.869 |    0.709 | 
     | regKey/U123         | A v -> Y ^   | INVX1   | 0.020 |   0.889 |    0.728 | 
     | regKey/\reg_reg[28] | D ^          | DFFSR   | 0.000 |   0.889 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[28]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.520
This Block's Segment Delay(segDel): 0.100
Total delay(totDel): 0.520 + 0.100 = 0.620
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.520 / 0.620 + 0.937 + 0.000 + 0.000 - 0.003 = 0.934
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[28] /CLK 
Endpoint:   regKey/\reg_reg[28] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.650
= Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.180 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.213 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.241 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.272 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.304 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.424 | 
     | mux_80/U42          | S ^ -> Y ^ | MUX2X1  | 0.246 |   0.542 |    0.670 | 
     | mux_80/U41          | A ^ -> Y v | INVX1   | 0.030 |   0.572 |    0.700 | 
     | regKey/U124         | A v -> Y ^ | MUX2X1  | 0.048 |   0.620 |    0.748 | 
     | regKey/U123         | A ^ -> Y v | INVX1   | 0.030 |   0.650 |    0.778 | 
     | regKey/\reg_reg[28] | D v        | DFFSR   | 0.000 |   0.650 |    0.778 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[28]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.853
This Block's Segment Delay(segDel): 0.100
Total delay(totDel): 0.853 + 0.100 = 0.953
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.853 / 0.953 + 0.885 + 0.000 + 0.000 - 0.003 = 0.882
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[28] /CLK 
Endpoint:   regKey/\reg_reg[28] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.931
= Slack Time                   -0.153
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.153 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.025 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.009 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.066 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.178 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.213 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.241 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.272 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.304 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.424 | 
     | mux_80/U42          | S ^ -> Y ^   | MUX2X1  | 0.246 |   0.823 |    0.670 | 
     | mux_80/U41          | A ^ -> Y v   | INVX1   | 0.030 |   0.853 |    0.700 | 
     | regKey/U124         | A v -> Y ^   | MUX2X1  | 0.048 |   0.901 |    0.748 | 
     | regKey/U123         | A ^ -> Y v   | INVX1   | 0.030 |   0.931 |    0.778 | 
     | regKey/\reg_reg[28] | D v          | DFFSR   | 0.000 |   0.931 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[27]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.517
This Block's Segment Delay(segDel): 0.117
Total delay(totDel): 0.517 + 0.117 = 0.634
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.517 / 0.634 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[27] /CLK 
Endpoint:   regKey/\reg_reg[27] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.614
= Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.166 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.198 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.227 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.258 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.290 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.410 | 
     | mux_80/U40          | S ^ -> Y v | MUX2X1  | 0.252 |   0.548 |    0.662 | 
     | mux_80/U39          | A v -> Y ^ | INVX1   | 0.020 |   0.569 |    0.683 | 
     | regKey/U122         | A ^ -> Y v | MUX2X1  | 0.030 |   0.599 |    0.713 | 
     | regKey/U121         | A v -> Y ^ | INVX1   | 0.016 |   0.614 |    0.728 | 
     | regKey/\reg_reg[27] | D ^        | DFFSR   | 0.000 |   0.614 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[27]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.850
This Block's Segment Delay(segDel): 0.117
Total delay(totDel): 0.850 + 0.117 = 0.967
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.850 / 0.967 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[27] /CLK 
Endpoint:   regKey/\reg_reg[27] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.896
= Slack Time                   -0.167
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.167 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.040 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.005 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.052 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.163 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.198 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.227 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.258 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.290 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.410 | 
     | mux_80/U40          | S ^ -> Y v   | MUX2X1  | 0.252 |   0.829 |    0.662 | 
     | mux_80/U39          | A v -> Y ^   | INVX1   | 0.020 |   0.850 |    0.683 | 
     | regKey/U122         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.880 |    0.713 | 
     | regKey/U121         | A v -> Y ^   | INVX1   | 0.016 |   0.895 |    0.728 | 
     | regKey/\reg_reg[27] | D ^          | DFFSR   | 0.000 |   0.896 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[27]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.529
This Block's Segment Delay(segDel): 0.093
Total delay(totDel): 0.529 + 0.093 = 0.623
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.529 / 0.623 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[27] /CLK 
Endpoint:   regKey/\reg_reg[27] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.655
= Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.177 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.209 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.238 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.269 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.301 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.421 | 
     | mux_80/U40          | S ^ -> Y ^ | MUX2X1  | 0.255 |   0.550 |    0.675 | 
     | mux_80/U39          | A ^ -> Y v | INVX1   | 0.031 |   0.581 |    0.706 | 
     | regKey/U122         | A v -> Y ^ | MUX2X1  | 0.046 |   0.627 |    0.752 | 
     | regKey/U121         | A ^ -> Y v | INVX1   | 0.028 |   0.655 |    0.780 | 
     | regKey/\reg_reg[27] | D v        | DFFSR   | 0.000 |   0.655 |    0.780 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[27]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.863
This Block's Segment Delay(segDel): 0.093
Total delay(totDel): 0.863 + 0.093 = 0.956
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.863 / 0.956 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[27] /CLK 
Endpoint:   regKey/\reg_reg[27] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.936
= Slack Time                   -0.156
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.156 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.029 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.006 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.063 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.174 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.209 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.238 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.269 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.301 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.421 | 
     | mux_80/U40          | S ^ -> Y ^   | MUX2X1  | 0.255 |   0.831 |    0.675 | 
     | mux_80/U39          | A ^ -> Y v   | INVX1   | 0.031 |   0.863 |    0.706 | 
     | regKey/U122         | A v -> Y ^   | MUX2X1  | 0.046 |   0.909 |    0.752 | 
     | regKey/U121         | A ^ -> Y v   | INVX1   | 0.028 |   0.936 |    0.780 | 
     | regKey/\reg_reg[27] | D v          | DFFSR   | 0.000 |   0.936 |    0.780 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[26]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.419
This Block's Segment Delay(segDel): 0.141
Total delay(totDel): 0.419 + 0.141 = 0.561
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.419 / 0.561 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[26] /CLK 
Endpoint:   regKey/\reg_reg[26] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.074
+ Phase Shift                   0.800
= Required Time                 0.726
- Arrival Time                  0.539
= Slack Time                    0.187
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.239 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.271 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.300 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.331 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.363 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.483 | 
     | mux_80/U38          | S ^ -> Y v | MUX2X1  | 0.150 |   0.446 |    0.633 | 
     | mux_80/U37          | A v -> Y ^ | INVX1   | 0.026 |   0.471 |    0.659 | 
     | regKey/U120         | A ^ -> Y v | MUX2X1  | 0.033 |   0.505 |    0.692 | 
     | regKey/U119         | A v -> Y ^ | INVX1   | 0.034 |   0.539 |    0.726 | 
     | regKey/\reg_reg[26] | D ^        | DFFSR   | 0.001 |   0.539 |    0.726 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[26]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.753
This Block's Segment Delay(segDel): 0.141
Total delay(totDel): 0.753 + 0.141 = 0.894
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.753 / 0.894 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[26] /CLK 
Endpoint:   regKey/\reg_reg[26] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.074
+ Phase Shift                   0.800
= Required Time                 0.726
- Arrival Time                  0.820
= Slack Time                   -0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.094 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.034 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.068 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.125 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.236 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.271 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.300 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.331 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.363 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.483 | 
     | mux_80/U38          | S ^ -> Y v   | MUX2X1  | 0.150 |   0.727 |    0.633 | 
     | mux_80/U37          | A v -> Y ^   | INVX1   | 0.026 |   0.753 |    0.659 | 
     | regKey/U120         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.786 |    0.692 | 
     | regKey/U119         | A v -> Y ^   | INVX1   | 0.034 |   0.820 |    0.726 | 
     | regKey/\reg_reg[26] | D ^          | DFFSR   | 0.001 |   0.820 |    0.726 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[26]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.416
This Block's Segment Delay(segDel): 0.119
Total delay(totDel): 0.416 + 0.119 = 0.535
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.416 / 0.535 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[26] /CLK 
Endpoint:   regKey/\reg_reg[26] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.560
= Slack Time                    0.213
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.265 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.297 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.326 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.357 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.389 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.509 | 
     | mux_80/U38          | S ^ -> Y ^ | MUX2X1  | 0.139 |   0.435 |    0.648 | 
     | mux_80/U37          | A ^ -> Y v | INVX1   | 0.033 |   0.468 |    0.681 | 
     | regKey/U120         | A v -> Y ^ | MUX2X1  | 0.052 |   0.520 |    0.733 | 
     | regKey/U119         | A ^ -> Y v | INVX1   | 0.039 |   0.559 |    0.772 | 
     | regKey/\reg_reg[26] | D v        | DFFSR   | 0.001 |   0.560 |    0.773 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[26]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.749
This Block's Segment Delay(segDel): 0.119
Total delay(totDel): 0.749 + 0.119 = 0.868
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.749 / 0.868 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[26] /CLK 
Endpoint:   regKey/\reg_reg[26] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.841
= Slack Time                   -0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.068 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.059 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.094 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.151 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.262 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.297 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.326 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.357 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.389 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.509 | 
     | mux_80/U38          | S ^ -> Y ^   | MUX2X1  | 0.139 |   0.716 |    0.648 | 
     | mux_80/U37          | A ^ -> Y v   | INVX1   | 0.033 |   0.749 |    0.681 | 
     | regKey/U120         | A v -> Y ^   | MUX2X1  | 0.052 |   0.801 |    0.733 | 
     | regKey/U119         | A ^ -> Y v   | INVX1   | 0.039 |   0.840 |    0.772 | 
     | regKey/\reg_reg[26] | D v          | DFFSR   | 0.001 |   0.841 |    0.773 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[25]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.522
This Block's Segment Delay(segDel): 0.122
Total delay(totDel): 0.522 + 0.122 = 0.643
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.522 / 0.643 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[25] /CLK 
Endpoint:   regKey/\reg_reg[25] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.623
= Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.157 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.189 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.218 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.249 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.281 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.401 | 
     | mux_80/U36          | S ^ -> Y v | MUX2X1  | 0.250 |   0.546 |    0.651 | 
     | mux_80/U35          | A v -> Y ^ | INVX1   | 0.027 |   0.574 |    0.678 | 
     | regKey/U118         | A ^ -> Y v | MUX2X1  | 0.031 |   0.604 |    0.709 | 
     | regKey/U117         | A v -> Y ^ | INVX1   | 0.019 |   0.623 |    0.728 | 
     | regKey/\reg_reg[25] | D ^        | DFFSR   | 0.000 |   0.623 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[25]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.855
This Block's Segment Delay(segDel): 0.122
Total delay(totDel): 0.855 + 0.122 = 0.976
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.855 / 0.976 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[25] /CLK 
Endpoint:   regKey/\reg_reg[25] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.905
= Slack Time                   -0.176
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.176 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.049 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.014 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.043 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.154 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.189 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.218 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.249 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.281 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.401 | 
     | mux_80/U36          | S ^ -> Y v   | MUX2X1  | 0.250 |   0.827 |    0.651 | 
     | mux_80/U35          | A v -> Y ^   | INVX1   | 0.027 |   0.855 |    0.678 | 
     | regKey/U118         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.885 |    0.709 | 
     | regKey/U117         | A v -> Y ^   | INVX1   | 0.019 |   0.905 |    0.728 | 
     | regKey/\reg_reg[25] | D ^          | DFFSR   | 0.000 |   0.905 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[25]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.532
This Block's Segment Delay(segDel): 0.099
Total delay(totDel): 0.532 + 0.099 = 0.631
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.532 / 0.631 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[25] /CLK 
Endpoint:   regKey/\reg_reg[25] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.661
= Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.169 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.202 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.230 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.261 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.293 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.413 | 
     | mux_80/U36          | S ^ -> Y ^ | MUX2X1  | 0.253 |   0.549 |    0.666 | 
     | mux_80/U35          | A ^ -> Y v | INVX1   | 0.036 |   0.584 |    0.701 | 
     | regKey/U118         | A v -> Y ^ | MUX2X1  | 0.047 |   0.631 |    0.748 | 
     | regKey/U117         | A ^ -> Y v | INVX1   | 0.030 |   0.661 |    0.778 | 
     | regKey/\reg_reg[25] | D v        | DFFSR   | 0.000 |   0.661 |    0.779 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[25]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.865
This Block's Segment Delay(segDel): 0.099
Total delay(totDel): 0.865 + 0.099 = 0.964
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.865 / 0.964 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[25] /CLK 
Endpoint:   regKey/\reg_reg[25] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.942
= Slack Time                   -0.164
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.164 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.036 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.002 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.055 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.167 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.202 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.230 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.261 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.293 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.413 | 
     | mux_80/U36          | S ^ -> Y ^   | MUX2X1  | 0.253 |   0.830 |    0.666 | 
     | mux_80/U35          | A ^ -> Y v   | INVX1   | 0.036 |   0.865 |    0.701 | 
     | regKey/U118         | A v -> Y ^   | MUX2X1  | 0.047 |   0.912 |    0.748 | 
     | regKey/U117         | A ^ -> Y v   | INVX1   | 0.030 |   0.942 |    0.778 | 
     | regKey/\reg_reg[25] | D v          | DFFSR   | 0.000 |   0.942 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[24]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.431
This Block's Segment Delay(segDel): 0.123
Total delay(totDel): 0.431 + 0.123 = 0.554
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.431 / 0.554 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[24] /CLK 
Endpoint:   regKey/\reg_reg[24] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.534
= Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.246 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.278 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.307 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.338 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.370 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.490 | 
     | mux_80/U34          | S ^ -> Y v | MUX2X1  | 0.166 |   0.461 |    0.656 | 
     | mux_80/U33          | A v -> Y ^ | INVX1   | 0.021 |   0.483 |    0.677 | 
     | regKey/U116         | A ^ -> Y v | MUX2X1  | 0.031 |   0.514 |    0.708 | 
     | regKey/U115         | A v -> Y ^ | INVX1   | 0.020 |   0.534 |    0.728 | 
     | regKey/\reg_reg[24] | D ^        | DFFSR   | 0.000 |   0.534 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[24]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.770
This Block's Segment Delay(segDel): 0.123
Total delay(totDel): 0.770 + 0.123 = 0.893
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.770 / 0.893 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[24] /CLK 
Endpoint:   regKey/\reg_reg[24] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.821
= Slack Time                   -0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.093 | 
     | SM/\state_reg[1]    | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.052 | 
     | SM/U12              | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.128 | 
     | SM/U13              | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.212 | 
     | SM/U4               | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.268 | 
     | SM/U22              | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.295 | 
     | SM/U30              | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.320 | 
     | SM/U29              | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.362 | 
     | SM/U28              | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.452 | 
     | mux_80/U34          | S v -> Y v   | MUX2X1  | 0.203 |   0.748 |    0.656 | 
     | mux_80/U33          | A v -> Y ^   | INVX1   | 0.021 |   0.770 |    0.677 | 
     | regKey/U116         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.801 |    0.708 | 
     | regKey/U115         | A v -> Y ^   | INVX1   | 0.020 |   0.821 |    0.728 | 
     | regKey/\reg_reg[24] | D ^          | DFFSR   | 0.000 |   0.821 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[24]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.458
This Block's Segment Delay(segDel): 0.100
Total delay(totDel): 0.458 + 0.100 = 0.558
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.458 / 0.558 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[24] /CLK 
Endpoint:   regKey/\reg_reg[24] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.589
= Slack Time                    0.190
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.242 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.274 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.302 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.333 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.365 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.485 | 
     | mux_80/U34          | S ^ -> Y ^ | MUX2X1  | 0.180 |   0.475 |    0.665 | 
     | mux_80/U33          | A ^ -> Y v | INVX1   | 0.035 |   0.511 |    0.700 | 
     | regKey/U116         | A v -> Y ^ | MUX2X1  | 0.048 |   0.559 |    0.748 | 
     | regKey/U115         | A ^ -> Y v | INVX1   | 0.030 |   0.589 |    0.778 | 
     | regKey/\reg_reg[24] | D v        | DFFSR   | 0.000 |   0.589 |    0.779 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[24]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.798
This Block's Segment Delay(segDel): 0.100
Total delay(totDel): 0.798 + 0.100 = 0.898
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.798 / 0.898 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[24] /CLK 
Endpoint:   regKey/\reg_reg[24] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.876
= Slack Time                   -0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.098 | 
     | SM/\state_reg[1]    | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.047 | 
     | SM/U12              | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.123 | 
     | SM/U13              | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.207 | 
     | SM/U4               | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.263 | 
     | SM/U22              | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.290 | 
     | SM/U30              | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.315 | 
     | SM/U29              | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.357 | 
     | SM/U28              | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.447 | 
     | mux_80/U34          | S v -> Y ^   | MUX2X1  | 0.218 |   0.763 |    0.665 | 
     | mux_80/U33          | A ^ -> Y v   | INVX1   | 0.035 |   0.798 |    0.700 | 
     | regKey/U116         | A v -> Y ^   | MUX2X1  | 0.048 |   0.846 |    0.748 | 
     | regKey/U115         | A ^ -> Y v   | INVX1   | 0.030 |   0.876 |    0.778 | 
     | regKey/\reg_reg[24] | D v          | DFFSR   | 0.000 |   0.876 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[23]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.509
This Block's Segment Delay(segDel): 0.121
Total delay(totDel): 0.509 + 0.121 = 0.630
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.509 / 0.630 + 0.937 + 0.000 + 0.000 - 0.005 = 0.932
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[23] /CLK 
Endpoint:   regKey/\reg_reg[23] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.611
= Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.170 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.202 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.231 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.261 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.293 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.413 | 
     | mux_80/U32          | S ^ -> Y v | MUX2X1  | 0.245 |   0.541 |    0.659 | 
     | mux_80/U31          | A v -> Y ^ | INVX1   | 0.021 |   0.561 |    0.679 | 
     | regKey/U114         | A ^ -> Y v | MUX2X1  | 0.031 |   0.592 |    0.710 | 
     | regKey/U113         | A v -> Y ^ | INVX1   | 0.018 |   0.611 |    0.728 | 
     | regKey/\reg_reg[23] | D ^        | DFFSR   | 0.000 |   0.611 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[23]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.843
This Block's Segment Delay(segDel): 0.121
Total delay(totDel): 0.843 + 0.121 = 0.964
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.843 / 0.964 + 0.885 + 0.000 + 0.000 - 0.005 = 0.880
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[23] /CLK 
Endpoint:   regKey/\reg_reg[23] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.892
= Slack Time                   -0.164
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.164 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.036 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.001 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.056 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.167 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.202 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.231 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.261 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.293 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.413 | 
     | mux_80/U32          | S ^ -> Y v   | MUX2X1  | 0.245 |   0.822 |    0.659 | 
     | mux_80/U31          | A v -> Y ^   | INVX1   | 0.021 |   0.843 |    0.679 | 
     | regKey/U114         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.874 |    0.710 | 
     | regKey/U113         | A v -> Y ^   | INVX1   | 0.018 |   0.892 |    0.728 | 
     | regKey/\reg_reg[23] | D ^          | DFFSR   | 0.000 |   0.892 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[23]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.537
This Block's Segment Delay(segDel): 0.098
Total delay(totDel): 0.537 + 0.098 = 0.634
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.537 / 0.634 + 0.937 + 0.000 + 0.000 - 0.003 = 0.934
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[23] /CLK 
Endpoint:   regKey/\reg_reg[23] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.666
= Slack Time                    0.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.166 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.198 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.226 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.257 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.289 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.409 | 
     | mux_80/U32          | S ^ -> Y ^ | MUX2X1  | 0.257 |   0.552 |    0.666 | 
     | mux_80/U31          | A ^ -> Y v | INVX1   | 0.037 |   0.589 |    0.702 | 
     | regKey/U114         | A v -> Y ^ | MUX2X1  | 0.048 |   0.637 |    0.750 | 
     | regKey/U113         | A ^ -> Y v | INVX1   | 0.029 |   0.666 |    0.779 | 
     | regKey/\reg_reg[23] | D v        | DFFSR   | 0.000 |   0.666 |    0.779 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[23]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.870
This Block's Segment Delay(segDel): 0.098
Total delay(totDel): 0.870 + 0.098 = 0.968
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.870 / 0.968 + 0.885 + 0.000 + 0.000 - 0.003 = 0.882
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[23] /CLK 
Endpoint:   regKey/\reg_reg[23] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.947
= Slack Time                   -0.168
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.168 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.040 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.005 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.052 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.163 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.198 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.226 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.257 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.289 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.409 | 
     | mux_80/U32          | S ^ -> Y ^   | MUX2X1  | 0.257 |   0.834 |    0.666 | 
     | mux_80/U31          | A ^ -> Y v   | INVX1   | 0.037 |   0.870 |    0.702 | 
     | regKey/U114         | A v -> Y ^   | MUX2X1  | 0.048 |   0.918 |    0.750 | 
     | regKey/U113         | A ^ -> Y v   | INVX1   | 0.029 |   0.947 |    0.779 | 
     | regKey/\reg_reg[23] | D v          | DFFSR   | 0.000 |   0.947 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[22]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.510
This Block's Segment Delay(segDel): 0.133
Total delay(totDel): 0.510 + 0.133 = 0.643
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.510 / 0.643 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[22] /CLK 
Endpoint:   regKey/\reg_reg[22] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.623
= Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.157 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.190 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.218 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.249 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.281 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.401 | 
     | mux_80/U30          | S ^ -> Y v | MUX2X1  | 0.244 |   0.539 |    0.645 | 
     | mux_80/U29          | A v -> Y ^ | INVX1   | 0.022 |   0.562 |    0.667 | 
     | regKey/U112         | A ^ -> Y v | MUX2X1  | 0.033 |   0.595 |    0.700 | 
     | regKey/U111         | A v -> Y ^ | INVX1   | 0.028 |   0.623 |    0.728 | 
     | regKey/\reg_reg[22] | D ^        | DFFSR   | 0.000 |   0.623 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[22]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.843
This Block's Segment Delay(segDel): 0.133
Total delay(totDel): 0.843 + 0.133 = 0.976
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.843 / 0.976 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[22] /CLK 
Endpoint:   regKey/\reg_reg[22] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.904
= Slack Time                   -0.176
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.176 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.048 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.014 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.043 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.155 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.190 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.218 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.249 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.281 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.401 | 
     | mux_80/U30          | S ^ -> Y v   | MUX2X1  | 0.244 |   0.821 |    0.645 | 
     | mux_80/U29          | A v -> Y ^   | INVX1   | 0.022 |   0.843 |    0.667 | 
     | regKey/U112         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.876 |    0.700 | 
     | regKey/U111         | A v -> Y ^   | INVX1   | 0.028 |   0.904 |    0.728 | 
     | regKey/\reg_reg[22] | D ^          | DFFSR   | 0.000 |   0.904 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[22]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.524
This Block's Segment Delay(segDel): 0.113
Total delay(totDel): 0.524 + 0.113 = 0.637
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.524 / 0.637 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[22] /CLK 
Endpoint:   regKey/\reg_reg[22] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.664
= Slack Time                    0.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.164 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.196 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.224 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.255 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.287 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.407 | 
     | mux_80/U30          | S ^ -> Y ^ | MUX2X1  | 0.247 |   0.543 |    0.655 | 
     | mux_80/U29          | A ^ -> Y v | INVX1   | 0.032 |   0.576 |    0.687 | 
     | regKey/U112         | A v -> Y ^ | MUX2X1  | 0.052 |   0.627 |    0.739 | 
     | regKey/U111         | A ^ -> Y v | INVX1   | 0.036 |   0.663 |    0.775 | 
     | regKey/\reg_reg[22] | D v        | DFFSR   | 0.000 |   0.664 |    0.775 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[22]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.857
This Block's Segment Delay(segDel): 0.113
Total delay(totDel): 0.857 + 0.113 = 0.970
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.857 / 0.970 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[22] /CLK 
Endpoint:   regKey/\reg_reg[22] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.945
= Slack Time                   -0.170
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.170 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.042 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.007 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.050 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.161 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.196 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.224 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.255 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.287 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.407 | 
     | mux_80/U30          | S ^ -> Y ^   | MUX2X1  | 0.247 |   0.824 |    0.655 | 
     | mux_80/U29          | A ^ -> Y v   | INVX1   | 0.032 |   0.857 |    0.687 | 
     | regKey/U112         | A v -> Y ^   | MUX2X1  | 0.052 |   0.908 |    0.739 | 
     | regKey/U111         | A ^ -> Y v   | INVX1   | 0.036 |   0.944 |    0.775 | 
     | regKey/\reg_reg[22] | D v          | DFFSR   | 0.000 |   0.945 |    0.775 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[21]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.478
This Block's Segment Delay(segDel): 0.133
Total delay(totDel): 0.478 + 0.133 = 0.611
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.478 / 0.611 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[21] /CLK 
Endpoint:   regKey/\reg_reg[21] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.591
= Slack Time                    0.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.189 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.221 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.250 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.281 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.313 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.433 | 
     | mux_80/U28          | S ^ -> Y v | MUX2X1  | 0.201 |   0.497 |    0.634 | 
     | mux_80/U27          | A v -> Y ^ | INVX1   | 0.033 |   0.530 |    0.667 | 
     | regKey/U110         | A ^ -> Y v | MUX2X1  | 0.034 |   0.564 |    0.701 | 
     | regKey/U109         | A v -> Y ^ | INVX1   | 0.027 |   0.591 |    0.728 | 
     | regKey/\reg_reg[21] | D ^        | DFFSR   | 0.000 |   0.591 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[21]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.811
This Block's Segment Delay(segDel): 0.133
Total delay(totDel): 0.811 + 0.133 = 0.944
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.811 / 0.944 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[21] /CLK 
Endpoint:   regKey/\reg_reg[21] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.872
= Slack Time                   -0.144
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.144 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.016 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.018 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.075 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.186 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.221 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.250 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.281 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.313 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.433 | 
     | mux_80/U28          | S ^ -> Y v   | MUX2X1  | 0.201 |   0.778 |    0.634 | 
     | mux_80/U27          | A v -> Y ^   | INVX1   | 0.033 |   0.811 |    0.667 | 
     | regKey/U110         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.845 |    0.701 | 
     | regKey/U109         | A v -> Y ^   | INVX1   | 0.027 |   0.872 |    0.728 | 
     | regKey/\reg_reg[21] | D ^          | DFFSR   | 0.000 |   0.872 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[21]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.494
This Block's Segment Delay(segDel): 0.113
Total delay(totDel): 0.494 + 0.113 = 0.607
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.494 / 0.607 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[21] /CLK 
Endpoint:   regKey/\reg_reg[21] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.634
= Slack Time                    0.141
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.193 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.225 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.254 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.285 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.317 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.437 | 
     | mux_80/U28          | S ^ -> Y ^ | MUX2X1  | 0.210 |   0.506 |    0.647 | 
     | mux_80/U27          | A ^ -> Y v | INVX1   | 0.040 |   0.546 |    0.687 | 
     | regKey/U110         | A v -> Y ^ | MUX2X1  | 0.053 |   0.599 |    0.740 | 
     | regKey/U109         | A ^ -> Y v | INVX1   | 0.035 |   0.634 |    0.775 | 
     | regKey/\reg_reg[21] | D v        | DFFSR   | 0.000 |   0.634 |    0.775 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[21]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.827
This Block's Segment Delay(segDel): 0.113
Total delay(totDel): 0.827 + 0.113 = 0.940
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.827 / 0.940 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[21] /CLK 
Endpoint:   regKey/\reg_reg[21] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.915
= Slack Time                   -0.140
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.140 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.012 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.022 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.079 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.190 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.225 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.254 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.285 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.317 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.437 | 
     | mux_80/U28          | S ^ -> Y ^   | MUX2X1  | 0.210 |   0.787 |    0.647 | 
     | mux_80/U27          | A ^ -> Y v   | INVX1   | 0.040 |   0.827 |    0.687 | 
     | regKey/U110         | A v -> Y ^   | MUX2X1  | 0.053 |   0.880 |    0.740 | 
     | regKey/U109         | A ^ -> Y v   | INVX1   | 0.035 |   0.915 |    0.775 | 
     | regKey/\reg_reg[21] | D v          | DFFSR   | 0.000 |   0.915 |    0.775 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[20]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.425
This Block's Segment Delay(segDel): 0.141
Total delay(totDel): 0.425 + 0.141 = 0.566
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.425 / 0.566 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[20] /CLK 
Endpoint:   regKey/\reg_reg[20] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.073
+ Phase Shift                   0.800
= Required Time                 0.727
- Arrival Time                  0.545
= Slack Time                    0.182
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.234 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.266 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.295 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.326 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.358 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.478 | 
     | mux_80/U26          | S ^ -> Y v | MUX2X1  | 0.153 |   0.449 |    0.631 | 
     | mux_80/U25          | A v -> Y ^ | INVX1   | 0.028 |   0.477 |    0.659 | 
     | regKey/U108         | A ^ -> Y v | MUX2X1  | 0.035 |   0.512 |    0.694 | 
     | regKey/U107         | A v -> Y ^ | INVX1   | 0.032 |   0.544 |    0.726 | 
     | regKey/\reg_reg[20] | D ^        | DFFSR   | 0.001 |   0.545 |    0.727 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[20]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.758
This Block's Segment Delay(segDel): 0.141
Total delay(totDel): 0.758 + 0.141 = 0.899
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.758 / 0.899 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[20] /CLK 
Endpoint:   regKey/\reg_reg[20] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.073
+ Phase Shift                   0.800
= Required Time                 0.727
- Arrival Time                  0.826
= Slack Time                   -0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.099 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.029 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.063 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.120 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.231 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.266 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.295 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.326 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.358 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.478 | 
     | mux_80/U26          | S ^ -> Y v   | MUX2X1  | 0.153 |   0.730 |    0.631 | 
     | mux_80/U25          | A v -> Y ^   | INVX1   | 0.028 |   0.758 |    0.659 | 
     | regKey/U108         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.793 |    0.694 | 
     | regKey/U107         | A v -> Y ^   | INVX1   | 0.032 |   0.825 |    0.726 | 
     | regKey/\reg_reg[20] | D ^          | DFFSR   | 0.001 |   0.826 |    0.727 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[20]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.422
This Block's Segment Delay(segDel): 0.122
Total delay(totDel): 0.422 + 0.122 = 0.544
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.422 / 0.544 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[20] /CLK 
Endpoint:   regKey/\reg_reg[20] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.569
= Slack Time                    0.204
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.256 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.288 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.317 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.348 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.380 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.500 | 
     | mux_80/U26          | S ^ -> Y ^ | MUX2X1  | 0.143 |   0.439 |    0.643 | 
     | mux_80/U25          | A ^ -> Y v | INVX1   | 0.035 |   0.474 |    0.678 | 
     | regKey/U108         | A v -> Y ^ | MUX2X1  | 0.056 |   0.530 |    0.734 | 
     | regKey/U107         | A ^ -> Y v | INVX1   | 0.039 |   0.569 |    0.773 | 
     | regKey/\reg_reg[20] | D v        | DFFSR   | 0.001 |   0.569 |    0.773 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[20]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.755
This Block's Segment Delay(segDel): 0.122
Total delay(totDel): 0.755 + 0.122 = 0.877
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.755 / 0.877 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[20] /CLK 
Endpoint:   regKey/\reg_reg[20] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.850
= Slack Time                   -0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.077 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.050 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.085 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.142 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.253 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.288 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.317 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.348 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.380 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.500 | 
     | mux_80/U26          | S ^ -> Y ^   | MUX2X1  | 0.143 |   0.720 |    0.643 | 
     | mux_80/U25          | A ^ -> Y v   | INVX1   | 0.035 |   0.755 |    0.678 | 
     | regKey/U108         | A v -> Y ^   | MUX2X1  | 0.056 |   0.811 |    0.734 | 
     | regKey/U107         | A ^ -> Y v   | INVX1   | 0.039 |   0.850 |    0.773 | 
     | regKey/\reg_reg[20] | D v          | DFFSR   | 0.001 |   0.850 |    0.773 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[19]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.347
This Block's Segment Delay(segDel): 0.133
Total delay(totDel): 0.347 + 0.133 = 0.480
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.347 / 0.480 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[19] /CLK 
Endpoint:   regKey/\reg_reg[19] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.460
= Slack Time                    0.268
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.320 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.352 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.381 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.412 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.444 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.564 | 
     | mux_80/U22          | S ^ -> Y v | MUX2X1  | 0.079 |   0.374 |    0.642 | 
     | mux_80/U21          | A v -> Y ^ | INVX1   | 0.025 |   0.399 |    0.667 | 
     | regKey/U104         | A ^ -> Y v | MUX2X1  | 0.034 |   0.433 |    0.701 | 
     | regKey/U103         | A v -> Y ^ | INVX1   | 0.027 |   0.460 |    0.728 | 
     | regKey/\reg_reg[19] | D ^        | DFFSR   | 0.000 |   0.460 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[19]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.680
This Block's Segment Delay(segDel): 0.133
Total delay(totDel): 0.680 + 0.133 = 0.813
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.680 / 0.813 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[19] /CLK 
Endpoint:   regKey/\reg_reg[19] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.742
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.013 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.114 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.149 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.206 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.317 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.352 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.381 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.412 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.444 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.564 | 
     | mux_80/U22          | S ^ -> Y v   | MUX2X1  | 0.079 |   0.656 |    0.642 | 
     | mux_80/U21          | A v -> Y ^   | INVX1   | 0.025 |   0.680 |    0.667 | 
     | regKey/U104         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.715 |    0.701 | 
     | regKey/U103         | A v -> Y ^   | INVX1   | 0.027 |   0.741 |    0.728 | 
     | regKey/\reg_reg[19] | D ^          | DFFSR   | 0.000 |   0.742 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[19]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.360
This Block's Segment Delay(segDel): 0.114
Total delay(totDel): 0.360 + 0.114 = 0.475
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.360 / 0.475 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[19] /CLK 
Endpoint:   regKey/\reg_reg[19] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.502
= Slack Time                    0.273
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.326 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.358 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.386 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.417 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.449 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.569 | 
     | mux_80/U22          | S ^ -> Y ^ | MUX2X1  | 0.083 |   0.378 |    0.652 | 
     | mux_80/U21          | A ^ -> Y v | INVX1   | 0.034 |   0.412 |    0.686 | 
     | regKey/U104         | A v -> Y ^ | MUX2X1  | 0.054 |   0.466 |    0.740 | 
     | regKey/U103         | A ^ -> Y v | INVX1   | 0.035 |   0.502 |    0.775 | 
     | regKey/\reg_reg[19] | D v        | DFFSR   | 0.000 |   0.502 |    0.775 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[19]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.694
This Block's Segment Delay(segDel): 0.114
Total delay(totDel): 0.694 + 0.114 = 0.808
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.694 / 0.808 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[19] /CLK 
Endpoint:   regKey/\reg_reg[19] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.783
= Slack Time                   -0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.008 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.120 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.155 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.212 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.323 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.358 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.386 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.417 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.449 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.569 | 
     | mux_80/U22          | S ^ -> Y ^   | MUX2X1  | 0.083 |   0.660 |    0.652 | 
     | mux_80/U21          | A ^ -> Y v   | INVX1   | 0.034 |   0.694 |    0.686 | 
     | regKey/U104         | A v -> Y ^   | MUX2X1  | 0.054 |   0.747 |    0.740 | 
     | regKey/U103         | A ^ -> Y v   | INVX1   | 0.035 |   0.783 |    0.775 | 
     | regKey/\reg_reg[19] | D v          | DFFSR   | 0.000 |   0.783 |    0.775 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[18]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.343
This Block's Segment Delay(segDel): 0.141
Total delay(totDel): 0.343 + 0.141 = 0.484
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.343 / 0.484 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[18] /CLK 
Endpoint:   regKey/\reg_reg[18] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.073
+ Phase Shift                   0.800
= Required Time                 0.727
- Arrival Time                  0.463
= Slack Time                    0.264
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.316 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.348 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.377 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.408 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.440 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.560 | 
     | mux_80/U20          | S ^ -> Y v | MUX2X1  | 0.076 |   0.372 |    0.636 | 
     | mux_80/U19          | A v -> Y ^ | INVX1   | 0.023 |   0.395 |    0.659 | 
     | regKey/U102         | A ^ -> Y v | MUX2X1  | 0.036 |   0.430 |    0.694 | 
     | regKey/U101         | A v -> Y ^ | INVX1   | 0.032 |   0.462 |    0.726 | 
     | regKey/\reg_reg[18] | D ^        | DFFSR   | 0.001 |   0.463 |    0.727 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[18]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.676
This Block's Segment Delay(segDel): 0.141
Total delay(totDel): 0.676 + 0.141 = 0.817
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.676 / 0.817 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[18] /CLK 
Endpoint:   regKey/\reg_reg[18] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.073
+ Phase Shift                   0.800
= Required Time                 0.727
- Arrival Time                  0.744
= Slack Time                   -0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.017 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.110 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.145 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.202 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.313 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.348 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.377 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.408 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.440 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.560 | 
     | mux_80/U20          | S ^ -> Y v   | MUX2X1  | 0.076 |   0.653 |    0.636 | 
     | mux_80/U19          | A v -> Y ^   | INVX1   | 0.023 |   0.676 |    0.659 | 
     | regKey/U102         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.711 |    0.694 | 
     | regKey/U101         | A v -> Y ^   | INVX1   | 0.032 |   0.743 |    0.726 | 
     | regKey/\reg_reg[18] | D ^          | DFFSR   | 0.001 |   0.744 |    0.727 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[18]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.352
This Block's Segment Delay(segDel): 0.123
Total delay(totDel): 0.352 + 0.123 = 0.475
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.352 / 0.475 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[18] /CLK 
Endpoint:   regKey/\reg_reg[18] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.500
= Slack Time                    0.273
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.325 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.357 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.386 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.416 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.448 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.568 | 
     | mux_80/U20          | S ^ -> Y ^ | MUX2X1  | 0.076 |   0.372 |    0.645 | 
     | mux_80/U19          | A ^ -> Y v | INVX1   | 0.032 |   0.405 |    0.677 | 
     | regKey/U102         | A v -> Y ^ | MUX2X1  | 0.056 |   0.461 |    0.733 | 
     | regKey/U101         | A ^ -> Y v | INVX1   | 0.039 |   0.500 |    0.773 | 
     | regKey/\reg_reg[18] | D v        | DFFSR   | 0.001 |   0.500 |    0.773 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[18]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.686
This Block's Segment Delay(segDel): 0.123
Total delay(totDel): 0.686 + 0.123 = 0.808
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.686 / 0.808 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[18] /CLK 
Endpoint:   regKey/\reg_reg[18] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.782
= Slack Time                   -0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.008 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.119 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.154 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.211 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.322 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.357 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.386 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.416 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.448 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.568 | 
     | mux_80/U20          | S ^ -> Y ^   | MUX2X1  | 0.076 |   0.653 |    0.645 | 
     | mux_80/U19          | A ^ -> Y v   | INVX1   | 0.032 |   0.686 |    0.677 | 
     | regKey/U102         | A v -> Y ^   | MUX2X1  | 0.056 |   0.742 |    0.733 | 
     | regKey/U101         | A ^ -> Y v   | INVX1   | 0.039 |   0.781 |    0.773 | 
     | regKey/\reg_reg[18] | D v          | DFFSR   | 0.001 |   0.782 |    0.773 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[17]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.346
This Block's Segment Delay(segDel): 0.146
Total delay(totDel): 0.346 + 0.146 = 0.492
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.346 / 0.492 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[17] /CLK 
Endpoint:   regKey/\reg_reg[17] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.472
= Slack Time                    0.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.308 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.340 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.369 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.400 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.432 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.552 | 
     | mux_80/U18          | S ^ -> Y v | MUX2X1  | 0.075 |   0.371 |    0.627 | 
     | mux_80/U17          | A v -> Y ^ | INVX1   | 0.027 |   0.398 |    0.654 | 
     | regKey/U100         | A ^ -> Y v | MUX2X1  | 0.033 |   0.431 |    0.686 | 
     | regKey/U99          | A v -> Y ^ | INVX1   | 0.042 |   0.472 |    0.728 | 
     | regKey/\reg_reg[17] | D ^        | DFFSR   | 0.000 |   0.472 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[17]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.679
This Block's Segment Delay(segDel): 0.146
Total delay(totDel): 0.679 + 0.146 = 0.825
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.679 / 0.825 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[17] /CLK 
Endpoint:   regKey/\reg_reg[17] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.753
= Slack Time                   -0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.025 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.102 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.137 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.194 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.305 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.340 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.369 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.400 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.432 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.552 | 
     | mux_80/U18          | S ^ -> Y v   | MUX2X1  | 0.075 |   0.652 |    0.627 | 
     | mux_80/U17          | A v -> Y ^   | INVX1   | 0.027 |   0.679 |    0.654 | 
     | regKey/U100         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.712 |    0.686 | 
     | regKey/U99          | A v -> Y ^   | INVX1   | 0.041 |   0.753 |    0.728 | 
     | regKey/\reg_reg[17] | D ^          | DFFSR   | 0.000 |   0.753 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[17]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.358
This Block's Segment Delay(segDel): 0.111
Total delay(totDel): 0.358 + 0.111 = 0.469
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.358 / 0.469 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[17] /CLK 
Endpoint:   regKey/\reg_reg[17] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.496
= Slack Time                    0.279
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.331 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.363 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.392 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.423 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.455 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.575 | 
     | mux_80/U18          | S ^ -> Y ^ | MUX2X1  | 0.079 |   0.374 |    0.654 | 
     | mux_80/U17          | A ^ -> Y v | INVX1   | 0.036 |   0.410 |    0.689 | 
     | regKey/U100         | A v -> Y ^ | MUX2X1  | 0.051 |   0.461 |    0.740 | 
     | regKey/U99          | A ^ -> Y v | INVX1   | 0.035 |   0.496 |    0.775 | 
     | regKey/\reg_reg[17] | D v        | DFFSR   | 0.000 |   0.496 |    0.775 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[17]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.691
This Block's Segment Delay(segDel): 0.111
Total delay(totDel): 0.691 + 0.111 = 0.802
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.691 / 0.802 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[17] /CLK 
Endpoint:   regKey/\reg_reg[17] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.777
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.002 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.126 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.160 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.217 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.328 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.363 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.392 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.423 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.455 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.575 | 
     | mux_80/U18          | S ^ -> Y ^   | MUX2X1  | 0.079 |   0.656 |    0.654 | 
     | mux_80/U17          | A ^ -> Y v   | INVX1   | 0.036 |   0.691 |    0.689 | 
     | regKey/U100         | A v -> Y ^   | MUX2X1  | 0.051 |   0.742 |    0.740 | 
     | regKey/U99          | A ^ -> Y v   | INVX1   | 0.035 |   0.777 |    0.775 | 
     | regKey/\reg_reg[17] | D v          | DFFSR   | 0.000 |   0.777 |    0.775 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[16]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.414
This Block's Segment Delay(segDel): 0.128
Total delay(totDel): 0.414 + 0.128 = 0.542
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.414 / 0.542 + 0.937 + 0.000 + 0.000 - 0.005 = 0.932
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[16] /CLK 
Endpoint:   regKey/\reg_reg[16] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.522
= Slack Time                    0.206
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.258 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.291 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.319 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.350 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.382 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.502 | 
     | mux_80/U16          | S ^ -> Y v | MUX2X1  | 0.152 |   0.448 |    0.654 | 
     | mux_80/U15          | A v -> Y ^ | INVX1   | 0.018 |   0.466 |    0.672 | 
     | regKey/U98          | A ^ -> Y v | MUX2X1  | 0.031 |   0.497 |    0.704 | 
     | regKey/U97          | A v -> Y ^ | INVX1   | 0.024 |   0.522 |    0.728 | 
     | regKey/\reg_reg[16] | D ^        | DFFSR   | 0.000 |   0.522 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[16]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.747
This Block's Segment Delay(segDel): 0.128
Total delay(totDel): 0.747 + 0.128 = 0.875
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.747 / 0.875 + 0.885 + 0.000 + 0.000 - 0.005 = 0.880
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[16] /CLK 
Endpoint:   regKey/\reg_reg[16] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.803
= Slack Time                   -0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.075 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.053 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.087 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.144 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.256 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.291 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.319 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.350 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.382 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.502 | 
     | mux_80/U16          | S ^ -> Y v   | MUX2X1  | 0.152 |   0.729 |    0.654 | 
     | mux_80/U15          | A v -> Y ^   | INVX1   | 0.018 |   0.747 |    0.672 | 
     | regKey/U98          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.778 |    0.704 | 
     | regKey/U97          | A v -> Y ^   | INVX1   | 0.024 |   0.803 |    0.728 | 
     | regKey/\reg_reg[16] | D ^          | DFFSR   | 0.000 |   0.803 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[16]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.431
This Block's Segment Delay(segDel): 0.106
Total delay(totDel): 0.431 + 0.106 = 0.537
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.431 / 0.537 + 0.937 + 0.000 + 0.000 - 0.003 = 0.934
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[16] /CLK 
Endpoint:   regKey/\reg_reg[16] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.565
= Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.263 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.295 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.324 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.355 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.387 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.507 | 
     | mux_80/U16          | S ^ -> Y ^ | MUX2X1  | 0.158 |   0.454 |    0.665 | 
     | mux_80/U15          | A ^ -> Y v | INVX1   | 0.029 |   0.483 |    0.694 | 
     | regKey/U98          | A v -> Y ^ | MUX2X1  | 0.048 |   0.531 |    0.743 | 
     | regKey/U97          | A ^ -> Y v | INVX1   | 0.033 |   0.565 |    0.776 | 
     | regKey/\reg_reg[16] | D v        | DFFSR   | 0.000 |   0.565 |    0.776 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[16]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.765
This Block's Segment Delay(segDel): 0.106
Total delay(totDel): 0.765 + 0.106 = 0.870
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.765 / 0.870 + 0.885 + 0.000 + 0.000 - 0.003 = 0.882
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[16] /CLK 
Endpoint:   regKey/\reg_reg[16] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.846
= Slack Time                   -0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.070 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.058 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.092 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.149 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.260 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.295 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.324 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.355 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.387 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.507 | 
     | mux_80/U16          | S ^ -> Y ^   | MUX2X1  | 0.158 |   0.735 |    0.665 | 
     | mux_80/U15          | A ^ -> Y v   | INVX1   | 0.029 |   0.764 |    0.694 | 
     | regKey/U98          | A v -> Y ^   | MUX2X1  | 0.048 |   0.813 |    0.743 | 
     | regKey/U97          | A ^ -> Y v   | INVX1   | 0.033 |   0.846 |    0.776 | 
     | regKey/\reg_reg[16] | D v          | DFFSR   | 0.000 |   0.846 |    0.776 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[15]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.416
This Block's Segment Delay(segDel): 0.119
Total delay(totDel): 0.416 + 0.119 = 0.535
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.416 / 0.535 + 0.937 + 0.000 + 0.000 - 0.005 = 0.932
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[15] /CLK 
Endpoint:   regKey/\reg_reg[15] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.516
= Slack Time                    0.213
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.265 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.297 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.325 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.356 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.388 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.508 | 
     | mux_80/U14          | S ^ -> Y v | MUX2X1  | 0.154 |   0.450 |    0.662 | 
     | mux_80/U13          | A v -> Y ^ | INVX1   | 0.019 |   0.468 |    0.681 | 
     | regKey/U96          | A ^ -> Y v | MUX2X1  | 0.032 |   0.500 |    0.713 | 
     | regKey/U95          | A v -> Y ^ | INVX1   | 0.015 |   0.516 |    0.728 | 
     | regKey/\reg_reg[15] | D ^        | DFFSR   | 0.000 |   0.516 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[15]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.750
This Block's Segment Delay(segDel): 0.119
Total delay(totDel): 0.750 + 0.119 = 0.869
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.750 / 0.869 + 0.885 + 0.000 + 0.000 - 0.005 = 0.880
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[15] /CLK 
Endpoint:   regKey/\reg_reg[15] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.797
= Slack Time                   -0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.069 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.059 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.094 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.151 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.262 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.297 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.325 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.356 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.388 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.508 | 
     | mux_80/U14          | S ^ -> Y v   | MUX2X1  | 0.154 |   0.731 |    0.662 | 
     | mux_80/U13          | A v -> Y ^   | INVX1   | 0.019 |   0.749 |    0.681 | 
     | regKey/U96          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.781 |    0.713 | 
     | regKey/U95          | A v -> Y ^   | INVX1   | 0.015 |   0.797 |    0.728 | 
     | regKey/\reg_reg[15] | D ^          | DFFSR   | 0.000 |   0.797 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[15]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.435
This Block's Segment Delay(segDel): 0.097
Total delay(totDel): 0.435 + 0.097 = 0.533
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.435 / 0.533 + 0.937 + 0.000 + 0.000 - 0.003 = 0.934
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[15] /CLK 
Endpoint:   regKey/\reg_reg[15] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.565
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.267 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.300 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.328 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.359 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.391 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.511 | 
     | mux_80/U14          | S ^ -> Y ^ | MUX2X1  | 0.162 |   0.457 |    0.673 | 
     | mux_80/U13          | A ^ -> Y v | INVX1   | 0.030 |   0.487 |    0.703 | 
     | regKey/U96          | A v -> Y ^ | MUX2X1  | 0.050 |   0.537 |    0.752 | 
     | regKey/U95          | A ^ -> Y v | INVX1   | 0.028 |   0.565 |    0.780 | 
     | regKey/\reg_reg[15] | D v        | DFFSR   | 0.000 |   0.565 |    0.780 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[15]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.769
This Block's Segment Delay(segDel): 0.097
Total delay(totDel): 0.769 + 0.097 = 0.866
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.769 / 0.866 + 0.885 + 0.000 + 0.000 - 0.003 = 0.882
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[15] /CLK 
Endpoint:   regKey/\reg_reg[15] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.846
= Slack Time                   -0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.066 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.062 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.096 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.153 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.265 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.300 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.328 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.359 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.391 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.511 | 
     | mux_80/U14          | S ^ -> Y ^   | MUX2X1  | 0.161 |   0.738 |    0.673 | 
     | mux_80/U13          | A ^ -> Y v   | INVX1   | 0.030 |   0.769 |    0.703 | 
     | regKey/U96          | A v -> Y ^   | MUX2X1  | 0.050 |   0.818 |    0.752 | 
     | regKey/U95          | A ^ -> Y v   | INVX1   | 0.028 |   0.846 |    0.780 | 
     | regKey/\reg_reg[15] | D v          | DFFSR   | 0.000 |   0.846 |    0.780 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[14]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.396
This Block's Segment Delay(segDel): 0.124
Total delay(totDel): 0.396 + 0.124 = 0.520
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.396 / 0.520 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[14] /CLK 
Endpoint:   regKey/\reg_reg[14] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.500
= Slack Time                    0.228
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.281 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.313 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.341 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.372 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.404 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.524 | 
     | mux_80/U12          | S ^ -> Y v | MUX2X1  | 0.126 |   0.422 |    0.650 | 
     | mux_80/U11          | A v -> Y ^ | INVX1   | 0.026 |   0.448 |    0.676 | 
     | regKey/U94          | A ^ -> Y v | MUX2X1  | 0.030 |   0.478 |    0.706 | 
     | regKey/U93          | A v -> Y ^ | INVX1   | 0.022 |   0.500 |    0.728 | 
     | regKey/\reg_reg[14] | D ^        | DFFSR   | 0.000 |   0.500 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[14]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.729
This Block's Segment Delay(segDel): 0.124
Total delay(totDel): 0.729 + 0.124 = 0.853
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.729 / 0.853 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[14] /CLK 
Endpoint:   regKey/\reg_reg[14] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.781
= Slack Time                   -0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.053 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.075 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.110 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.167 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.278 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.313 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.341 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.372 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.404 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.524 | 
     | mux_80/U12          | S ^ -> Y v   | MUX2X1  | 0.126 |   0.703 |    0.650 | 
     | mux_80/U11          | A v -> Y ^   | INVX1   | 0.026 |   0.729 |    0.676 | 
     | regKey/U94          | A ^ -> Y v   | MUX2X1  | 0.030 |   0.759 |    0.706 | 
     | regKey/U93          | A v -> Y ^   | INVX1   | 0.022 |   0.781 |    0.728 | 
     | regKey/\reg_reg[14] | D ^          | DFFSR   | 0.000 |   0.781 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[14]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.398
This Block's Segment Delay(segDel): 0.101
Total delay(totDel): 0.398 + 0.101 = 0.499
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.398 / 0.499 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[14] /CLK 
Endpoint:   regKey/\reg_reg[14] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.529
= Slack Time                    0.249
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.301 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.333 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.362 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.393 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.425 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.545 | 
     | mux_80/U12          | S ^ -> Y ^ | MUX2X1  | 0.121 |   0.416 |    0.665 | 
     | mux_80/U11          | A ^ -> Y v | INVX1   | 0.034 |   0.451 |    0.699 | 
     | regKey/U94          | A v -> Y ^ | MUX2X1  | 0.046 |   0.497 |    0.746 | 
     | regKey/U93          | A ^ -> Y v | INVX1   | 0.031 |   0.528 |    0.777 | 
     | regKey/\reg_reg[14] | D v        | DFFSR   | 0.000 |   0.529 |    0.777 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[14]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.732
This Block's Segment Delay(segDel): 0.101
Total delay(totDel): 0.732 + 0.101 = 0.832
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.732 / 0.832 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[14] /CLK 
Endpoint:   regKey/\reg_reg[14] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.810
= Slack Time                   -0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.032 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.095 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.130 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.187 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.298 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.333 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.362 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.393 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.425 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.545 | 
     | mux_80/U12          | S ^ -> Y ^   | MUX2X1  | 0.121 |   0.698 |    0.665 | 
     | mux_80/U11          | A ^ -> Y v   | INVX1   | 0.034 |   0.732 |    0.699 | 
     | regKey/U94          | A v -> Y ^   | MUX2X1  | 0.046 |   0.778 |    0.746 | 
     | regKey/U93          | A ^ -> Y v   | INVX1   | 0.031 |   0.810 |    0.777 | 
     | regKey/\reg_reg[14] | D v          | DFFSR   | 0.000 |   0.810 |    0.777 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[13]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.389
This Block's Segment Delay(segDel): 0.123
Total delay(totDel): 0.389 + 0.123 = 0.511
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.389 / 0.511 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[13] /CLK 
Endpoint:   regKey/\reg_reg[13] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.492
= Slack Time                    0.237
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.289 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.321 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.350 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.380 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.412 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.532 | 
     | mux_80/U10          | S ^ -> Y v | MUX2X1  | 0.116 |   0.411 |    0.648 | 
     | mux_80/U9           | A v -> Y ^ | INVX1   | 0.030 |   0.441 |    0.677 | 
     | regKey/U92          | A ^ -> Y v | MUX2X1  | 0.031 |   0.472 |    0.708 | 
     | regKey/U91          | A v -> Y ^ | INVX1   | 0.020 |   0.492 |    0.728 | 
     | regKey/\reg_reg[13] | D ^        | DFFSR   | 0.000 |   0.492 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[13]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.722
This Block's Segment Delay(segDel): 0.123
Total delay(totDel): 0.722 + 0.123 = 0.845
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.722 / 0.845 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[13] /CLK 
Endpoint:   regKey/\reg_reg[13] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.773
= Slack Time                   -0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.045 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.083 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.118 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.175 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.286 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.321 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.350 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.380 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.412 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.532 | 
     | mux_80/U10          | S ^ -> Y v   | MUX2X1  | 0.115 |   0.692 |    0.648 | 
     | mux_80/U9           | A v -> Y ^   | INVX1   | 0.030 |   0.722 |    0.677 | 
     | regKey/U92          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.753 |    0.708 | 
     | regKey/U91          | A v -> Y ^   | INVX1   | 0.020 |   0.773 |    0.728 | 
     | regKey/\reg_reg[13] | D ^          | DFFSR   | 0.000 |   0.773 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[13]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.391
This Block's Segment Delay(segDel): 0.100
Total delay(totDel): 0.391 + 0.100 = 0.490
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.391 / 0.490 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[13] /CLK 
Endpoint:   regKey/\reg_reg[13] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.520
= Slack Time                    0.258
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.310 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.342 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.371 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.402 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.434 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.554 | 
     | mux_80/U10          | S ^ -> Y ^ | MUX2X1  | 0.111 |   0.406 |    0.664 | 
     | mux_80/U9           | A ^ -> Y v | INVX1   | 0.036 |   0.443 |    0.701 | 
     | regKey/U92          | A v -> Y ^ | MUX2X1  | 0.047 |   0.490 |    0.748 | 
     | regKey/U91          | A ^ -> Y v | INVX1   | 0.030 |   0.520 |    0.778 | 
     | regKey/\reg_reg[13] | D v        | DFFSR   | 0.000 |   0.520 |    0.778 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[13]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.724
This Block's Segment Delay(segDel): 0.100
Total delay(totDel): 0.724 + 0.100 = 0.823
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.724 / 0.823 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[13] /CLK 
Endpoint:   regKey/\reg_reg[13] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.801
= Slack Time                   -0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.023 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.104 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.139 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.196 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.307 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.342 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.371 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.402 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.434 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.554 | 
     | mux_80/U10          | S ^ -> Y ^   | MUX2X1  | 0.111 |   0.688 |    0.664 | 
     | mux_80/U9           | A ^ -> Y v   | INVX1   | 0.036 |   0.724 |    0.701 | 
     | regKey/U92          | A v -> Y ^   | MUX2X1  | 0.047 |   0.771 |    0.748 | 
     | regKey/U91          | A ^ -> Y v   | INVX1   | 0.030 |   0.801 |    0.778 | 
     | regKey/\reg_reg[13] | D v          | DFFSR   | 0.000 |   0.801 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[12]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.431
This Block's Segment Delay(segDel): 0.121
Total delay(totDel): 0.431 + 0.121 = 0.552
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.431 / 0.552 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[12] /CLK 
Endpoint:   regKey/\reg_reg[12] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.532
= Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.248 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.280 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.309 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.340 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.372 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.492 | 
     | mux_80/U8           | S ^ -> Y v | MUX2X1  | 0.163 |   0.459 |    0.655 | 
     | mux_80/U7           | A v -> Y ^ | INVX1   | 0.024 |   0.483 |    0.679 | 
     | regKey/U90          | A ^ -> Y v | MUX2X1  | 0.032 |   0.516 |    0.712 | 
     | regKey/U89          | A v -> Y ^ | INVX1   | 0.016 |   0.532 |    0.728 | 
     | regKey/\reg_reg[12] | D ^        | DFFSR   | 0.000 |   0.532 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[12]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.765
This Block's Segment Delay(segDel): 0.121
Total delay(totDel): 0.765 + 0.121 = 0.885
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.765 / 0.885 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[12] /CLK 
Endpoint:   regKey/\reg_reg[12] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.813
= Slack Time                   -0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.085 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.042 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.077 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.134 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.245 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.280 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.309 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.340 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.372 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.492 | 
     | mux_80/U8           | S ^ -> Y v   | MUX2X1  | 0.163 |   0.740 |    0.655 | 
     | mux_80/U7           | A v -> Y ^   | INVX1   | 0.024 |   0.765 |    0.679 | 
     | regKey/U90          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.797 |    0.712 | 
     | regKey/U89          | A v -> Y ^   | INVX1   | 0.016 |   0.813 |    0.728 | 
     | regKey/\reg_reg[12] | D ^          | DFFSR   | 0.000 |   0.813 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[12]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.447
This Block's Segment Delay(segDel): 0.099
Total delay(totDel): 0.447 + 0.099 = 0.546
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.447 / 0.546 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[12] /CLK 
Endpoint:   regKey/\reg_reg[12] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.578
= Slack Time                    0.202
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.254 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.286 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.315 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.346 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.378 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.498 | 
     | mux_80/U8           | S ^ -> Y ^ | MUX2X1  | 0.170 |   0.465 |    0.667 | 
     | mux_80/U7           | A ^ -> Y v | INVX1   | 0.033 |   0.499 |    0.701 | 
     | regKey/U90          | A v -> Y ^ | MUX2X1  | 0.050 |   0.549 |    0.751 | 
     | regKey/U89          | A ^ -> Y v | INVX1   | 0.029 |   0.578 |    0.780 | 
     | regKey/\reg_reg[12] | D v        | DFFSR   | 0.000 |   0.578 |    0.780 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[12]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.780
This Block's Segment Delay(segDel): 0.099
Total delay(totDel): 0.780 + 0.099 = 0.879
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.780 / 0.879 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[12] /CLK 
Endpoint:   regKey/\reg_reg[12] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.859
= Slack Time                   -0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.079 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.048 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.083 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.140 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.251 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.286 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.315 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.346 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.378 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.498 | 
     | mux_80/U8           | S ^ -> Y ^   | MUX2X1  | 0.170 |   0.747 |    0.667 | 
     | mux_80/U7           | A ^ -> Y v   | INVX1   | 0.033 |   0.780 |    0.701 | 
     | regKey/U90          | A v -> Y ^   | MUX2X1  | 0.050 |   0.830 |    0.751 | 
     | regKey/U89          | A ^ -> Y v   | INVX1   | 0.029 |   0.859 |    0.780 | 
     | regKey/\reg_reg[12] | D v          | DFFSR   | 0.000 |   0.859 |    0.780 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[11]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.427
This Block's Segment Delay(segDel): 0.121
Total delay(totDel): 0.427 + 0.121 = 0.548
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.427 / 0.548 + 0.937 + 0.000 + 0.000 - 0.005 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[11] /CLK 
Endpoint:   regKey/\reg_reg[11] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.528
= Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.252 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.284 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.313 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.344 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.376 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.496 | 
     | mux_80/U6           | S ^ -> Y v | MUX2X1  | 0.165 |   0.460 |    0.660 | 
     | mux_80/U5           | A v -> Y ^ | INVX1   | 0.019 |   0.479 |    0.679 | 
     | regKey/U88          | A ^ -> Y v | MUX2X1  | 0.030 |   0.509 |    0.710 | 
     | regKey/U87          | A v -> Y ^ | INVX1   | 0.019 |   0.528 |    0.728 | 
     | regKey/\reg_reg[11] | D ^        | DFFSR   | 0.000 |   0.528 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[11]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.760
This Block's Segment Delay(segDel): 0.121
Total delay(totDel): 0.760 + 0.121 = 0.881
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.760 / 0.881 + 0.885 + 0.000 + 0.000 - 0.005 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[11] /CLK 
Endpoint:   regKey/\reg_reg[11] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.809
= Slack Time                   -0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.081 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.047 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.081 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.138 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.249 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.284 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.313 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.344 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.376 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.496 | 
     | mux_80/U6           | S ^ -> Y v   | MUX2X1  | 0.165 |   0.741 |    0.661 | 
     | mux_80/U5           | A v -> Y ^   | INVX1   | 0.019 |   0.760 |    0.679 | 
     | regKey/U88          | A ^ -> Y v   | MUX2X1  | 0.030 |   0.790 |    0.710 | 
     | regKey/U87          | A v -> Y ^   | INVX1   | 0.019 |   0.809 |    0.728 | 
     | regKey/\reg_reg[11] | D ^          | DFFSR   | 0.000 |   0.809 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[11]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.445
This Block's Segment Delay(segDel): 0.097
Total delay(totDel): 0.445 + 0.097 = 0.542
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.445 / 0.542 + 0.937 + 0.000 + 0.000 - 0.003 = 0.934
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[11] /CLK 
Endpoint:   regKey/\reg_reg[11] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.573
= Slack Time                    0.206
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.258 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.290 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.319 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.350 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.382 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.502 | 
     | mux_80/U6           | S ^ -> Y ^ | MUX2X1  | 0.171 |   0.467 |    0.673 | 
     | mux_80/U5           | A ^ -> Y v | INVX1   | 0.030 |   0.497 |    0.703 | 
     | regKey/U88          | A v -> Y ^ | MUX2X1  | 0.046 |   0.543 |    0.749 | 
     | regKey/U87          | A ^ -> Y v | INVX1   | 0.030 |   0.573 |    0.779 | 
     | regKey/\reg_reg[11] | D v        | DFFSR   | 0.000 |   0.573 |    0.779 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[11]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.778
This Block's Segment Delay(segDel): 0.097
Total delay(totDel): 0.778 + 0.097 = 0.875
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.778 / 0.875 + 0.885 + 0.000 + 0.000 - 0.003 = 0.882
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[11] /CLK 
Endpoint:   regKey/\reg_reg[11] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.854
= Slack Time                   -0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.075 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.052 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.087 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.144 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.255 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.290 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.319 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.350 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.382 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.502 | 
     | mux_80/U6           | S ^ -> Y ^   | MUX2X1  | 0.171 |   0.748 |    0.673 | 
     | mux_80/U5           | A ^ -> Y v   | INVX1   | 0.030 |   0.778 |    0.703 | 
     | regKey/U88          | A v -> Y ^   | MUX2X1  | 0.046 |   0.824 |    0.749 | 
     | regKey/U87          | A ^ -> Y v   | INVX1   | 0.030 |   0.854 |    0.779 | 
     | regKey/\reg_reg[11] | D v          | DFFSR   | 0.000 |   0.854 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[10]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.461
This Block's Segment Delay(segDel): 0.123
Total delay(totDel): 0.461 + 0.123 = 0.583
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.461 / 0.583 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[10] /CLK 
Endpoint:   regKey/\reg_reg[10] /D (^) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.564
= Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.217 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.249 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.277 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.308 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.340 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.460 | 
     | mux_80/U4           | S ^ -> Y v | MUX2X1  | 0.184 |   0.480 |    0.644 | 
     | mux_80/U3           | A v -> Y ^ | INVX1   | 0.033 |   0.513 |    0.678 | 
     | regKey/U86          | A ^ -> Y v | MUX2X1  | 0.032 |   0.545 |    0.710 | 
     | regKey/U85          | A v -> Y ^ | INVX1   | 0.019 |   0.564 |    0.728 | 
     | regKey/\reg_reg[10] | D ^        | DFFSR   | 0.000 |   0.564 |    0.728 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[10]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.794
This Block's Segment Delay(segDel): 0.123
Total delay(totDel): 0.794 + 0.123 = 0.917
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.794 / 0.917 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[10] /CLK 
Endpoint:   regKey/\reg_reg[10] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.845
= Slack Time                   -0.117
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.117 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.011 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.046 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.103 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.214 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.249 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.277 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.308 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.340 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.460 | 
     | mux_80/U4           | S ^ -> Y v   | MUX2X1  | 0.184 |   0.761 |    0.644 | 
     | mux_80/U3           | A v -> Y ^   | INVX1   | 0.033 |   0.794 |    0.678 | 
     | regKey/U86          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.826 |    0.710 | 
     | regKey/U85          | A v -> Y ^   | INVX1   | 0.019 |   0.845 |    0.728 | 
     | regKey/\reg_reg[10] | D ^          | DFFSR   | 0.000 |   0.845 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[10]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.473
This Block's Segment Delay(segDel): 0.101
Total delay(totDel): 0.473 + 0.101 = 0.573
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.473 / 0.573 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[10] /CLK 
Endpoint:   regKey/\reg_reg[10] /D (v) checked with rising edge of 'clk'
Beginpoint: start                  (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.604
= Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | start ^    |         |       |   0.052 |    0.227 | 
     | SM/U4               | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.259 | 
     | SM/U22              | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.287 | 
     | SM/U30              | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.318 | 
     | SM/U29              | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.350 | 
     | SM/U28              | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.470 | 
     | mux_80/U4           | S ^ -> Y ^ | MUX2X1  | 0.190 |   0.486 |    0.660 | 
     | mux_80/U3           | A ^ -> Y v | INVX1   | 0.039 |   0.525 |    0.699 | 
     | regKey/U86          | A v -> Y ^ | MUX2X1  | 0.050 |   0.574 |    0.749 | 
     | regKey/U85          | A ^ -> Y v | INVX1   | 0.030 |   0.604 |    0.779 | 
     | regKey/\reg_reg[10] | D v        | DFFSR   | 0.000 |   0.604 |    0.779 | 
     +-------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[10]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.806
This Block's Segment Delay(segDel): 0.101
Total delay(totDel): 0.806 + 0.101 = 0.907
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.806 / 0.907 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[10] /CLK 
Endpoint:   regKey/\reg_reg[10] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.885
= Slack Time                   -0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.107 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.021 | 
     | SM/U34              | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.056 | 
     | SM/U12              | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.113 | 
     | SM/U13              | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.224 | 
     | SM/U4               | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.259 | 
     | SM/U22              | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.288 | 
     | SM/U30              | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.318 | 
     | SM/U29              | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.350 | 
     | SM/U28              | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.470 | 
     | mux_80/U4           | S ^ -> Y ^   | MUX2X1  | 0.190 |   0.767 |    0.660 | 
     | mux_80/U3           | A ^ -> Y v   | INVX1   | 0.039 |   0.806 |    0.699 | 
     | regKey/U86          | A v -> Y ^   | MUX2X1  | 0.050 |   0.856 |    0.749 | 
     | regKey/U85          | A ^ -> Y v   | INVX1   | 0.030 |   0.885 |    0.779 | 
     | regKey/\reg_reg[10] | D v          | DFFSR   | 0.000 |   0.885 |    0.779 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[9]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.417
This Block's Segment Delay(segDel): 0.130
Total delay(totDel): 0.417 + 0.130 = 0.548
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.417 / 0.548 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[9] /CLK 
Endpoint:   regKey/\reg_reg[9] /D (^) checked with rising edge of 'clk'
Beginpoint: start                 (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.528
= Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | start ^    |         |       |   0.052 |    0.252 | 
     | SM/U4              | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.284 | 
     | SM/U22             | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.313 | 
     | SM/U30             | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.344 | 
     | SM/U29             | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.376 | 
     | SM/U28             | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.496 | 
     | mux_80/U160        | S ^ -> Y v | MUX2X1  | 0.148 |   0.443 |    0.644 | 
     | mux_80/U159        | A v -> Y ^ | INVX1   | 0.026 |   0.469 |    0.670 | 
     | regKey/U322        | A ^ -> Y v | MUX2X1  | 0.032 |   0.501 |    0.701 | 
     | regKey/U321        | A v -> Y ^ | INVX1   | 0.027 |   0.528 |    0.728 | 
     | regKey/\reg_reg[9] | D ^        | DFFSR   | 0.000 |   0.528 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[9]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.761
This Block's Segment Delay(segDel): 0.130
Total delay(totDel): 0.761 + 0.130 = 0.892
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.761 / 0.892 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[9] /CLK 
Endpoint:   regKey/\reg_reg[9] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.820
= Slack Time                   -0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.092 | 
     | SM/\state_reg[1]   | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.053 | 
     | SM/U12             | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.129 | 
     | SM/U13             | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.213 | 
     | SM/U4              | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.269 | 
     | SM/U22             | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.296 | 
     | SM/U30             | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.321 | 
     | SM/U29             | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.363 | 
     | SM/U28             | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.453 | 
     | mux_80/U160        | S v -> Y v   | MUX2X1  | 0.190 |   0.735 |    0.644 | 
     | mux_80/U159        | A v -> Y ^   | INVX1   | 0.026 |   0.761 |    0.670 | 
     | regKey/U322        | A ^ -> Y v   | MUX2X1  | 0.032 |   0.793 |    0.701 | 
     | regKey/U321        | A v -> Y ^   | INVX1   | 0.027 |   0.820 |    0.728 | 
     | regKey/\reg_reg[9] | D ^          | DFFSR   | 0.000 |   0.820 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[9]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.440
This Block's Segment Delay(segDel): 0.109
Total delay(totDel): 0.440 + 0.109 = 0.549
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.440 / 0.549 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[9] /CLK 
Endpoint:   regKey/\reg_reg[9] /D (v) checked with rising edge of 'clk'
Beginpoint: start                 (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.576
= Slack Time                    0.199
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | start ^    |         |       |   0.052 |    0.251 | 
     | SM/U4              | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.283 | 
     | SM/U22             | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.312 | 
     | SM/U30             | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.343 | 
     | SM/U29             | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.375 | 
     | SM/U28             | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.495 | 
     | mux_80/U160        | S ^ -> Y ^ | MUX2X1  | 0.160 |   0.456 |    0.655 | 
     | mux_80/U159        | A ^ -> Y v | INVX1   | 0.036 |   0.492 |    0.691 | 
     | regKey/U322        | A v -> Y ^ | MUX2X1  | 0.049 |   0.541 |    0.740 | 
     | regKey/U321        | A ^ -> Y v | INVX1   | 0.035 |   0.576 |    0.775 | 
     | regKey/\reg_reg[9] | D v        | DFFSR   | 0.000 |   0.576 |    0.775 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[9]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.785
This Block's Segment Delay(segDel): 0.109
Total delay(totDel): 0.785 + 0.109 = 0.893
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.785 / 0.893 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[9] /CLK 
Endpoint:   regKey/\reg_reg[9] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.868
= Slack Time                   -0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.093 | 
     | SM/\state_reg[1]   | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |    0.052 | 
     | SM/U12             | B ^ -> Y ^   | OR2X1   | 0.076 |   0.221 |    0.128 | 
     | SM/U13             | A ^ -> Y v   | INVX1   | 0.084 |   0.304 |    0.211 | 
     | SM/U4              | B v -> Y v   | AND2X1  | 0.056 |   0.361 |    0.267 | 
     | SM/U22             | A v -> Y ^   | INVX1   | 0.027 |   0.388 |    0.295 | 
     | SM/U30             | C ^ -> Y v   | AOI21X1 | 0.025 |   0.413 |    0.319 | 
     | SM/U29             | C v -> Y ^   | AOI21X1 | 0.042 |   0.455 |    0.361 | 
     | SM/U28             | A ^ -> Y v   | INVX1   | 0.090 |   0.545 |    0.452 | 
     | mux_80/U160        | S v -> Y ^   | MUX2X1  | 0.203 |   0.748 |    0.655 | 
     | mux_80/U159        | A ^ -> Y v   | INVX1   | 0.036 |   0.784 |    0.691 | 
     | regKey/U322        | A v -> Y ^   | MUX2X1  | 0.049 |   0.833 |    0.740 | 
     | regKey/U321        | A ^ -> Y v   | INVX1   | 0.035 |   0.868 |    0.775 | 
     | regKey/\reg_reg[9] | D v          | DFFSR   | 0.000 |   0.868 |    0.775 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[8]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.517
This Block's Segment Delay(segDel): 0.139
Total delay(totDel): 0.517 + 0.139 = 0.656
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.517 / 0.656 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[8] /CLK 
Endpoint:   regKey/\reg_reg[8] /D (^) checked with rising edge of 'clk'
Beginpoint: start                 (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.074
+ Phase Shift                   0.800
= Required Time                 0.726
- Arrival Time                  0.635
= Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | start ^    |         |       |   0.052 |    0.144 | 
     | SM/U4              | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.176 | 
     | SM/U22             | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.204 | 
     | SM/U30             | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.235 | 
     | SM/U29             | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.267 | 
     | SM/U28             | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.387 | 
     | mux_80/U158        | S ^ -> Y v | MUX2X1  | 0.252 |   0.548 |    0.639 | 
     | mux_80/U157        | A v -> Y ^ | INVX1   | 0.021 |   0.569 |    0.661 | 
     | regKey/U320        | A ^ -> Y v | MUX2X1  | 0.032 |   0.601 |    0.693 | 
     | regKey/U319        | A v -> Y ^ | INVX1   | 0.033 |   0.634 |    0.726 | 
     | regKey/\reg_reg[8] | D ^        | DFFSR   | 0.001 |   0.635 |    0.726 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[8]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.850
This Block's Segment Delay(segDel): 0.139
Total delay(totDel): 0.850 + 0.139 = 0.990
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.850 / 0.990 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[8] /CLK 
Endpoint:   regKey/\reg_reg[8] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.074
+ Phase Shift                   0.800
= Required Time                 0.726
- Arrival Time                  0.916
= Slack Time                   -0.190
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.190 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.062 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.027 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.030 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.141 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.176 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.205 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.235 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.267 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.387 | 
     | mux_80/U158        | S ^ -> Y v   | MUX2X1  | 0.252 |   0.829 |    0.639 | 
     | mux_80/U157        | A v -> Y ^   | INVX1   | 0.021 |   0.850 |    0.661 | 
     | regKey/U320        | A ^ -> Y v   | MUX2X1  | 0.032 |   0.882 |    0.693 | 
     | regKey/U319        | A v -> Y ^   | INVX1   | 0.033 |   0.915 |    0.726 | 
     | regKey/\reg_reg[8] | D ^          | DFFSR   | 0.001 |   0.916 |    0.726 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[8]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.529
This Block's Segment Delay(segDel): 0.117
Total delay(totDel): 0.529 + 0.117 = 0.646
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.529 / 0.646 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[8] /CLK 
Endpoint:   regKey/\reg_reg[8] /D (v) checked with rising edge of 'clk'
Beginpoint: start                 (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.670
= Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | start ^    |         |       |   0.052 |    0.154 | 
     | SM/U4              | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.186 | 
     | SM/U22             | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.215 | 
     | SM/U30             | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.246 | 
     | SM/U29             | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.278 | 
     | SM/U28             | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.398 | 
     | mux_80/U158        | S ^ -> Y ^ | MUX2X1  | 0.254 |   0.549 |    0.651 | 
     | mux_80/U157        | A ^ -> Y v | INVX1   | 0.032 |   0.581 |    0.683 | 
     | regKey/U320        | A v -> Y ^ | MUX2X1  | 0.050 |   0.631 |    0.733 | 
     | regKey/U319        | A ^ -> Y v | INVX1   | 0.039 |   0.670 |    0.772 | 
     | regKey/\reg_reg[8] | D v        | DFFSR   | 0.001 |   0.670 |    0.773 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[8]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.862
This Block's Segment Delay(segDel): 0.117
Total delay(totDel): 0.862 + 0.117 = 0.979
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.862 / 0.979 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[8] /CLK 
Endpoint:   regKey/\reg_reg[8] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.952
= Slack Time                   -0.179
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.179 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.051 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.017 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.040 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.151 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.186 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.215 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.246 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.278 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.398 | 
     | mux_80/U158        | S ^ -> Y ^   | MUX2X1  | 0.254 |   0.830 |    0.651 | 
     | mux_80/U157        | A ^ -> Y v   | INVX1   | 0.032 |   0.862 |    0.683 | 
     | regKey/U320        | A v -> Y ^   | MUX2X1  | 0.050 |   0.912 |    0.733 | 
     | regKey/U319        | A ^ -> Y v   | INVX1   | 0.039 |   0.951 |    0.772 | 
     | regKey/\reg_reg[8] | D v          | DFFSR   | 0.001 |   0.952 |    0.773 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[7]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.417
This Block's Segment Delay(segDel): 0.121
Total delay(totDel): 0.417 + 0.121 = 0.538
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.417 / 0.538 + 0.937 + 0.000 + 0.000 - 0.005 = 0.932
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[7] /CLK 
Endpoint:   regKey/\reg_reg[7] /D (^) checked with rising edge of 'clk'
Beginpoint: start                 (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.518
= Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | start ^    |         |       |   0.052 |    0.262 | 
     | SM/U4              | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.294 | 
     | SM/U22             | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.323 | 
     | SM/U30             | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.354 | 
     | SM/U29             | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.386 | 
     | SM/U28             | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.506 | 
     | mux_80/U156        | S ^ -> Y v | MUX2X1  | 0.152 |   0.448 |    0.658 | 
     | mux_80/U155        | A v -> Y ^ | INVX1   | 0.021 |   0.469 |    0.679 | 
     | regKey/U318        | A ^ -> Y v | MUX2X1  | 0.033 |   0.502 |    0.713 | 
     | regKey/U317        | A v -> Y ^ | INVX1   | 0.016 |   0.518 |    0.728 | 
     | regKey/\reg_reg[7] | D ^        | DFFSR   | 0.000 |   0.518 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[7]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.750
This Block's Segment Delay(segDel): 0.121
Total delay(totDel): 0.750 + 0.121 = 0.871
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.750 / 0.871 + 0.885 + 0.000 + 0.000 - 0.005 = 0.880
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[7] /CLK 
Endpoint:   regKey/\reg_reg[7] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.799
= Slack Time                   -0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.071 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.056 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.091 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.148 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.259 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.294 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.323 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.354 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.386 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.506 | 
     | mux_80/U156        | S ^ -> Y v   | MUX2X1  | 0.152 |   0.729 |    0.658 | 
     | mux_80/U155        | A v -> Y ^   | INVX1   | 0.021 |   0.750 |    0.679 | 
     | regKey/U318        | A ^ -> Y v   | MUX2X1  | 0.033 |   0.784 |    0.713 | 
     | regKey/U317        | A v -> Y ^   | INVX1   | 0.016 |   0.799 |    0.728 | 
     | regKey/\reg_reg[7] | D ^          | DFFSR   | 0.000 |   0.799 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[7]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.418
This Block's Segment Delay(segDel): 0.101
Total delay(totDel): 0.418 + 0.101 = 0.519
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.418 / 0.519 + 0.937 + 0.000 + 0.000 - 0.003 = 0.934
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[7] /CLK 
Endpoint:   regKey/\reg_reg[7] /D (v) checked with rising edge of 'clk'
Beginpoint: start                 (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.551
= Slack Time                    0.229
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | start ^    |         |       |   0.052 |    0.281 | 
     | SM/U4              | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.313 | 
     | SM/U22             | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.342 | 
     | SM/U30             | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.373 | 
     | SM/U29             | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.405 | 
     | SM/U28             | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.525 | 
     | mux_80/U156        | S ^ -> Y ^ | MUX2X1  | 0.144 |   0.440 |    0.669 | 
     | mux_80/U155        | A ^ -> Y v | INVX1   | 0.031 |   0.470 |    0.700 | 
     | regKey/U318        | A v -> Y ^ | MUX2X1  | 0.052 |   0.523 |    0.752 | 
     | regKey/U317        | A ^ -> Y v | INVX1   | 0.028 |   0.551 |    0.780 | 
     | regKey/\reg_reg[7] | D v        | DFFSR   | 0.000 |   0.551 |    0.780 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[7]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.752
This Block's Segment Delay(segDel): 0.101
Total delay(totDel): 0.752 + 0.101 = 0.852
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.752 / 0.852 + 0.885 + 0.000 + 0.000 - 0.003 = 0.882
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[7] /CLK 
Endpoint:   regKey/\reg_reg[7] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.832
= Slack Time                   -0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.052 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.076 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.110 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.167 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.278 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.313 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.342 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.373 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.405 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.525 | 
     | mux_80/U156        | S ^ -> Y ^   | MUX2X1  | 0.144 |   0.721 |    0.669 | 
     | mux_80/U155        | A ^ -> Y v   | INVX1   | 0.031 |   0.751 |    0.700 | 
     | regKey/U318        | A v -> Y ^   | MUX2X1  | 0.052 |   0.804 |    0.752 | 
     | regKey/U317        | A ^ -> Y v   | INVX1   | 0.028 |   0.832 |    0.780 | 
     | regKey/\reg_reg[7] | D v          | DFFSR   | 0.000 |   0.832 |    0.780 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[6]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.523
This Block's Segment Delay(segDel): 0.124
Total delay(totDel): 0.523 + 0.124 = 0.647
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.523 / 0.647 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[6] /CLK 
Endpoint:   regKey/\reg_reg[6] /D (^) checked with rising edge of 'clk'
Beginpoint: start                 (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.628
= Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | start ^    |         |       |   0.052 |    0.153 | 
     | SM/U4              | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.185 | 
     | SM/U22             | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.213 | 
     | SM/U30             | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.244 | 
     | SM/U29             | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.276 | 
     | SM/U28             | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.396 | 
     | mux_80/U134        | S ^ -> Y v | MUX2X1  | 0.253 |   0.548 |    0.649 | 
     | mux_80/U133        | A v -> Y ^ | INVX1   | 0.027 |   0.575 |    0.676 | 
     | regKey/U296        | A ^ -> Y v | MUX2X1  | 0.034 |   0.609 |    0.710 | 
     | regKey/U295        | A v -> Y ^ | INVX1   | 0.019 |   0.628 |    0.728 | 
     | regKey/\reg_reg[6] | D ^        | DFFSR   | 0.000 |   0.628 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[6]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.857
This Block's Segment Delay(segDel): 0.124
Total delay(totDel): 0.857 + 0.124 = 0.981
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.857 / 0.981 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[6] /CLK 
Endpoint:   regKey/\reg_reg[6] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.909
= Slack Time                   -0.181
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.181 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.053 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.018 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.039 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.150 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.185 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.213 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.244 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.276 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.396 | 
     | mux_80/U134        | S ^ -> Y v   | MUX2X1  | 0.253 |   0.830 |    0.649 | 
     | mux_80/U133        | A v -> Y ^   | INVX1   | 0.027 |   0.857 |    0.676 | 
     | regKey/U296        | A ^ -> Y v   | MUX2X1  | 0.034 |   0.890 |    0.710 | 
     | regKey/U295        | A v -> Y ^   | INVX1   | 0.019 |   0.909 |    0.728 | 
     | regKey/\reg_reg[6] | D ^          | DFFSR   | 0.000 |   0.909 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[6]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.534
This Block's Segment Delay(segDel): 0.104
Total delay(totDel): 0.534 + 0.104 = 0.638
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.534 / 0.638 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[6] /CLK 
Endpoint:   regKey/\reg_reg[6] /D (v) checked with rising edge of 'clk'
Beginpoint: start                 (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.669
= Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | start ^    |         |       |   0.052 |    0.162 | 
     | SM/U4              | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.194 | 
     | SM/U22             | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.223 | 
     | SM/U30             | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.254 | 
     | SM/U29             | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.286 | 
     | SM/U28             | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.406 | 
     | mux_80/U134        | S ^ -> Y ^ | MUX2X1  | 0.255 |   0.551 |    0.661 | 
     | mux_80/U133        | A ^ -> Y v | INVX1   | 0.035 |   0.586 |    0.696 | 
     | regKey/U296        | A v -> Y ^ | MUX2X1  | 0.053 |   0.638 |    0.749 | 
     | regKey/U295        | A ^ -> Y v | INVX1   | 0.030 |   0.669 |    0.779 | 
     | regKey/\reg_reg[6] | D v        | DFFSR   | 0.000 |   0.669 |    0.779 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[6]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.867
This Block's Segment Delay(segDel): 0.104
Total delay(totDel): 0.867 + 0.104 = 0.971
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.867 / 0.971 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[6] /CLK 
Endpoint:   regKey/\reg_reg[6] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.950
= Slack Time                   -0.171
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.171 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.043 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.009 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.048 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.159 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.194 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.223 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.254 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.286 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.406 | 
     | mux_80/U134        | S ^ -> Y ^   | MUX2X1  | 0.255 |   0.832 |    0.661 | 
     | mux_80/U133        | A ^ -> Y v   | INVX1   | 0.035 |   0.867 |    0.696 | 
     | regKey/U296        | A v -> Y ^   | MUX2X1  | 0.053 |   0.920 |    0.749 | 
     | regKey/U295        | A ^ -> Y v   | INVX1   | 0.030 |   0.950 |    0.779 | 
     | regKey/\reg_reg[6] | D v          | DFFSR   | 0.000 |   0.950 |    0.779 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[5]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.517
This Block's Segment Delay(segDel): 0.120
Total delay(totDel): 0.517 + 0.120 = 0.636
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.517 / 0.636 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[5] /CLK 
Endpoint:   regKey/\reg_reg[5] /D (^) checked with rising edge of 'clk'
Beginpoint: start                 (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.617
= Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | start ^    |         |       |   0.052 |    0.164 | 
     | SM/U4              | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.196 | 
     | SM/U22             | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.224 | 
     | SM/U30             | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.255 | 
     | SM/U29             | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.287 | 
     | SM/U28             | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.407 | 
     | mux_80/U112        | S ^ -> Y v | MUX2X1  | 0.252 |   0.548 |    0.659 | 
     | mux_80/U111        | A v -> Y ^ | INVX1   | 0.021 |   0.569 |    0.680 | 
     | regKey/U274        | A ^ -> Y v | MUX2X1  | 0.030 |   0.599 |    0.710 | 
     | regKey/U273        | A v -> Y ^ | INVX1   | 0.018 |   0.617 |    0.728 | 
     | regKey/\reg_reg[5] | D ^        | DFFSR   | 0.000 |   0.617 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[5]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.850
This Block's Segment Delay(segDel): 0.120
Total delay(totDel): 0.850 + 0.120 = 0.970
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.850 / 0.970 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[5] /CLK 
Endpoint:   regKey/\reg_reg[5] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.898
= Slack Time                   -0.170
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.170 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.042 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.007 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.050 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.161 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.196 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.225 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.255 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.287 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.407 | 
     | mux_80/U112        | S ^ -> Y v   | MUX2X1  | 0.252 |   0.829 |    0.659 | 
     | mux_80/U111        | A v -> Y ^   | INVX1   | 0.021 |   0.850 |    0.680 | 
     | regKey/U274        | A ^ -> Y v   | MUX2X1  | 0.030 |   0.880 |    0.710 | 
     | regKey/U273        | A v -> Y ^   | INVX1   | 0.018 |   0.898 |    0.728 | 
     | regKey/\reg_reg[5] | D ^          | DFFSR   | 0.000 |   0.898 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[5]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.531
This Block's Segment Delay(segDel): 0.096
Total delay(totDel): 0.531 + 0.096 = 0.627
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.531 / 0.627 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[5] /CLK 
Endpoint:   regKey/\reg_reg[5] /D (v) checked with rising edge of 'clk'
Beginpoint: start                 (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.658
= Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | start ^    |         |       |   0.052 |    0.173 | 
     | SM/U4              | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.205 | 
     | SM/U22             | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.234 | 
     | SM/U30             | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.264 | 
     | SM/U29             | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.296 | 
     | SM/U28             | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.416 | 
     | mux_80/U112        | S ^ -> Y ^ | MUX2X1  | 0.256 |   0.551 |    0.672 | 
     | mux_80/U111        | A ^ -> Y v | INVX1   | 0.032 |   0.583 |    0.704 | 
     | regKey/U274        | A v -> Y ^ | MUX2X1  | 0.046 |   0.629 |    0.750 | 
     | regKey/U273        | A ^ -> Y v | INVX1   | 0.029 |   0.658 |    0.779 | 
     | regKey/\reg_reg[5] | D v        | DFFSR   | 0.000 |   0.658 |    0.779 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[5]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.864
This Block's Segment Delay(segDel): 0.096
Total delay(totDel): 0.864 + 0.096 = 0.961
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.864 / 0.961 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[5] /CLK 
Endpoint:   regKey/\reg_reg[5] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.940
= Slack Time                   -0.160
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.160 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.033 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.002 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.059 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.170 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.205 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.234 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.264 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.296 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.416 | 
     | mux_80/U112        | S ^ -> Y ^   | MUX2X1  | 0.256 |   0.832 |    0.672 | 
     | mux_80/U111        | A ^ -> Y v   | INVX1   | 0.032 |   0.864 |    0.704 | 
     | regKey/U274        | A v -> Y ^   | MUX2X1  | 0.046 |   0.910 |    0.750 | 
     | regKey/U273        | A ^ -> Y v   | INVX1   | 0.029 |   0.939 |    0.779 | 
     | regKey/\reg_reg[5] | D v          | DFFSR   | 0.000 |   0.940 |    0.779 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[4]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.510
This Block's Segment Delay(segDel): 0.123
Total delay(totDel): 0.510 + 0.123 = 0.633
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.510 / 0.633 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[4] /CLK 
Endpoint:   regKey/\reg_reg[4] /D (^) checked with rising edge of 'clk'
Beginpoint: start                 (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.614
= Slack Time                    0.115
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | start ^    |         |       |   0.052 |    0.167 | 
     | SM/U4              | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.199 | 
     | SM/U22             | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.228 | 
     | SM/U30             | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.258 | 
     | SM/U29             | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.290 | 
     | SM/U28             | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.410 | 
     | mux_80/U90         | S ^ -> Y v | MUX2X1  | 0.241 |   0.536 |    0.651 | 
     | mux_80/U89         | A v -> Y ^ | INVX1   | 0.026 |   0.562 |    0.677 | 
     | regKey/U252        | A ^ -> Y v | MUX2X1  | 0.032 |   0.595 |    0.710 | 
     | regKey/U251        | A v -> Y ^ | INVX1   | 0.019 |   0.613 |    0.728 | 
     | regKey/\reg_reg[4] | D ^        | DFFSR   | 0.000 |   0.614 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[4]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.844
This Block's Segment Delay(segDel): 0.123
Total delay(totDel): 0.844 + 0.123 = 0.967
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.844 / 0.967 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[4] /CLK 
Endpoint:   regKey/\reg_reg[4] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.895
= Slack Time                   -0.166
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.166 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.039 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.004 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.053 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.164 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.199 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.228 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.258 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.290 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.410 | 
     | mux_80/U90         | S ^ -> Y v   | MUX2X1  | 0.241 |   0.817 |    0.651 | 
     | mux_80/U89         | A v -> Y ^   | INVX1   | 0.026 |   0.844 |    0.677 | 
     | regKey/U252        | A ^ -> Y v   | MUX2X1  | 0.032 |   0.876 |    0.710 | 
     | regKey/U251        | A v -> Y ^   | INVX1   | 0.019 |   0.895 |    0.728 | 
     | regKey/\reg_reg[4] | D ^          | DFFSR   | 0.000 |   0.895 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[4]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.519
This Block's Segment Delay(segDel): 0.102
Total delay(totDel): 0.519 + 0.102 = 0.621
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.519 / 0.621 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[4] /CLK 
Endpoint:   regKey/\reg_reg[4] /D (v) checked with rising edge of 'clk'
Beginpoint: start                 (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.652
= Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | start ^    |         |       |   0.052 |    0.179 | 
     | SM/U4              | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.211 | 
     | SM/U22             | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.240 | 
     | SM/U30             | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.271 | 
     | SM/U29             | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.303 | 
     | SM/U28             | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.423 | 
     | mux_80/U90         | S ^ -> Y ^ | MUX2X1  | 0.241 |   0.537 |    0.664 | 
     | mux_80/U89         | A ^ -> Y v | INVX1   | 0.034 |   0.571 |    0.698 | 
     | regKey/U252        | A v -> Y ^ | MUX2X1  | 0.050 |   0.622 |    0.749 | 
     | regKey/U251        | A ^ -> Y v | INVX1   | 0.030 |   0.652 |    0.779 | 
     | regKey/\reg_reg[4] | D v        | DFFSR   | 0.000 |   0.652 |    0.779 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[4]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.853
This Block's Segment Delay(segDel): 0.102
Total delay(totDel): 0.853 + 0.102 = 0.954
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.853 / 0.954 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[4] /CLK 
Endpoint:   regKey/\reg_reg[4] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.933
= Slack Time                   -0.154
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.154 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.027 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.008 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.065 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.176 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.211 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.240 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.271 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.303 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.423 | 
     | mux_80/U90         | S ^ -> Y ^   | MUX2X1  | 0.241 |   0.818 |    0.664 | 
     | mux_80/U89         | A ^ -> Y v   | INVX1   | 0.034 |   0.853 |    0.698 | 
     | regKey/U252        | A v -> Y ^   | MUX2X1  | 0.050 |   0.903 |    0.749 | 
     | regKey/U251        | A ^ -> Y v   | INVX1   | 0.030 |   0.933 |    0.779 | 
     | regKey/\reg_reg[4] | D v          | DFFSR   | 0.000 |   0.933 |    0.779 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[3]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.510
This Block's Segment Delay(segDel): 0.128
Total delay(totDel): 0.510 + 0.128 = 0.638
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.510 / 0.638 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[3] /CLK 
Endpoint:   regKey/\reg_reg[3] /D (^) checked with rising edge of 'clk'
Beginpoint: start                 (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.619
= Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | start ^    |         |       |   0.052 |    0.162 | 
     | SM/U4              | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.194 | 
     | SM/U22             | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.223 | 
     | SM/U30             | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.253 | 
     | SM/U29             | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.285 | 
     | SM/U28             | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.405 | 
     | mux_80/U68         | S ^ -> Y v | MUX2X1  | 0.245 |   0.541 |    0.650 | 
     | mux_80/U67         | A v -> Y ^ | INVX1   | 0.022 |   0.562 |    0.672 | 
     | regKey/U150        | A ^ -> Y v | MUX2X1  | 0.030 |   0.593 |    0.703 | 
     | regKey/U149        | A v -> Y ^ | INVX1   | 0.025 |   0.618 |    0.728 | 
     | regKey/\reg_reg[3] | D ^        | DFFSR   | 0.000 |   0.619 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[3]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.844
This Block's Segment Delay(segDel): 0.128
Total delay(totDel): 0.844 + 0.128 = 0.972
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.844 / 0.972 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[3] /CLK 
Endpoint:   regKey/\reg_reg[3] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.900
= Slack Time                   -0.171
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.171 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.044 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.009 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.048 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.159 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.194 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.223 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.253 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.285 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.405 | 
     | mux_80/U68         | S ^ -> Y v   | MUX2X1  | 0.245 |   0.822 |    0.650 | 
     | mux_80/U67         | A v -> Y ^   | INVX1   | 0.022 |   0.844 |    0.672 | 
     | regKey/U150        | A ^ -> Y v   | MUX2X1  | 0.030 |   0.874 |    0.703 | 
     | regKey/U149        | A v -> Y ^   | INVX1   | 0.025 |   0.900 |    0.728 | 
     | regKey/\reg_reg[3] | D ^          | DFFSR   | 0.000 |   0.900 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[3]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.525
This Block's Segment Delay(segDel): 0.105
Total delay(totDel): 0.525 + 0.105 = 0.631
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.525 / 0.631 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[3] /CLK 
Endpoint:   regKey/\reg_reg[3] /D (v) checked with rising edge of 'clk'
Beginpoint: start                 (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.658
= Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | start ^    |         |       |   0.052 |    0.169 | 
     | SM/U4              | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.202 | 
     | SM/U22             | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.230 | 
     | SM/U30             | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.261 | 
     | SM/U29             | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.293 | 
     | SM/U28             | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.413 | 
     | mux_80/U68         | S ^ -> Y ^ | MUX2X1  | 0.249 |   0.545 |    0.662 | 
     | mux_80/U67         | A ^ -> Y v | INVX1   | 0.032 |   0.577 |    0.695 | 
     | regKey/U150        | A v -> Y ^ | MUX2X1  | 0.047 |   0.624 |    0.742 | 
     | regKey/U149        | A ^ -> Y v | INVX1   | 0.034 |   0.658 |    0.775 | 
     | regKey/\reg_reg[3] | D v        | DFFSR   | 0.000 |   0.658 |    0.776 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[3]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.859
This Block's Segment Delay(segDel): 0.105
Total delay(totDel): 0.859 + 0.105 = 0.964
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.859 / 0.964 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[3] /CLK 
Endpoint:   regKey/\reg_reg[3] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.940
= Slack Time                   -0.164
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.164 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.036 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |   -0.002 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.055 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.167 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.202 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.230 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.261 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.293 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.413 | 
     | mux_80/U68         | S ^ -> Y ^   | MUX2X1  | 0.249 |   0.826 |    0.662 | 
     | mux_80/U67         | A ^ -> Y v   | INVX1   | 0.032 |   0.859 |    0.695 | 
     | regKey/U150        | A v -> Y ^   | MUX2X1  | 0.047 |   0.906 |    0.742 | 
     | regKey/U149        | A ^ -> Y v   | INVX1   | 0.034 |   0.939 |    0.775 | 
     | regKey/\reg_reg[3] | D v          | DFFSR   | 0.000 |   0.940 |    0.776 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[2]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.506
This Block's Segment Delay(segDel): 0.122
Total delay(totDel): 0.506 + 0.122 = 0.628
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.506 / 0.628 + 0.937 + 0.000 + 0.000 - 0.005 = 0.932
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[2] /CLK 
Endpoint:   regKey/\reg_reg[2] /D (^) checked with rising edge of 'clk'
Beginpoint: start                 (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.609
= Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | start ^    |         |       |   0.052 |    0.172 | 
     | SM/U4              | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.204 | 
     | SM/U22             | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.233 | 
     | SM/U30             | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.263 | 
     | SM/U29             | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.295 | 
     | SM/U28             | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.415 | 
     | mux_80/U46         | S ^ -> Y v | MUX2X1  | 0.243 |   0.539 |    0.659 | 
     | mux_80/U45         | A v -> Y ^ | INVX1   | 0.019 |   0.558 |    0.678 | 
     | regKey/U128        | A ^ -> Y v | MUX2X1  | 0.033 |   0.591 |    0.711 | 
     | regKey/U127        | A v -> Y ^ | INVX1   | 0.017 |   0.609 |    0.728 | 
     | regKey/\reg_reg[2] | D ^        | DFFSR   | 0.000 |   0.609 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[2]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.840
This Block's Segment Delay(segDel): 0.122
Total delay(totDel): 0.840 + 0.122 = 0.962
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.840 / 0.962 + 0.885 + 0.000 + 0.000 - 0.005 = 0.880
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[2] /CLK 
Endpoint:   regKey/\reg_reg[2] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.890
= Slack Time                   -0.161
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.161 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.034 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.001 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.058 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.169 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.204 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.233 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.263 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.295 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.415 | 
     | mux_80/U46         | S ^ -> Y v   | MUX2X1  | 0.243 |   0.820 |    0.659 | 
     | mux_80/U45         | A v -> Y ^   | INVX1   | 0.019 |   0.840 |    0.678 | 
     | regKey/U128        | A ^ -> Y v   | MUX2X1  | 0.033 |   0.872 |    0.711 | 
     | regKey/U127        | A v -> Y ^   | INVX1   | 0.017 |   0.890 |    0.728 | 
     | regKey/\reg_reg[2] | D ^          | DFFSR   | 0.000 |   0.890 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[2]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.521
This Block's Segment Delay(segDel): 0.101
Total delay(totDel): 0.521 + 0.101 = 0.622
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.521 / 0.622 + 0.937 + 0.000 + 0.000 - 0.003 = 0.934
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[2] /CLK 
Endpoint:   regKey/\reg_reg[2] /D (v) checked with rising edge of 'clk'
Beginpoint: start                 (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.653
= Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | start ^    |         |       |   0.052 |    0.178 | 
     | SM/U4              | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.210 | 
     | SM/U22             | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.239 | 
     | SM/U30             | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.270 | 
     | SM/U29             | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.302 | 
     | SM/U28             | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.422 | 
     | mux_80/U46         | S ^ -> Y ^ | MUX2X1  | 0.247 |   0.542 |    0.668 | 
     | mux_80/U45         | A ^ -> Y v | INVX1   | 0.030 |   0.573 |    0.699 | 
     | regKey/U128        | A v -> Y ^ | MUX2X1  | 0.051 |   0.624 |    0.750 | 
     | regKey/U127        | A ^ -> Y v | INVX1   | 0.029 |   0.653 |    0.779 | 
     | regKey/\reg_reg[2] | D v        | DFFSR   | 0.000 |   0.653 |    0.779 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[2]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.854
This Block's Segment Delay(segDel): 0.101
Total delay(totDel): 0.854 + 0.101 = 0.955
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.854 / 0.955 + 0.885 + 0.000 + 0.000 - 0.003 = 0.882
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[2] /CLK 
Endpoint:   regKey/\reg_reg[2] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.935
= Slack Time                   -0.155
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.155 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.028 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.007 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.064 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.175 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.210 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.239 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.270 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.302 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.422 | 
     | mux_80/U46         | S ^ -> Y ^   | MUX2X1  | 0.247 |   0.824 |    0.668 | 
     | mux_80/U45         | A ^ -> Y v   | INVX1   | 0.030 |   0.854 |    0.699 | 
     | regKey/U128        | A v -> Y ^   | MUX2X1  | 0.051 |   0.905 |    0.750 | 
     | regKey/U127        | A ^ -> Y v   | INVX1   | 0.029 |   0.935 |    0.779 | 
     | regKey/\reg_reg[2] | D v          | DFFSR   | 0.000 |   0.935 |    0.779 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[1]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.424
This Block's Segment Delay(segDel): 0.136
Total delay(totDel): 0.424 + 0.136 = 0.560
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.424 / 0.560 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[1] /CLK 
Endpoint:   regKey/\reg_reg[1] /D (^) checked with rising edge of 'clk'
Beginpoint: start                 (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.540
= Slack Time                    0.188
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | start ^    |         |       |   0.052 |    0.240 | 
     | SM/U4              | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.272 | 
     | SM/U22             | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.301 | 
     | SM/U30             | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.332 | 
     | SM/U29             | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.364 | 
     | SM/U28             | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.484 | 
     | mux_80/U24         | S ^ -> Y v | MUX2X1  | 0.153 |   0.449 |    0.637 | 
     | mux_80/U23         | A v -> Y ^ | INVX1   | 0.027 |   0.476 |    0.664 | 
     | regKey/U106        | A ^ -> Y v | MUX2X1  | 0.033 |   0.509 |    0.697 | 
     | regKey/U105        | A v -> Y ^ | INVX1   | 0.030 |   0.539 |    0.727 | 
     | regKey/\reg_reg[1] | D ^        | DFFSR   | 0.001 |   0.540 |    0.728 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[1]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.758
This Block's Segment Delay(segDel): 0.136
Total delay(totDel): 0.758 + 0.136 = 0.893
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.758 / 0.893 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[1] /CLK 
Endpoint:   regKey/\reg_reg[1] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.821
= Slack Time                   -0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.093 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.034 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.069 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.126 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.237 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.272 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.301 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.332 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.364 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.484 | 
     | mux_80/U24         | S ^ -> Y v   | MUX2X1  | 0.153 |   0.730 |    0.637 | 
     | mux_80/U23         | A v -> Y ^   | INVX1   | 0.027 |   0.758 |    0.664 | 
     | regKey/U106        | A ^ -> Y v   | MUX2X1  | 0.033 |   0.790 |    0.697 | 
     | regKey/U105        | A v -> Y ^   | INVX1   | 0.030 |   0.820 |    0.727 | 
     | regKey/\reg_reg[1] | D ^          | DFFSR   | 0.001 |   0.821 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[1]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.423
This Block's Segment Delay(segDel): 0.115
Total delay(totDel): 0.423 + 0.115 = 0.538
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.423 / 0.538 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[1] /CLK 
Endpoint:   regKey/\reg_reg[1] /D (v) checked with rising edge of 'clk'
Beginpoint: start                 (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.564
= Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | start ^    |         |       |   0.052 |    0.262 | 
     | SM/U4              | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.294 | 
     | SM/U22             | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.323 | 
     | SM/U30             | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.354 | 
     | SM/U29             | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.386 | 
     | SM/U28             | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.506 | 
     | mux_80/U24         | S ^ -> Y ^ | MUX2X1  | 0.145 |   0.441 |    0.651 | 
     | mux_80/U23         | A ^ -> Y v | INVX1   | 0.035 |   0.475 |    0.685 | 
     | regKey/U106        | A v -> Y ^ | MUX2X1  | 0.051 |   0.526 |    0.736 | 
     | regKey/U105        | A ^ -> Y v | INVX1   | 0.037 |   0.563 |    0.773 | 
     | regKey/\reg_reg[1] | D v        | DFFSR   | 0.001 |   0.564 |    0.774 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[1]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.757
This Block's Segment Delay(segDel): 0.115
Total delay(totDel): 0.757 + 0.115 = 0.871
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.757 / 0.871 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[1] /CLK 
Endpoint:   regKey/\reg_reg[1] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.845
= Slack Time                   -0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.071 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.056 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.091 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.148 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.259 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.294 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.323 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.354 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.386 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.506 | 
     | mux_80/U24         | S ^ -> Y ^   | MUX2X1  | 0.145 |   0.722 |    0.651 | 
     | mux_80/U23         | A ^ -> Y v   | INVX1   | 0.035 |   0.756 |    0.685 | 
     | regKey/U106        | A v -> Y ^   | MUX2X1  | 0.051 |   0.807 |    0.736 | 
     | regKey/U105        | A ^ -> Y v   | INVX1   | 0.037 |   0.844 |    0.773 | 
     | regKey/\reg_reg[1] | D v          | DFFSR   | 0.001 |   0.845 |    0.774 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[0]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.449
This Block's Segment Delay(segDel): 0.147
Total delay(totDel): 0.449 + 0.147 = 0.596
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.449 / 0.596 + 0.937 + 0.000 + 0.000 - 0.006 = 0.931
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[0] /CLK 
Endpoint:   regKey/\reg_reg[0] /D (^) checked with rising edge of 'clk'
Beginpoint: start                 (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.076
+ Phase Shift                   0.800
= Required Time                 0.724
- Arrival Time                  0.572
= Slack Time                    0.152
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | start ^    |         |       |   0.052 |    0.204 | 
     | SM/U4              | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.236 | 
     | SM/U22             | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.265 | 
     | SM/U30             | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.296 | 
     | SM/U29             | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.328 | 
     | SM/U28             | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.448 | 
     | mux_80/U2          | S ^ -> Y v | MUX2X1  | 0.182 |   0.477 |    0.629 | 
     | mux_80/U1          | A v -> Y ^ | INVX1   | 0.023 |   0.501 |    0.653 | 
     | regKey/U84         | A ^ -> Y v | MUX2X1  | 0.032 |   0.533 |    0.685 | 
     | regKey/U83         | A v -> Y ^ | INVX1   | 0.038 |   0.571 |    0.723 | 
     | regKey/\reg_reg[0] | D ^        | DFFSR   | 0.001 |   0.572 |    0.724 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[0]
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.782
This Block's Segment Delay(segDel): 0.147
Total delay(totDel): 0.782 + 0.147 = 0.929
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.782 / 0.929 + 0.885 + 0.000 + 0.000 - 0.006 = 0.879
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[0] /CLK 
Endpoint:   regKey/\reg_reg[0] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.076
+ Phase Shift                   0.800
= Required Time                 0.724
- Arrival Time                  0.853
= Slack Time                   -0.129
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.129 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |   -0.002 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.033 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.090 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.201 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.236 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.265 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.296 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.328 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.447 | 
     | mux_80/U2          | S ^ -> Y v   | MUX2X1  | 0.182 |   0.759 |    0.629 | 
     | mux_80/U1          | A v -> Y ^   | INVX1   | 0.024 |   0.782 |    0.653 | 
     | regKey/U84         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.814 |    0.685 | 
     | regKey/U83         | A v -> Y ^   | INVX1   | 0.038 |   0.852 |    0.723 | 
     | regKey/\reg_reg[0] | D ^          | DFFSR   | 0.001 |   0.853 |    0.724 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[0]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.052
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.052 + 0.000) = 0.052
Fixed Delay Adjustment(fixDel) = 0.937
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.052 + 0.885) = -0.937
Available budget after adjustments(AvailTime) = (0.800 - 0.937) = -0.137

External Segment Delay(extSegDel): 0.463
This Block's Segment Delay(segDel): 0.123
Total delay(totDel): 0.463 + 0.123 = 0.586
Available budget(AvailTime): -0.137
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.463 / 0.586 + 0.937 + 0.000 + 0.000 - 0.004 = 0.933
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[0] /CLK 
Endpoint:   regKey/\reg_reg[0] /D (v) checked with rising edge of 'clk'
Beginpoint: start                 (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.030
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.608
= Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.052
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | start ^    |         |       |   0.052 |    0.214 | 
     | SM/U4              | A ^ -> Y ^ | AND2X1  | 0.032 |   0.084 |    0.246 | 
     | SM/U22             | A ^ -> Y v | INVX1   | 0.029 |   0.113 |    0.275 | 
     | SM/U30             | C v -> Y ^ | AOI21X1 | 0.031 |   0.144 |    0.306 | 
     | SM/U29             | C ^ -> Y v | AOI21X1 | 0.032 |   0.176 |    0.338 | 
     | SM/U28             | A v -> Y ^ | INVX1   | 0.120 |   0.296 |    0.458 | 
     | mux_80/U2          | S ^ -> Y ^ | MUX2X1  | 0.187 |   0.482 |    0.645 | 
     | mux_80/U1          | A ^ -> Y v | INVX1   | 0.033 |   0.515 |    0.677 | 
     | regKey/U84         | A v -> Y ^ | MUX2X1  | 0.050 |   0.565 |    0.728 | 
     | regKey/U83         | A ^ -> Y v | INVX1   | 0.042 |   0.607 |    0.770 | 
     | regKey/\reg_reg[0] | D v        | DFFSR   | 0.001 |   0.608 |    0.771 | 
     +------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: input[0]
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.796
This Block's Segment Delay(segDel): 0.123
Total delay(totDel): 0.796 + 0.123 = 0.919
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.796 / 0.919 + 0.885 + 0.000 + 0.000 - 0.004 = 0.881
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regKey/\reg_reg[0] /CLK 
Endpoint:   regKey/\reg_reg[0] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q   (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.030
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.889
= Slack Time                   -0.119
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.000 |   -0.119 | 
     | SM/\state_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.128 |   0.128 |    0.009 | 
     | SM/U34             | A ^ -> Y v   | INVX1   | 0.035 |   0.162 |    0.043 | 
     | SM/U12             | A v -> Y v   | OR2X1   | 0.057 |   0.219 |    0.100 | 
     | SM/U13             | A v -> Y ^   | INVX1   | 0.111 |   0.330 |    0.211 | 
     | SM/U4              | B ^ -> Y ^   | AND2X1  | 0.035 |   0.365 |    0.246 | 
     | SM/U22             | A ^ -> Y v   | INVX1   | 0.029 |   0.394 |    0.275 | 
     | SM/U30             | C v -> Y ^   | AOI21X1 | 0.031 |   0.425 |    0.306 | 
     | SM/U29             | C ^ -> Y v   | AOI21X1 | 0.032 |   0.457 |    0.338 | 
     | SM/U28             | A v -> Y ^   | INVX1   | 0.120 |   0.577 |    0.458 | 
     | mux_80/U2          | S ^ -> Y ^   | MUX2X1  | 0.187 |   0.764 |    0.645 | 
     | mux_80/U1          | A ^ -> Y v   | INVX1   | 0.033 |   0.796 |    0.677 | 
     | regKey/U84         | A v -> Y ^   | MUX2X1  | 0.050 |   0.847 |    0.728 | 
     | regKey/U83         | A ^ -> Y v   | INVX1   | 0.042 |   0.889 |    0.770 | 
     | regKey/\reg_reg[0] | D v          | DFFSR   | 0.001 |   0.889 |    0.771 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[79]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.562
This Block's Segment Delay(segDel): 0.159
Total delay(totDel): 0.562 + 0.159 = 0.721
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.562 / 0.721 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[31] /CLK 
Endpoint:   regText/\reg_reg[31] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[79] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.697
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.079 | 
     | regKey/\reg_reg[79]  | CLK ^ -> Q ^ | DFFSR   | 0.158 |   0.158 |    0.237 | 
     | U219                 | B ^ -> Y ^   | XOR2X1  | 0.125 |   0.284 |    0.363 | 
     | s_x_15/U13           | A ^ -> Y ^   | AND2X1  | 0.034 |   0.318 |    0.397 | 
     | s_x_15/U14           | A ^ -> Y v   | INVX1   | 0.031 |   0.348 |    0.428 | 
     | s_x_15/U37           | A v -> Y ^   | MUX2X1  | 0.048 |   0.397 |    0.476 | 
     | s_x_15/U36           | A ^ -> Y v   | INVX1   | 0.029 |   0.426 |    0.506 | 
     | s_x_15/U33           | A v -> Y ^   | NAND3X1 | 0.048 |   0.474 |    0.554 | 
     | s_x_15/U32           | A ^ -> Y v   | INVX1   | 0.033 |   0.507 |    0.586 | 
     | mux_64/U50           | A v -> Y ^   | MUX2X1  | 0.057 |   0.565 |    0.644 | 
     | mux_64/U49           | A ^ -> Y v   | INVX1   | 0.044 |   0.608 |    0.687 | 
     | regText/U116         | A v -> Y ^   | MUX2X1  | 0.055 |   0.663 |    0.743 | 
     | regText/U115         | A ^ -> Y v   | INVX1   | 0.034 |   0.697 |    0.776 | 
     | regText/\reg_reg[31] | D v          | DFFSR   | 0.000 |   0.697 |    0.777 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[79]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.560
This Block's Segment Delay(segDel): 0.147
Total delay(totDel): 0.560 + 0.147 = 0.707
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.560 / 0.707 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[31] /CLK 
Endpoint:   regText/\reg_reg[31] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[79] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.683
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.093 | 
     | regKey/\reg_reg[79]  | CLK ^ -> Q v | DFFSR   | 0.146 |   0.146 |    0.239 | 
     | U219                 | B v -> Y ^   | XOR2X1  | 0.123 |   0.270 |    0.363 | 
     | s_x_15/U13           | A ^ -> Y ^   | AND2X1  | 0.034 |   0.304 |    0.397 | 
     | s_x_15/U14           | A ^ -> Y v   | INVX1   | 0.031 |   0.334 |    0.428 | 
     | s_x_15/U37           | A v -> Y ^   | MUX2X1  | 0.048 |   0.383 |    0.476 | 
     | s_x_15/U36           | A ^ -> Y v   | INVX1   | 0.029 |   0.412 |    0.506 | 
     | s_x_15/U33           | A v -> Y ^   | NAND3X1 | 0.048 |   0.460 |    0.554 | 
     | s_x_15/U32           | A ^ -> Y v   | INVX1   | 0.033 |   0.493 |    0.586 | 
     | mux_64/U50           | A v -> Y ^   | MUX2X1  | 0.057 |   0.551 |    0.644 | 
     | mux_64/U49           | A ^ -> Y v   | INVX1   | 0.044 |   0.594 |    0.687 | 
     | regText/U116         | A v -> Y ^   | MUX2X1  | 0.055 |   0.649 |    0.743 | 
     | regText/U115         | A ^ -> Y v   | INVX1   | 0.034 |   0.683 |    0.776 | 
     | regText/\reg_reg[31] | D v          | DFFSR   | 0.000 |   0.683 |    0.777 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[78]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.505
This Block's Segment Delay(segDel): 0.160
Total delay(totDel): 0.505 + 0.160 = 0.664
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.505 / 0.664 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[15] /CLK 
Endpoint:   regText/\reg_reg[15] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[78] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.641
= Slack Time                    0.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.136 | 
     | regKey/\reg_reg[78]  | CLK ^ -> Q ^ | DFFSR   | 0.160 |   0.160 |    0.295 | 
     | U220                 | B ^ -> Y ^   | XOR2X1  | 0.096 |   0.255 |    0.391 | 
     | s_x_15/U23           | A ^ -> Y ^   | AND2X1  | 0.040 |   0.295 |    0.430 | 
     | s_x_15/U24           | A ^ -> Y v   | INVX1   | 0.028 |   0.323 |    0.458 | 
     | s_x_15/U4            | B v -> Y v   | AND2X1  | 0.051 |   0.374 |    0.509 | 
     | s_x_15/U41           | B v -> Y ^   | MUX2X1  | 0.057 |   0.431 |    0.566 | 
     | s_x_15/U40           | C ^ -> Y v   | OAI21X1 | 0.031 |   0.462 |    0.598 | 
     | mux_64/U14           | A v -> Y ^   | MUX2X1  | 0.054 |   0.515 |    0.651 | 
     | mux_64/U13           | A ^ -> Y v   | INVX1   | 0.035 |   0.551 |    0.686 | 
     | regText/U80          | A v -> Y ^   | MUX2X1  | 0.057 |   0.607 |    0.743 | 
     | regText/U79          | A ^ -> Y v   | INVX1   | 0.034 |   0.641 |    0.777 | 
     | regText/\reg_reg[15] | D v          | DFFSR   | 0.000 |   0.641 |    0.777 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[78]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.502
This Block's Segment Delay(segDel): 0.147
Total delay(totDel): 0.502 + 0.147 = 0.650
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.502 / 0.650 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[15] /CLK 
Endpoint:   regText/\reg_reg[15] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[78] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.627
= Slack Time                    0.150
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.150 | 
     | regKey/\reg_reg[78]  | CLK ^ -> Q v | DFFSR   | 0.147 |   0.147 |    0.297 | 
     | U220                 | B v -> Y ^   | XOR2X1  | 0.093 |   0.240 |    0.391 | 
     | s_x_15/U23           | A ^ -> Y ^   | AND2X1  | 0.040 |   0.280 |    0.430 | 
     | s_x_15/U24           | A ^ -> Y v   | INVX1   | 0.028 |   0.308 |    0.458 | 
     | s_x_15/U4            | B v -> Y v   | AND2X1  | 0.051 |   0.359 |    0.509 | 
     | s_x_15/U41           | B v -> Y ^   | MUX2X1  | 0.057 |   0.416 |    0.566 | 
     | s_x_15/U40           | C ^ -> Y v   | OAI21X1 | 0.031 |   0.447 |    0.598 | 
     | mux_64/U14           | A v -> Y ^   | MUX2X1  | 0.054 |   0.501 |    0.651 | 
     | mux_64/U13           | A ^ -> Y v   | INVX1   | 0.035 |   0.536 |    0.686 | 
     | regText/U80          | A v -> Y ^   | MUX2X1  | 0.057 |   0.593 |    0.743 | 
     | regText/U79          | A ^ -> Y v   | INVX1   | 0.034 |   0.626 |    0.777 | 
     | regText/\reg_reg[15] | D v          | DFFSR   | 0.000 |   0.627 |    0.777 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[77]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.544
This Block's Segment Delay(segDel): 0.174
Total delay(totDel): 0.544 + 0.174 = 0.717
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.544 / 0.717 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[31] /CLK 
Endpoint:   regText/\reg_reg[31] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[77] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.694
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.083 | 
     | regKey/\reg_reg[77]  | CLK ^ -> Q ^ | DFFSR   | 0.173 |   0.173 |    0.255 | 
     | U221                 | B ^ -> Y ^   | XOR2X1  | 0.078 |   0.251 |    0.334 | 
     | s_x_15/U21           | A ^ -> Y ^   | AND2X1  | 0.052 |   0.304 |    0.386 | 
     | s_x_15/U39           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.337 |    0.420 | 
     | s_x_15/U37           | B v -> Y ^   | MUX2X1  | 0.056 |   0.394 |    0.476 | 
     | s_x_15/U36           | A ^ -> Y v   | INVX1   | 0.029 |   0.423 |    0.506 | 
     | s_x_15/U33           | A v -> Y ^   | NAND3X1 | 0.048 |   0.471 |    0.554 | 
     | s_x_15/U32           | A ^ -> Y v   | INVX1   | 0.033 |   0.504 |    0.586 | 
     | mux_64/U50           | A v -> Y ^   | MUX2X1  | 0.057 |   0.561 |    0.644 | 
     | mux_64/U49           | A ^ -> Y v   | INVX1   | 0.044 |   0.605 |    0.687 | 
     | regText/U116         | A v -> Y ^   | MUX2X1  | 0.055 |   0.660 |    0.743 | 
     | regText/U115         | A ^ -> Y v   | INVX1   | 0.034 |   0.694 |    0.776 | 
     | regText/\reg_reg[31] | D v          | DFFSR   | 0.000 |   0.694 |    0.777 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[77]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.541
This Block's Segment Delay(segDel): 0.156
Total delay(totDel): 0.541 + 0.156 = 0.698
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.541 / 0.698 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[31] /CLK 
Endpoint:   regText/\reg_reg[31] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[77] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.674
= Slack Time                    0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.102 | 
     | regKey/\reg_reg[77]  | CLK ^ -> Q v | DFFSR   | 0.156 |   0.156 |    0.258 | 
     | U221                 | B v -> Y ^   | XOR2X1  | 0.076 |   0.232 |    0.334 | 
     | s_x_15/U21           | A ^ -> Y ^   | AND2X1  | 0.052 |   0.284 |    0.386 | 
     | s_x_15/U39           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.318 |    0.420 | 
     | s_x_15/U37           | B v -> Y ^   | MUX2X1  | 0.056 |   0.374 |    0.476 | 
     | s_x_15/U36           | A ^ -> Y v   | INVX1   | 0.029 |   0.403 |    0.506 | 
     | s_x_15/U33           | A v -> Y ^   | NAND3X1 | 0.048 |   0.452 |    0.554 | 
     | s_x_15/U32           | A ^ -> Y v   | INVX1   | 0.033 |   0.484 |    0.586 | 
     | mux_64/U50           | A v -> Y ^   | MUX2X1  | 0.057 |   0.542 |    0.644 | 
     | mux_64/U49           | A ^ -> Y v   | INVX1   | 0.044 |   0.585 |    0.687 | 
     | regText/U116         | A v -> Y ^   | MUX2X1  | 0.055 |   0.640 |    0.743 | 
     | regText/U115         | A ^ -> Y v   | INVX1   | 0.034 |   0.674 |    0.776 | 
     | regText/\reg_reg[31] | D v          | DFFSR   | 0.000 |   0.674 |    0.777 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[76]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.583
This Block's Segment Delay(segDel): 0.211
Total delay(totDel): 0.583 + 0.211 = 0.794
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.583 / 0.794 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[31] /CLK 
Endpoint:   regText/\reg_reg[31] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[76] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.771
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.006 | 
     | regKey/\reg_reg[76]  | CLK ^ -> Q ^ | DFFSR   | 0.209 |   0.209 |    0.215 | 
     | U222                 | B ^ -> Y ^   | XOR2X1  | 0.115 |   0.325 |    0.331 | 
     | s_x_15/U21           | B ^ -> Y ^   | AND2X1  | 0.055 |   0.380 |    0.386 | 
     | s_x_15/U39           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.414 |    0.420 | 
     | s_x_15/U37           | B v -> Y ^   | MUX2X1  | 0.056 |   0.470 |    0.476 | 
     | s_x_15/U36           | A ^ -> Y v   | INVX1   | 0.029 |   0.499 |    0.506 | 
     | s_x_15/U33           | A v -> Y ^   | NAND3X1 | 0.048 |   0.548 |    0.554 | 
     | s_x_15/U32           | A ^ -> Y v   | INVX1   | 0.033 |   0.580 |    0.586 | 
     | mux_64/U50           | A v -> Y ^   | MUX2X1  | 0.057 |   0.638 |    0.644 | 
     | mux_64/U49           | A ^ -> Y v   | INVX1   | 0.044 |   0.681 |    0.687 | 
     | regText/U116         | A v -> Y ^   | MUX2X1  | 0.055 |   0.737 |    0.743 | 
     | regText/U115         | A ^ -> Y v   | INVX1   | 0.034 |   0.770 |    0.776 | 
     | regText/\reg_reg[31] | D v          | DFFSR   | 0.000 |   0.771 |    0.777 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[76]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.578
This Block's Segment Delay(segDel): 0.164
Total delay(totDel): 0.578 + 0.164 = 0.742
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.578 / 0.742 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[31] /CLK 
Endpoint:   regText/\reg_reg[31] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[76] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.719
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.058 | 
     | regKey/\reg_reg[76]  | CLK ^ -> Q v | DFFSR   | 0.163 |   0.163 |    0.221 | 
     | U222                 | B v -> Y ^   | XOR2X1  | 0.110 |   0.273 |    0.331 | 
     | s_x_15/U21           | B ^ -> Y ^   | AND2X1  | 0.055 |   0.328 |    0.386 | 
     | s_x_15/U39           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.362 |    0.420 | 
     | s_x_15/U37           | B v -> Y ^   | MUX2X1  | 0.056 |   0.418 |    0.476 | 
     | s_x_15/U36           | A ^ -> Y v   | INVX1   | 0.029 |   0.447 |    0.506 | 
     | s_x_15/U33           | A v -> Y ^   | NAND3X1 | 0.048 |   0.496 |    0.554 | 
     | s_x_15/U32           | A ^ -> Y v   | INVX1   | 0.033 |   0.528 |    0.586 | 
     | mux_64/U50           | A v -> Y ^   | MUX2X1  | 0.057 |   0.586 |    0.644 | 
     | mux_64/U49           | A ^ -> Y v   | INVX1   | 0.044 |   0.629 |    0.687 | 
     | regText/U116         | A v -> Y ^   | MUX2X1  | 0.055 |   0.685 |    0.743 | 
     | regText/U115         | A ^ -> Y v   | INVX1   | 0.034 |   0.718 |    0.776 | 
     | regText/\reg_reg[31] | D v          | DFFSR   | 0.000 |   0.719 |    0.777 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[75]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.896
This Block's Segment Delay(segDel): 0.158
Total delay(totDel): 0.896 + 0.158 = 1.054
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.896 / 1.054 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[62] /CLK 
Endpoint:   regText/\reg_reg[62] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[75] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.983
= Slack Time                   -0.254
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.254 | 
     | regKey/\reg_reg[75]  | CLK ^ -> Q ^ | DFFSR   | 0.158 |   0.158 |   -0.097 | 
     | U224                 | B ^ -> Y ^   | XOR2X1  | 0.062 |   0.220 |   -0.035 | 
     | s_x_14/U35           | A ^ -> Y v   | INVX1   | 0.082 |   0.302 |    0.047 | 
     | s_x_14/U30           | C v -> Y ^   | AOI21X1 | 0.037 |   0.339 |    0.084 | 
     | s_x_14/U29           | C ^ -> Y v   | NAND3X1 | 0.023 |   0.361 |    0.107 | 
     | s_x_14/U5            | A v -> Y v   | AND2X1  | 0.051 |   0.412 |    0.158 | 
     | s_x_14/U25           | C v -> Y ^   | NAND3X1 | 0.343 |   0.755 |    0.500 | 
     | mux_64/U118          | A ^ -> Y v   | MUX2X1  | 0.142 |   0.896 |    0.642 | 
     | mux_64/U117          | A v -> Y ^   | INVX1   | 0.036 |   0.932 |    0.678 | 
     | regText/U248         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.962 |    0.708 | 
     | regText/U247         | A v -> Y ^   | INVX1   | 0.020 |   0.983 |    0.728 | 
     | regText/\reg_reg[62] | D ^          | DFFSR   | 0.000 |   0.983 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[75]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.894
This Block's Segment Delay(segDel): 0.146
Total delay(totDel): 0.894 + 0.146 = 1.041
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.894 / 1.041 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[62] /CLK 
Endpoint:   regText/\reg_reg[62] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[75] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.969
= Slack Time                   -0.241
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.241 | 
     | regKey/\reg_reg[75]  | CLK ^ -> Q v | DFFSR   | 0.146 |   0.146 |   -0.095 | 
     | U224                 | B v -> Y ^   | XOR2X1  | 0.060 |   0.206 |   -0.035 | 
     | s_x_14/U35           | A ^ -> Y v   | INVX1   | 0.082 |   0.288 |    0.047 | 
     | s_x_14/U30           | C v -> Y ^   | AOI21X1 | 0.037 |   0.325 |    0.084 | 
     | s_x_14/U29           | C ^ -> Y v   | NAND3X1 | 0.023 |   0.348 |    0.107 | 
     | s_x_14/U5            | A v -> Y v   | AND2X1  | 0.051 |   0.398 |    0.158 | 
     | s_x_14/U25           | C v -> Y ^   | NAND3X1 | 0.343 |   0.741 |    0.500 | 
     | mux_64/U118          | A ^ -> Y v   | MUX2X1  | 0.142 |   0.882 |    0.642 | 
     | mux_64/U117          | A v -> Y ^   | INVX1   | 0.036 |   0.919 |    0.678 | 
     | regText/U248         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.949 |    0.708 | 
     | regText/U247         | A v -> Y ^   | INVX1   | 0.020 |   0.969 |    0.728 | 
     | regText/\reg_reg[62] | D ^          | DFFSR   | 0.000 |   0.969 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[74]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.886
This Block's Segment Delay(segDel): 0.175
Total delay(totDel): 0.886 + 0.175 = 1.061
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.886 / 1.061 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[62] /CLK 
Endpoint:   regText/\reg_reg[62] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[74] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.989
= Slack Time                   -0.261
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.261 | 
     | regKey/\reg_reg[74]  | CLK ^ -> Q ^ | DFFSR   | 0.174 |   0.174 |   -0.086 | 
     | U225                 | B ^ -> Y ^   | XOR2X1  | 0.117 |   0.291 |    0.030 | 
     | s_x_14/U31           | A ^ -> Y v   | INVX1   | 0.027 |   0.318 |    0.057 | 
     | s_x_14/U17           | B v -> Y v   | AND2X1  | 0.050 |   0.368 |    0.107 | 
     | s_x_14/U18           | A v -> Y ^   | INVX1   | 0.019 |   0.387 |    0.127 | 
     | s_x_14/U26           | C ^ -> Y v   | NAND3X1 | 0.025 |   0.412 |    0.152 | 
     | s_x_14/U25           | B v -> Y ^   | NAND3X1 | 0.349 |   0.761 |    0.500 | 
     | mux_64/U118          | A ^ -> Y v   | MUX2X1  | 0.142 |   0.902 |    0.642 | 
     | mux_64/U117          | A v -> Y ^   | INVX1   | 0.036 |   0.938 |    0.678 | 
     | regText/U248         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.969 |    0.708 | 
     | regText/U247         | A v -> Y ^   | INVX1   | 0.020 |   0.989 |    0.728 | 
     | regText/\reg_reg[62] | D ^          | DFFSR   | 0.000 |   0.989 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[74]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.883
This Block's Segment Delay(segDel): 0.157
Total delay(totDel): 0.883 + 0.157 = 1.040
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.883 / 1.040 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[62] /CLK 
Endpoint:   regText/\reg_reg[62] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[74] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.969
= Slack Time                   -0.240
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.240 | 
     | regKey/\reg_reg[74]  | CLK ^ -> Q v | DFFSR   | 0.157 |   0.157 |   -0.084 | 
     | U225                 | B v -> Y ^   | XOR2X1  | 0.114 |   0.271 |    0.030 | 
     | s_x_14/U31           | A ^ -> Y v   | INVX1   | 0.027 |   0.298 |    0.057 | 
     | s_x_14/U17           | B v -> Y v   | AND2X1  | 0.050 |   0.348 |    0.107 | 
     | s_x_14/U18           | A v -> Y ^   | INVX1   | 0.019 |   0.367 |    0.127 | 
     | s_x_14/U26           | C ^ -> Y v   | NAND3X1 | 0.025 |   0.392 |    0.152 | 
     | s_x_14/U25           | B v -> Y ^   | NAND3X1 | 0.349 |   0.741 |    0.500 | 
     | mux_64/U118          | A ^ -> Y v   | MUX2X1  | 0.142 |   0.882 |    0.642 | 
     | mux_64/U117          | A v -> Y ^   | INVX1   | 0.036 |   0.918 |    0.678 | 
     | regText/U248         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.948 |    0.708 | 
     | regText/U247         | A v -> Y ^   | INVX1   | 0.020 |   0.969 |    0.728 | 
     | regText/\reg_reg[62] | D ^          | DFFSR   | 0.000 |   0.969 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[73]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.880
This Block's Segment Delay(segDel): 0.170
Total delay(totDel): 0.880 + 0.170 = 1.050
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.880 / 1.050 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[62] /CLK 
Endpoint:   regText/\reg_reg[62] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[73] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.978
= Slack Time                   -0.250
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.250 | 
     | regKey/\reg_reg[73]  | CLK ^ -> Q ^ | DFFSR   | 0.169 |   0.170 |   -0.081 | 
     | U226                 | B ^ -> Y ^   | XOR2X1  | 0.085 |   0.254 |    0.004 | 
     | s_x_14/U43           | A ^ -> Y v   | INVX1   | 0.029 |   0.283 |    0.033 | 
     | s_x_14/U30           | B v -> Y ^   | AOI21X1 | 0.051 |   0.335 |    0.084 | 
     | s_x_14/U29           | C ^ -> Y v   | NAND3X1 | 0.023 |   0.357 |    0.107 | 
     | s_x_14/U5            | A v -> Y v   | AND2X1  | 0.051 |   0.408 |    0.158 | 
     | s_x_14/U25           | C v -> Y ^   | NAND3X1 | 0.343 |   0.750 |    0.500 | 
     | mux_64/U118          | A ^ -> Y v   | MUX2X1  | 0.142 |   0.892 |    0.642 | 
     | mux_64/U117          | A v -> Y ^   | INVX1   | 0.036 |   0.928 |    0.678 | 
     | regText/U248         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.958 |    0.708 | 
     | regText/U247         | A v -> Y ^   | INVX1   | 0.020 |   0.978 |    0.728 | 
     | regText/\reg_reg[62] | D ^          | DFFSR   | 0.000 |   0.978 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[73]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.878
This Block's Segment Delay(segDel): 0.154
Total delay(totDel): 0.878 + 0.154 = 1.032
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.878 / 1.032 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[62] /CLK 
Endpoint:   regText/\reg_reg[62] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[73] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.960
= Slack Time                   -0.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.232 | 
     | regKey/\reg_reg[73]  | CLK ^ -> Q v | DFFSR   | 0.154 |   0.154 |   -0.078 | 
     | U226                 | B v -> Y ^   | XOR2X1  | 0.082 |   0.236 |    0.004 | 
     | s_x_14/U43           | A ^ -> Y v   | INVX1   | 0.029 |   0.265 |    0.033 | 
     | s_x_14/U30           | B v -> Y ^   | AOI21X1 | 0.051 |   0.316 |    0.084 | 
     | s_x_14/U29           | C ^ -> Y v   | NAND3X1 | 0.023 |   0.339 |    0.107 | 
     | s_x_14/U5            | A v -> Y v   | AND2X1  | 0.051 |   0.390 |    0.158 | 
     | s_x_14/U25           | C v -> Y ^   | NAND3X1 | 0.343 |   0.732 |    0.500 | 
     | mux_64/U118          | A ^ -> Y v   | MUX2X1  | 0.142 |   0.874 |    0.642 | 
     | mux_64/U117          | A v -> Y ^   | INVX1   | 0.036 |   0.910 |    0.678 | 
     | regText/U248         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.940 |    0.708 | 
     | regText/U247         | A v -> Y ^   | INVX1   | 0.020 |   0.960 |    0.728 | 
     | regText/\reg_reg[62] | D ^          | DFFSR   | 0.000 |   0.960 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[72]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.913
This Block's Segment Delay(segDel): 0.169
Total delay(totDel): 0.913 + 0.169 = 1.082
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.913 / 1.082 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[62] /CLK 
Endpoint:   regText/\reg_reg[62] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[72] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  1.010
= Slack Time                   -0.282
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.282 | 
     | regKey/\reg_reg[72]  | CLK ^ -> Q ^ | DFFSR   | 0.169 |   0.168 |   -0.113 | 
     | U227                 | B ^ -> Y ^   | XOR2X1  | 0.063 |   0.232 |   -0.050 | 
     | s_x_14/U38           | A ^ -> Y v   | INVX1   | 0.079 |   0.311 |    0.029 | 
     | s_x_14/U30           | A v -> Y ^   | AOI21X1 | 0.055 |   0.366 |    0.084 | 
     | s_x_14/U29           | C ^ -> Y v   | NAND3X1 | 0.023 |   0.389 |    0.107 | 
     | s_x_14/U5            | A v -> Y v   | AND2X1  | 0.051 |   0.440 |    0.158 | 
     | s_x_14/U25           | C v -> Y ^   | NAND3X1 | 0.343 |   0.782 |    0.500 | 
     | mux_64/U118          | A ^ -> Y v   | MUX2X1  | 0.142 |   0.924 |    0.642 | 
     | mux_64/U117          | A v -> Y ^   | INVX1   | 0.036 |   0.960 |    0.678 | 
     | regText/U248         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.990 |    0.708 | 
     | regText/U247         | A v -> Y ^   | INVX1   | 0.020 |   1.010 |    0.728 | 
     | regText/\reg_reg[62] | D ^          | DFFSR   | 0.000 |   1.010 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[72]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.911
This Block's Segment Delay(segDel): 0.153
Total delay(totDel): 0.911 + 0.153 = 1.064
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.911 / 1.064 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[62] /CLK 
Endpoint:   regText/\reg_reg[62] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[72] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.992
= Slack Time                   -0.264
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.264 | 
     | regKey/\reg_reg[72]  | CLK ^ -> Q v | DFFSR   | 0.153 |   0.153 |   -0.111 | 
     | U227                 | B v -> Y ^   | XOR2X1  | 0.061 |   0.214 |   -0.050 | 
     | s_x_14/U38           | A ^ -> Y v   | INVX1   | 0.079 |   0.293 |    0.029 | 
     | s_x_14/U30           | A v -> Y ^   | AOI21X1 | 0.055 |   0.348 |    0.084 | 
     | s_x_14/U29           | C ^ -> Y v   | NAND3X1 | 0.023 |   0.371 |    0.107 | 
     | s_x_14/U5            | A v -> Y v   | AND2X1  | 0.051 |   0.422 |    0.158 | 
     | s_x_14/U25           | C v -> Y ^   | NAND3X1 | 0.343 |   0.764 |    0.500 | 
     | mux_64/U118          | A ^ -> Y v   | MUX2X1  | 0.142 |   0.906 |    0.642 | 
     | mux_64/U117          | A v -> Y ^   | INVX1   | 0.036 |   0.942 |    0.678 | 
     | regText/U248         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.972 |    0.708 | 
     | regText/U247         | A v -> Y ^   | INVX1   | 0.020 |   0.992 |    0.728 | 
     | regText/\reg_reg[62] | D ^          | DFFSR   | 0.000 |   0.992 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[71]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.586
This Block's Segment Delay(segDel): 0.424
Total delay(totDel): 0.586 + 0.424 = 1.010
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.586 / 1.010 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[29] /CLK 
Endpoint:   regText/\reg_reg[29] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[71] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.985
= Slack Time                   -0.210
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.210 | 
     | regKey/\reg_reg[71]  | CLK ^ -> Q ^ | DFFSR   | 0.422 |   0.422 |    0.212 | 
     | U228                 | B ^ -> Y ^   | XOR2X1  | 0.081 |   0.503 |    0.293 | 
     | s_x_13/U13           | A ^ -> Y ^   | AND2X1  | 0.093 |   0.596 |    0.386 | 
     | s_x_13/U14           | A ^ -> Y v   | INVX1   | 0.032 |   0.628 |    0.418 | 
     | s_x_13/U37           | A v -> Y ^   | MUX2X1  | 0.049 |   0.677 |    0.467 | 
     | s_x_13/U36           | A ^ -> Y v   | INVX1   | 0.032 |   0.709 |    0.499 | 
     | s_x_13/U33           | A v -> Y ^   | NAND3X1 | 0.054 |   0.764 |    0.554 | 
     | s_x_13/U32           | A ^ -> Y v   | INVX1   | 0.043 |   0.806 |    0.596 | 
     | mux_64/U44           | A v -> Y ^   | MUX2X1  | 0.053 |   0.859 |    0.649 | 
     | mux_64/U43           | A ^ -> Y v   | INVX1   | 0.038 |   0.897 |    0.687 | 
     | regText/U110         | A v -> Y ^   | MUX2X1  | 0.052 |   0.949 |    0.739 | 
     | regText/U109         | A ^ -> Y v   | INVX1   | 0.036 |   0.985 |    0.775 | 
     | regText/\reg_reg[29] | D v          | DFFSR   | 0.000 |   0.985 |    0.775 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[71]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.565
This Block's Segment Delay(segDel): 0.167
Total delay(totDel): 0.565 + 0.167 = 0.733
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.565 / 0.733 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[29] /CLK 
Endpoint:   regText/\reg_reg[29] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[71] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.708
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.068 | 
     | regKey/\reg_reg[71]  | CLK ^ -> Q v | DFFSR   | 0.166 |   0.166 |    0.233 | 
     | U228                 | B v -> Y ^   | XOR2X1  | 0.060 |   0.226 |    0.293 | 
     | s_x_13/U13           | A ^ -> Y ^   | AND2X1  | 0.093 |   0.319 |    0.386 | 
     | s_x_13/U14           | A ^ -> Y v   | INVX1   | 0.032 |   0.351 |    0.418 | 
     | s_x_13/U37           | A v -> Y ^   | MUX2X1  | 0.049 |   0.399 |    0.467 | 
     | s_x_13/U36           | A ^ -> Y v   | INVX1   | 0.032 |   0.432 |    0.499 | 
     | s_x_13/U33           | A v -> Y ^   | NAND3X1 | 0.054 |   0.486 |    0.554 | 
     | s_x_13/U32           | A ^ -> Y v   | INVX1   | 0.043 |   0.529 |    0.596 | 
     | mux_64/U44           | A v -> Y ^   | MUX2X1  | 0.053 |   0.581 |    0.649 | 
     | mux_64/U43           | A ^ -> Y v   | INVX1   | 0.038 |   0.619 |    0.687 | 
     | regText/U110         | A v -> Y ^   | MUX2X1  | 0.052 |   0.671 |    0.739 | 
     | regText/U109         | A ^ -> Y v   | INVX1   | 0.036 |   0.707 |    0.775 | 
     | regText/\reg_reg[29] | D v          | DFFSR   | 0.000 |   0.708 |    0.775 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[70]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.558
This Block's Segment Delay(segDel): 0.424
Total delay(totDel): 0.558 + 0.424 = 0.982
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.558 / 0.982 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[29] /CLK 
Endpoint:   regText/\reg_reg[29] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[70] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.957
= Slack Time                   -0.182
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.182 | 
     | regKey/\reg_reg[70]  | CLK ^ -> Q ^ | DFFSR   | 0.423 |   0.423 |    0.241 | 
     | U229                 | B ^ -> Y ^   | XOR2X1  | 0.139 |   0.562 |    0.380 | 
     | s_x_13/U23           | A ^ -> Y ^   | AND2X1  | 0.047 |   0.608 |    0.426 | 
     | s_x_13/U24           | A ^ -> Y v   | INVX1   | 0.028 |   0.637 |    0.455 | 
     | s_x_13/U3            | A v -> Y v   | OR2X1   | 0.053 |   0.690 |    0.508 | 
     | s_x_13/U33           | C v -> Y ^   | NAND3X1 | 0.046 |   0.736 |    0.554 | 
     | s_x_13/U32           | A ^ -> Y v   | INVX1   | 0.043 |   0.778 |    0.596 | 
     | mux_64/U44           | A v -> Y ^   | MUX2X1  | 0.053 |   0.831 |    0.649 | 
     | mux_64/U43           | A ^ -> Y v   | INVX1   | 0.038 |   0.869 |    0.687 | 
     | regText/U110         | A v -> Y ^   | MUX2X1  | 0.052 |   0.921 |    0.739 | 
     | regText/U109         | A ^ -> Y v   | INVX1   | 0.036 |   0.957 |    0.775 | 
     | regText/\reg_reg[29] | D v          | DFFSR   | 0.000 |   0.957 |    0.775 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[70]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.537
This Block's Segment Delay(segDel): 0.156
Total delay(totDel): 0.537 + 0.156 = 0.693
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.537 / 0.693 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[29] /CLK 
Endpoint:   regText/\reg_reg[29] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[70] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.668
= Slack Time                    0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.107 | 
     | regKey/\reg_reg[70]  | CLK ^ -> Q v | DFFSR   | 0.155 |   0.155 |    0.262 | 
     | U229                 | B v -> Y ^   | XOR2X1  | 0.117 |   0.272 |    0.380 | 
     | s_x_13/U23           | A ^ -> Y ^   | AND2X1  | 0.047 |   0.319 |    0.426 | 
     | s_x_13/U24           | A ^ -> Y v   | INVX1   | 0.028 |   0.347 |    0.455 | 
     | s_x_13/U3            | A v -> Y v   | OR2X1   | 0.053 |   0.401 |    0.508 | 
     | s_x_13/U33           | C v -> Y ^   | NAND3X1 | 0.046 |   0.446 |    0.554 | 
     | s_x_13/U32           | A ^ -> Y v   | INVX1   | 0.043 |   0.489 |    0.596 | 
     | mux_64/U44           | A v -> Y ^   | MUX2X1  | 0.053 |   0.542 |    0.649 | 
     | mux_64/U43           | A ^ -> Y v   | INVX1   | 0.038 |   0.579 |    0.687 | 
     | regText/U110         | A v -> Y ^   | MUX2X1  | 0.052 |   0.632 |    0.739 | 
     | regText/U109         | A ^ -> Y v   | INVX1   | 0.036 |   0.667 |    0.775 | 
     | regText/\reg_reg[29] | D v          | DFFSR   | 0.000 |   0.668 |    0.775 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[69]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.578
This Block's Segment Delay(segDel): 0.426
Total delay(totDel): 0.578 + 0.426 = 1.003
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.578 / 1.003 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[29] /CLK 
Endpoint:   regText/\reg_reg[29] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[69] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.978
= Slack Time                   -0.203
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.203 | 
     | regKey/\reg_reg[69]  | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.221 | 
     | U230                 | B ^ -> Y ^   | XOR2X1  | 0.096 |   0.519 |    0.316 | 
     | s_x_13/U21           | A ^ -> Y ^   | AND2X1  | 0.058 |   0.577 |    0.374 | 
     | s_x_13/U39           | A ^ -> Y v   | MUX2X1  | 0.036 |   0.613 |    0.410 | 
     | s_x_13/U37           | B v -> Y ^   | MUX2X1  | 0.057 |   0.670 |    0.467 | 
     | s_x_13/U36           | A ^ -> Y v   | INVX1   | 0.032 |   0.702 |    0.499 | 
     | s_x_13/U33           | A v -> Y ^   | NAND3X1 | 0.054 |   0.757 |    0.554 | 
     | s_x_13/U32           | A ^ -> Y v   | INVX1   | 0.043 |   0.799 |    0.596 | 
     | mux_64/U44           | A v -> Y ^   | MUX2X1  | 0.053 |   0.852 |    0.649 | 
     | mux_64/U43           | A ^ -> Y v   | INVX1   | 0.038 |   0.890 |    0.687 | 
     | regText/U110         | A v -> Y ^   | MUX2X1  | 0.052 |   0.942 |    0.739 | 
     | regText/U109         | A ^ -> Y v   | INVX1   | 0.036 |   0.978 |    0.775 | 
     | regText/\reg_reg[29] | D v          | DFFSR   | 0.000 |   0.978 |    0.775 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[69]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.557
This Block's Segment Delay(segDel): 0.167
Total delay(totDel): 0.557 + 0.167 = 0.724
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.557 / 0.724 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[29] /CLK 
Endpoint:   regText/\reg_reg[29] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[69] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.699
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.076 | 
     | regKey/\reg_reg[69]  | CLK ^ -> Q v | DFFSR   | 0.164 |   0.164 |    0.240 | 
     | U230                 | B v -> Y ^   | XOR2X1  | 0.076 |   0.240 |    0.316 | 
     | s_x_13/U21           | A ^ -> Y ^   | AND2X1  | 0.058 |   0.298 |    0.374 | 
     | s_x_13/U39           | A ^ -> Y v   | MUX2X1  | 0.036 |   0.334 |    0.410 | 
     | s_x_13/U37           | B v -> Y ^   | MUX2X1  | 0.057 |   0.391 |    0.467 | 
     | s_x_13/U36           | A ^ -> Y v   | INVX1   | 0.032 |   0.423 |    0.499 | 
     | s_x_13/U33           | A v -> Y ^   | NAND3X1 | 0.054 |   0.478 |    0.554 | 
     | s_x_13/U32           | A ^ -> Y v   | INVX1   | 0.043 |   0.520 |    0.596 | 
     | mux_64/U44           | A v -> Y ^   | MUX2X1  | 0.053 |   0.573 |    0.649 | 
     | mux_64/U43           | A ^ -> Y v   | INVX1   | 0.038 |   0.610 |    0.687 | 
     | regText/U110         | A v -> Y ^   | MUX2X1  | 0.052 |   0.663 |    0.739 | 
     | regText/U109         | A ^ -> Y v   | INVX1   | 0.036 |   0.699 |    0.775 | 
     | regText/\reg_reg[29] | D v          | DFFSR   | 0.000 |   0.699 |    0.775 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[68]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.600
This Block's Segment Delay(segDel): 0.174
Total delay(totDel): 0.600 + 0.174 = 0.774
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.600 / 0.774 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[29] /CLK 
Endpoint:   regText/\reg_reg[29] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[68] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.749
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.026 | 
     | regKey/\reg_reg[68]  | CLK ^ -> Q ^ | DFFSR   | 0.172 |   0.172 |    0.198 | 
     | U231                 | B ^ -> Y ^   | XOR2X1  | 0.062 |   0.235 |    0.261 | 
     | s_x_13/U21           | B ^ -> Y ^   | AND2X1  | 0.113 |   0.348 |    0.374 | 
     | s_x_13/U39           | A ^ -> Y v   | MUX2X1  | 0.036 |   0.384 |    0.410 | 
     | s_x_13/U37           | B v -> Y ^   | MUX2X1  | 0.057 |   0.441 |    0.467 | 
     | s_x_13/U36           | A ^ -> Y v   | INVX1   | 0.032 |   0.473 |    0.499 | 
     | s_x_13/U33           | A v -> Y ^   | NAND3X1 | 0.054 |   0.528 |    0.554 | 
     | s_x_13/U32           | A ^ -> Y v   | INVX1   | 0.043 |   0.570 |    0.596 | 
     | mux_64/U44           | A v -> Y ^   | MUX2X1  | 0.053 |   0.623 |    0.649 | 
     | mux_64/U43           | A ^ -> Y v   | INVX1   | 0.038 |   0.661 |    0.687 | 
     | regText/U110         | A v -> Y ^   | MUX2X1  | 0.052 |   0.713 |    0.739 | 
     | regText/U109         | A ^ -> Y v   | INVX1   | 0.036 |   0.749 |    0.775 | 
     | regText/\reg_reg[29] | D v          | DFFSR   | 0.000 |   0.749 |    0.775 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[68]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.598
This Block's Segment Delay(segDel): 0.168
Total delay(totDel): 0.598 + 0.168 = 0.766
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.598 / 0.766 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[29] /CLK 
Endpoint:   regText/\reg_reg[29] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[68] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.741
= Slack Time                    0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.034 | 
     | regKey/\reg_reg[68]  | CLK ^ -> Q v | DFFSR   | 0.167 |   0.167 |    0.201 | 
     | U231                 | B v -> Y ^   | XOR2X1  | 0.060 |   0.227 |    0.261 | 
     | s_x_13/U21           | B ^ -> Y ^   | AND2X1  | 0.113 |   0.340 |    0.374 | 
     | s_x_13/U39           | A ^ -> Y v   | MUX2X1  | 0.036 |   0.376 |    0.410 | 
     | s_x_13/U37           | B v -> Y ^   | MUX2X1  | 0.057 |   0.433 |    0.467 | 
     | s_x_13/U36           | A ^ -> Y v   | INVX1   | 0.032 |   0.465 |    0.499 | 
     | s_x_13/U33           | A v -> Y ^   | NAND3X1 | 0.054 |   0.520 |    0.554 | 
     | s_x_13/U32           | A ^ -> Y v   | INVX1   | 0.043 |   0.562 |    0.596 | 
     | mux_64/U44           | A v -> Y ^   | MUX2X1  | 0.053 |   0.615 |    0.649 | 
     | mux_64/U43           | A ^ -> Y v   | INVX1   | 0.038 |   0.653 |    0.687 | 
     | regText/U110         | A v -> Y ^   | MUX2X1  | 0.052 |   0.705 |    0.739 | 
     | regText/U109         | A ^ -> Y v   | INVX1   | 0.036 |   0.741 |    0.775 | 
     | regText/\reg_reg[29] | D v          | DFFSR   | 0.000 |   0.741 |    0.775 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[67]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.594
This Block's Segment Delay(segDel): 0.174
Total delay(totDel): 0.594 + 0.174 = 0.767
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.594 / 0.767 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[28] /CLK 
Endpoint:   regText/\reg_reg[28] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[67] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.745
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.033 | 
     | regKey/\reg_reg[67]  | CLK ^ -> Q ^ | DFFSR   | 0.173 |   0.173 |    0.206 | 
     | U232                 | B ^ -> Y ^   | XOR2X1  | 0.061 |   0.234 |    0.267 | 
     | s_x_12/U13           | A ^ -> Y ^   | AND2X1  | 0.125 |   0.359 |    0.391 | 
     | s_x_12/U14           | A ^ -> Y v   | INVX1   | 0.031 |   0.390 |    0.423 | 
     | s_x_12/U37           | A v -> Y ^   | MUX2X1  | 0.062 |   0.452 |    0.485 | 
     | s_x_12/U36           | A ^ -> Y v   | INVX1   | 0.032 |   0.484 |    0.517 | 
     | s_x_12/U33           | A v -> Y ^   | NAND3X1 | 0.055 |   0.539 |    0.572 | 
     | s_x_12/U32           | A ^ -> Y v   | INVX1   | 0.037 |   0.576 |    0.609 | 
     | mux_64/U42           | A v -> Y ^   | MUX2X1  | 0.055 |   0.631 |    0.664 | 
     | mux_64/U41           | A ^ -> Y v   | INVX1   | 0.032 |   0.664 |    0.696 | 
     | regText/U108         | A v -> Y ^   | MUX2X1  | 0.050 |   0.714 |    0.747 | 
     | regText/U107         | A ^ -> Y v   | INVX1   | 0.031 |   0.745 |    0.778 | 
     | regText/\reg_reg[28] | D v          | DFFSR   | 0.000 |   0.745 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[67]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.591
This Block's Segment Delay(segDel): 0.157
Total delay(totDel): 0.591 + 0.157 = 0.748
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.591 / 0.748 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[28] /CLK 
Endpoint:   regText/\reg_reg[28] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[67] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.726
= Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.052 | 
     | regKey/\reg_reg[67]  | CLK ^ -> Q v | DFFSR   | 0.156 |   0.156 |    0.208 | 
     | U232                 | B v -> Y ^   | XOR2X1  | 0.059 |   0.214 |    0.267 | 
     | s_x_12/U13           | A ^ -> Y ^   | AND2X1  | 0.125 |   0.339 |    0.391 | 
     | s_x_12/U14           | A ^ -> Y v   | INVX1   | 0.031 |   0.370 |    0.423 | 
     | s_x_12/U37           | A v -> Y ^   | MUX2X1  | 0.062 |   0.432 |    0.485 | 
     | s_x_12/U36           | A ^ -> Y v   | INVX1   | 0.032 |   0.464 |    0.517 | 
     | s_x_12/U33           | A v -> Y ^   | NAND3X1 | 0.055 |   0.519 |    0.572 | 
     | s_x_12/U32           | A ^ -> Y v   | INVX1   | 0.037 |   0.556 |    0.609 | 
     | mux_64/U42           | A v -> Y ^   | MUX2X1  | 0.055 |   0.612 |    0.664 | 
     | mux_64/U41           | A ^ -> Y v   | INVX1   | 0.032 |   0.644 |    0.696 | 
     | regText/U108         | A v -> Y ^   | MUX2X1  | 0.050 |   0.694 |    0.747 | 
     | regText/U107         | A ^ -> Y v   | INVX1   | 0.031 |   0.725 |    0.778 | 
     | regText/\reg_reg[28] | D v          | DFFSR   | 0.000 |   0.726 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[66]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.541
This Block's Segment Delay(segDel): 0.168
Total delay(totDel): 0.541 + 0.168 = 0.710
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.541 / 0.710 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[44] /CLK 
Endpoint:   regText/\reg_reg[44] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[66] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.686
= Slack Time                    0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.090 | 
     | regKey/\reg_reg[66]  | CLK ^ -> Q ^ | DFFSR   | 0.168 |   0.168 |    0.258 | 
     | U233                 | B ^ -> Y ^   | XOR2X1  | 0.125 |   0.292 |    0.383 | 
     | s_x_12/U31           | A ^ -> Y v   | INVX1   | 0.028 |   0.321 |    0.411 | 
     | s_x_12/U29           | B v -> Y ^   | NAND3X1 | 0.070 |   0.390 |    0.481 | 
     | s_x_12/U5            | A ^ -> Y ^   | AND2X1  | 0.049 |   0.439 |    0.529 | 
     | s_x_12/U19           | A ^ -> Y v   | INVX1   | 0.032 |   0.471 |    0.561 | 
     | s_x_12/U27           | A v -> Y v   | OR2X1   | 0.049 |   0.520 |    0.610 | 
     | mux_64/U78           | A v -> Y ^   | MUX2X1  | 0.050 |   0.570 |    0.661 | 
     | mux_64/U77           | A ^ -> Y v   | INVX1   | 0.032 |   0.602 |    0.692 | 
     | regText/U208         | A v -> Y ^   | MUX2X1  | 0.050 |   0.652 |    0.743 | 
     | regText/U207         | A ^ -> Y v   | INVX1   | 0.034 |   0.686 |    0.776 | 
     | regText/\reg_reg[44] | D v          | DFFSR   | 0.000 |   0.686 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[66]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.539
This Block's Segment Delay(segDel): 0.153
Total delay(totDel): 0.539 + 0.153 = 0.692
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.539 / 0.692 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[44] /CLK 
Endpoint:   regText/\reg_reg[44] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[66] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.668
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.108 | 
     | regKey/\reg_reg[66]  | CLK ^ -> Q v | DFFSR   | 0.152 |   0.152 |    0.260 | 
     | U233                 | B v -> Y ^   | XOR2X1  | 0.122 |   0.275 |    0.383 | 
     | s_x_12/U31           | A ^ -> Y v   | INVX1   | 0.028 |   0.303 |    0.411 | 
     | s_x_12/U29           | B v -> Y ^   | NAND3X1 | 0.070 |   0.373 |    0.481 | 
     | s_x_12/U5            | A ^ -> Y ^   | AND2X1  | 0.049 |   0.421 |    0.529 | 
     | s_x_12/U19           | A ^ -> Y v   | INVX1   | 0.032 |   0.453 |    0.561 | 
     | s_x_12/U27           | A v -> Y v   | OR2X1   | 0.049 |   0.502 |    0.610 | 
     | mux_64/U78           | A v -> Y ^   | MUX2X1  | 0.050 |   0.552 |    0.661 | 
     | mux_64/U77           | A ^ -> Y v   | INVX1   | 0.032 |   0.584 |    0.692 | 
     | regText/U208         | A v -> Y ^   | MUX2X1  | 0.050 |   0.635 |    0.743 | 
     | regText/U207         | A ^ -> Y v   | INVX1   | 0.034 |   0.668 |    0.776 | 
     | regText/\reg_reg[44] | D v          | DFFSR   | 0.000 |   0.668 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[65]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.567
This Block's Segment Delay(segDel): 0.168
Total delay(totDel): 0.567 + 0.168 = 0.735
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.567 / 0.735 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[44] /CLK 
Endpoint:   regText/\reg_reg[44] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[65] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.711
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.065 | 
     | regKey/\reg_reg[65]  | CLK ^ -> Q ^ | DFFSR   | 0.168 |   0.168 |    0.233 | 
     | U235                 | B ^ -> Y ^   | XOR2X1  | 0.092 |   0.259 |    0.325 | 
     | s_x_12/U21           | A ^ -> Y ^   | AND2X1  | 0.055 |   0.314 |    0.379 | 
     | s_x_12/U22           | A ^ -> Y v   | INVX1   | 0.038 |   0.352 |    0.418 | 
     | s_x_12/U29           | A v -> Y ^   | NAND3X1 | 0.063 |   0.416 |    0.481 | 
     | s_x_12/U5            | A ^ -> Y ^   | AND2X1  | 0.049 |   0.464 |    0.529 | 
     | s_x_12/U19           | A ^ -> Y v   | INVX1   | 0.032 |   0.496 |    0.561 | 
     | s_x_12/U27           | A v -> Y v   | OR2X1   | 0.049 |   0.545 |    0.610 | 
     | mux_64/U78           | A v -> Y ^   | MUX2X1  | 0.050 |   0.595 |    0.661 | 
     | mux_64/U77           | A ^ -> Y v   | INVX1   | 0.032 |   0.627 |    0.692 | 
     | regText/U208         | A v -> Y ^   | MUX2X1  | 0.050 |   0.677 |    0.743 | 
     | regText/U207         | A ^ -> Y v   | INVX1   | 0.034 |   0.711 |    0.776 | 
     | regText/\reg_reg[44] | D v          | DFFSR   | 0.000 |   0.711 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[65]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.565
This Block's Segment Delay(segDel): 0.153
Total delay(totDel): 0.565 + 0.153 = 0.717
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.565 / 0.717 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[44] /CLK 
Endpoint:   regText/\reg_reg[44] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[65] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.694
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.083 | 
     | regKey/\reg_reg[65]  | CLK ^ -> Q v | DFFSR   | 0.152 |   0.152 |    0.235 | 
     | U235                 | B v -> Y ^   | XOR2X1  | 0.089 |   0.242 |    0.325 | 
     | s_x_12/U21           | A ^ -> Y ^   | AND2X1  | 0.055 |   0.297 |    0.379 | 
     | s_x_12/U22           | A ^ -> Y v   | INVX1   | 0.038 |   0.335 |    0.418 | 
     | s_x_12/U29           | A v -> Y ^   | NAND3X1 | 0.063 |   0.398 |    0.481 | 
     | s_x_12/U5            | A ^ -> Y ^   | AND2X1  | 0.049 |   0.447 |    0.529 | 
     | s_x_12/U19           | A ^ -> Y v   | INVX1   | 0.032 |   0.478 |    0.561 | 
     | s_x_12/U27           | A v -> Y v   | OR2X1   | 0.049 |   0.527 |    0.610 | 
     | mux_64/U78           | A v -> Y ^   | MUX2X1  | 0.050 |   0.578 |    0.661 | 
     | mux_64/U77           | A ^ -> Y v   | INVX1   | 0.032 |   0.609 |    0.692 | 
     | regText/U208         | A v -> Y ^   | MUX2X1  | 0.050 |   0.660 |    0.743 | 
     | regText/U207         | A ^ -> Y v   | INVX1   | 0.034 |   0.693 |    0.776 | 
     | regText/\reg_reg[44] | D v          | DFFSR   | 0.000 |   0.694 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[64]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.589
This Block's Segment Delay(segDel): 0.170
Total delay(totDel): 0.589 + 0.170 = 0.758
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.589 / 0.758 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[44] /CLK 
Endpoint:   regText/\reg_reg[44] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[64] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.735
= Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.042 | 
     | regKey/\reg_reg[64]  | CLK ^ -> Q ^ | DFFSR   | 0.169 |   0.169 |    0.211 | 
     | U236                 | B ^ -> Y ^   | XOR2X1  | 0.113 |   0.282 |    0.324 | 
     | s_x_12/U21           | B ^ -> Y ^   | AND2X1  | 0.056 |   0.338 |    0.379 | 
     | s_x_12/U22           | A ^ -> Y v   | INVX1   | 0.038 |   0.376 |    0.418 | 
     | s_x_12/U29           | A v -> Y ^   | NAND3X1 | 0.063 |   0.439 |    0.481 | 
     | s_x_12/U5            | A ^ -> Y ^   | AND2X1  | 0.049 |   0.488 |    0.529 | 
     | s_x_12/U19           | A ^ -> Y v   | INVX1   | 0.032 |   0.519 |    0.561 | 
     | s_x_12/U27           | A v -> Y v   | OR2X1   | 0.049 |   0.568 |    0.610 | 
     | mux_64/U78           | A v -> Y ^   | MUX2X1  | 0.050 |   0.619 |    0.661 | 
     | mux_64/U77           | A ^ -> Y v   | INVX1   | 0.032 |   0.650 |    0.692 | 
     | regText/U208         | A v -> Y ^   | MUX2X1  | 0.050 |   0.701 |    0.743 | 
     | regText/U207         | A ^ -> Y v   | INVX1   | 0.034 |   0.734 |    0.776 | 
     | regText/\reg_reg[44] | D v          | DFFSR   | 0.000 |   0.735 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[64]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.586
This Block's Segment Delay(segDel): 0.154
Total delay(totDel): 0.586 + 0.154 = 0.740
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.586 / 0.740 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[44] /CLK 
Endpoint:   regText/\reg_reg[44] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[64] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.717
= Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.060 | 
     | regKey/\reg_reg[64]  | CLK ^ -> Q v | DFFSR   | 0.153 |   0.153 |    0.213 | 
     | U236                 | B v -> Y ^   | XOR2X1  | 0.111 |   0.264 |    0.324 | 
     | s_x_12/U21           | B ^ -> Y ^   | AND2X1  | 0.056 |   0.320 |    0.379 | 
     | s_x_12/U22           | A ^ -> Y v   | INVX1   | 0.038 |   0.358 |    0.418 | 
     | s_x_12/U29           | A v -> Y ^   | NAND3X1 | 0.063 |   0.421 |    0.481 | 
     | s_x_12/U5            | A ^ -> Y ^   | AND2X1  | 0.049 |   0.470 |    0.529 | 
     | s_x_12/U19           | A ^ -> Y v   | INVX1   | 0.032 |   0.501 |    0.561 | 
     | s_x_12/U27           | A v -> Y v   | OR2X1   | 0.049 |   0.550 |    0.610 | 
     | mux_64/U78           | A v -> Y ^   | MUX2X1  | 0.050 |   0.601 |    0.661 | 
     | mux_64/U77           | A ^ -> Y v   | INVX1   | 0.032 |   0.632 |    0.692 | 
     | regText/U208         | A v -> Y ^   | MUX2X1  | 0.050 |   0.683 |    0.743 | 
     | regText/U207         | A ^ -> Y v   | INVX1   | 0.034 |   0.716 |    0.776 | 
     | regText/\reg_reg[44] | D v          | DFFSR   | 0.000 |   0.717 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[63]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.529
This Block's Segment Delay(segDel): 0.174
Total delay(totDel): 0.529 + 0.174 = 0.703
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.529 / 0.703 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[27] /CLK 
Endpoint:   regText/\reg_reg[27] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[63] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.682
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.097 | 
     | regKey/\reg_reg[63]  | CLK ^ -> Q ^ | DFFSR   | 0.174 |   0.174 |    0.271 | 
     | U237                 | B ^ -> Y ^   | XOR2X1  | 0.064 |   0.238 |    0.334 | 
     | s_x_11/U13           | A ^ -> Y ^   | AND2X1  | 0.084 |   0.322 |    0.418 | 
     | s_x_11/U14           | A ^ -> Y v   | INVX1   | 0.029 |   0.351 |    0.448 | 
     | s_x_11/U37           | A v -> Y ^   | MUX2X1  | 0.047 |   0.398 |    0.495 | 
     | s_x_11/U36           | A ^ -> Y v   | INVX1   | 0.030 |   0.428 |    0.525 | 
     | s_x_11/U33           | A v -> Y ^   | NAND3X1 | 0.047 |   0.476 |    0.572 | 
     | s_x_11/U32           | A ^ -> Y v   | INVX1   | 0.034 |   0.510 |    0.606 | 
     | mux_64/U40           | A v -> Y ^   | MUX2X1  | 0.053 |   0.562 |    0.659 | 
     | mux_64/U39           | A ^ -> Y v   | INVX1   | 0.035 |   0.597 |    0.694 | 
     | regText/U106         | A v -> Y ^   | MUX2X1  | 0.054 |   0.651 |    0.747 | 
     | regText/U105         | A ^ -> Y v   | INVX1   | 0.031 |   0.682 |    0.778 | 
     | regText/\reg_reg[27] | D v          | DFFSR   | 0.000 |   0.682 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[63]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.527
This Block's Segment Delay(segDel): 0.157
Total delay(totDel): 0.527 + 0.157 = 0.683
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.527 / 0.683 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[27] /CLK 
Endpoint:   regText/\reg_reg[27] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[63] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.662
= Slack Time                    0.117
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.117 | 
     | regKey/\reg_reg[63]  | CLK ^ -> Q v | DFFSR   | 0.156 |   0.156 |    0.273 | 
     | U237                 | B v -> Y ^   | XOR2X1  | 0.061 |   0.218 |    0.334 | 
     | s_x_11/U13           | A ^ -> Y ^   | AND2X1  | 0.084 |   0.302 |    0.418 | 
     | s_x_11/U14           | A ^ -> Y v   | INVX1   | 0.029 |   0.331 |    0.448 | 
     | s_x_11/U37           | A v -> Y ^   | MUX2X1  | 0.047 |   0.378 |    0.495 | 
     | s_x_11/U36           | A ^ -> Y v   | INVX1   | 0.030 |   0.408 |    0.525 | 
     | s_x_11/U33           | A v -> Y ^   | NAND3X1 | 0.047 |   0.456 |    0.572 | 
     | s_x_11/U32           | A ^ -> Y v   | INVX1   | 0.034 |   0.490 |    0.606 | 
     | mux_64/U40           | A v -> Y ^   | MUX2X1  | 0.053 |   0.542 |    0.659 | 
     | mux_64/U39           | A ^ -> Y v   | INVX1   | 0.035 |   0.577 |    0.694 | 
     | regText/U106         | A v -> Y ^   | MUX2X1  | 0.054 |   0.631 |    0.747 | 
     | regText/U105         | A ^ -> Y v   | INVX1   | 0.031 |   0.662 |    0.778 | 
     | regText/\reg_reg[27] | D v          | DFFSR   | 0.000 |   0.662 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[62]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.537
This Block's Segment Delay(segDel): 0.160
Total delay(totDel): 0.537 + 0.160 = 0.697
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.537 / 0.697 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[11] /CLK 
Endpoint:   regText/\reg_reg[11] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[62] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.677
= Slack Time                    0.103
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.103 | 
     | regKey/\reg_reg[62]  | CLK ^ -> Q ^ | DFFSR   | 0.160 |   0.160 |    0.263 | 
     | U238                 | B ^ -> Y ^   | XOR2X1  | 0.138 |   0.297 |    0.401 | 
     | s_x_11/U23           | A ^ -> Y ^   | AND2X1  | 0.041 |   0.339 |    0.442 | 
     | s_x_11/U24           | A ^ -> Y v   | INVX1   | 0.029 |   0.368 |    0.471 | 
     | s_x_11/U4            | B v -> Y v   | AND2X1  | 0.053 |   0.421 |    0.525 | 
     | s_x_11/U41           | B v -> Y ^   | MUX2X1  | 0.056 |   0.477 |    0.581 | 
     | s_x_11/U40           | C ^ -> Y v   | OAI21X1 | 0.039 |   0.517 |    0.620 | 
     | mux_64/U6            | A v -> Y ^   | MUX2X1  | 0.051 |   0.567 |    0.671 | 
     | mux_64/U5            | A ^ -> Y v   | INVX1   | 0.032 |   0.599 |    0.703 | 
     | regText/U72          | A v -> Y ^   | MUX2X1  | 0.050 |   0.649 |    0.752 | 
     | regText/U71          | A ^ -> Y v   | INVX1   | 0.028 |   0.677 |    0.780 | 
     | regText/\reg_reg[11] | D v          | DFFSR   | 0.000 |   0.677 |    0.780 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[62]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.535
This Block's Segment Delay(segDel): 0.147
Total delay(totDel): 0.535 + 0.147 = 0.682
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.535 / 0.682 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[11] /CLK 
Endpoint:   regText/\reg_reg[11] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[62] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.662
= Slack Time                    0.118
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.118 | 
     | regKey/\reg_reg[62]  | CLK ^ -> Q v | DFFSR   | 0.147 |   0.147 |    0.265 | 
     | U238                 | B v -> Y ^   | XOR2X1  | 0.136 |   0.283 |    0.401 | 
     | s_x_11/U23           | A ^ -> Y ^   | AND2X1  | 0.041 |   0.324 |    0.442 | 
     | s_x_11/U24           | A ^ -> Y v   | INVX1   | 0.029 |   0.353 |    0.471 | 
     | s_x_11/U4            | B v -> Y v   | AND2X1  | 0.053 |   0.407 |    0.525 | 
     | s_x_11/U41           | B v -> Y ^   | MUX2X1  | 0.056 |   0.463 |    0.581 | 
     | s_x_11/U40           | C ^ -> Y v   | OAI21X1 | 0.039 |   0.502 |    0.620 | 
     | mux_64/U6            | A v -> Y ^   | MUX2X1  | 0.051 |   0.553 |    0.671 | 
     | mux_64/U5            | A ^ -> Y v   | INVX1   | 0.032 |   0.585 |    0.702 | 
     | regText/U72          | A v -> Y ^   | MUX2X1  | 0.050 |   0.634 |    0.752 | 
     | regText/U71          | A ^ -> Y v   | INVX1   | 0.028 |   0.662 |    0.780 | 
     | regText/\reg_reg[11] | D v          | DFFSR   | 0.000 |   0.662 |    0.780 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[61]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.535
This Block's Segment Delay(segDel): 0.168
Total delay(totDel): 0.535 + 0.168 = 0.703
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.535 / 0.703 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[27] /CLK 
Endpoint:   regText/\reg_reg[27] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[61] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.682
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.097 | 
     | regKey/\reg_reg[61]  | CLK ^ -> Q ^ | DFFSR   | 0.167 |   0.167 |    0.264 | 
     | U239                 | B ^ -> Y ^   | XOR2X1  | 0.087 |   0.254 |    0.351 | 
     | s_x_11/U21           | A ^ -> Y ^   | AND2X1  | 0.055 |   0.309 |    0.406 | 
     | s_x_11/U39           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.343 |    0.440 | 
     | s_x_11/U37           | B v -> Y ^   | MUX2X1  | 0.055 |   0.398 |    0.495 | 
     | s_x_11/U36           | A ^ -> Y v   | INVX1   | 0.030 |   0.428 |    0.525 | 
     | s_x_11/U33           | A v -> Y ^   | NAND3X1 | 0.047 |   0.475 |    0.572 | 
     | s_x_11/U32           | A ^ -> Y v   | INVX1   | 0.034 |   0.509 |    0.606 | 
     | mux_64/U40           | A v -> Y ^   | MUX2X1  | 0.053 |   0.562 |    0.659 | 
     | mux_64/U39           | A ^ -> Y v   | INVX1   | 0.035 |   0.597 |    0.694 | 
     | regText/U106         | A v -> Y ^   | MUX2X1  | 0.054 |   0.650 |    0.747 | 
     | regText/U105         | A ^ -> Y v   | INVX1   | 0.031 |   0.681 |    0.778 | 
     | regText/\reg_reg[27] | D v          | DFFSR   | 0.000 |   0.682 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[61]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.533
This Block's Segment Delay(segDel): 0.153
Total delay(totDel): 0.533 + 0.153 = 0.686
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.533 / 0.686 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[27] /CLK 
Endpoint:   regText/\reg_reg[27] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[61] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.664
= Slack Time                    0.114
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.114 | 
     | regKey/\reg_reg[61]  | CLK ^ -> Q v | DFFSR   | 0.152 |   0.152 |    0.266 | 
     | U239                 | B v -> Y ^   | XOR2X1  | 0.085 |   0.237 |    0.351 | 
     | s_x_11/U21           | A ^ -> Y ^   | AND2X1  | 0.055 |   0.291 |    0.406 | 
     | s_x_11/U39           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.325 |    0.440 | 
     | s_x_11/U37           | B v -> Y ^   | MUX2X1  | 0.055 |   0.380 |    0.495 | 
     | s_x_11/U36           | A ^ -> Y v   | INVX1   | 0.030 |   0.410 |    0.525 | 
     | s_x_11/U33           | A v -> Y ^   | NAND3X1 | 0.047 |   0.458 |    0.572 | 
     | s_x_11/U32           | A ^ -> Y v   | INVX1   | 0.034 |   0.492 |    0.606 | 
     | mux_64/U40           | A v -> Y ^   | MUX2X1  | 0.053 |   0.545 |    0.659 | 
     | mux_64/U39           | A ^ -> Y v   | INVX1   | 0.035 |   0.579 |    0.694 | 
     | regText/U106         | A v -> Y ^   | MUX2X1  | 0.054 |   0.633 |    0.747 | 
     | regText/U105         | A ^ -> Y v   | INVX1   | 0.031 |   0.664 |    0.778 | 
     | regText/\reg_reg[27] | D v          | DFFSR   | 0.000 |   0.664 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[60]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.572
This Block's Segment Delay(segDel): 0.166
Total delay(totDel): 0.572 + 0.166 = 0.737
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.572 / 0.737 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[59] /CLK 
Endpoint:   regText/\reg_reg[59] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[60] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.666
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.063 | 
     | regKey/\reg_reg[60]  | CLK ^ -> Q ^ | DFFSR   | 0.165 |   0.165 |    0.228 | 
     | U240                 | B ^ -> Y ^   | XOR2X1  | 0.114 |   0.279 |    0.341 | 
     | s_x_11/U38           | A ^ -> Y v   | INVX1   | 0.074 |   0.352 |    0.415 | 
     | s_x_11/U30           | A v -> Y ^   | AOI21X1 | 0.056 |   0.408 |    0.471 | 
     | s_x_11/U29           | C ^ -> Y v   | NAND3X1 | 0.024 |   0.432 |    0.495 | 
     | s_x_11/U5            | A v -> Y v   | AND2X1  | 0.048 |   0.480 |    0.543 | 
     | s_x_11/U25           | C v -> Y ^   | NAND3X1 | 0.054 |   0.534 |    0.597 | 
     | mux_64/U110          | A ^ -> Y v   | MUX2X1  | 0.035 |   0.569 |    0.632 | 
     | mux_64/U109          | A v -> Y ^   | INVX1   | 0.039 |   0.608 |    0.671 | 
     | regText/U240         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.640 |    0.703 | 
     | regText/U239         | A v -> Y ^   | INVX1   | 0.025 |   0.665 |    0.728 | 
     | regText/\reg_reg[59] | D ^          | DFFSR   | 0.000 |   0.666 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[60]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.570
This Block's Segment Delay(segDel): 0.151
Total delay(totDel): 0.570 + 0.151 = 0.721
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.570 / 0.721 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[59] /CLK 
Endpoint:   regText/\reg_reg[59] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[60] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.649
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.079 | 
     | regKey/\reg_reg[60]  | CLK ^ -> Q v | DFFSR   | 0.151 |   0.151 |    0.230 | 
     | U240                 | B v -> Y ^   | XOR2X1  | 0.111 |   0.262 |    0.341 | 
     | s_x_11/U38           | A ^ -> Y v   | INVX1   | 0.074 |   0.336 |    0.415 | 
     | s_x_11/U30           | A v -> Y ^   | AOI21X1 | 0.056 |   0.392 |    0.471 | 
     | s_x_11/U29           | C ^ -> Y v   | NAND3X1 | 0.024 |   0.416 |    0.495 | 
     | s_x_11/U5            | A v -> Y v   | AND2X1  | 0.048 |   0.463 |    0.543 | 
     | s_x_11/U25           | C v -> Y ^   | NAND3X1 | 0.054 |   0.517 |    0.597 | 
     | mux_64/U110          | A ^ -> Y v   | MUX2X1  | 0.035 |   0.553 |    0.632 | 
     | mux_64/U109          | A v -> Y ^   | INVX1   | 0.039 |   0.591 |    0.671 | 
     | regText/U240         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.624 |    0.703 | 
     | regText/U239         | A v -> Y ^   | INVX1   | 0.025 |   0.649 |    0.728 | 
     | regText/\reg_reg[59] | D ^          | DFFSR   | 0.000 |   0.649 |    0.728 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[59]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.566
This Block's Segment Delay(segDel): 0.162
Total delay(totDel): 0.566 + 0.162 = 0.728
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.566 / 0.728 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[42] /CLK 
Endpoint:   regText/\reg_reg[42] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[59] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.703
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.072 | 
     | regKey/\reg_reg[59]  | CLK ^ -> Q ^ | DFFSR   | 0.161 |   0.161 |    0.233 | 
     | U241                 | B ^ -> Y ^   | XOR2X1  | 0.062 |   0.223 |    0.295 | 
     | s_x_10/U35           | A ^ -> Y v   | INVX1   | 0.098 |   0.321 |    0.394 | 
     | s_x_10/U34           | B v -> Y ^   | NAND3X1 | 0.076 |   0.397 |    0.469 | 
     | s_x_10/U5            | B ^ -> Y ^   | AND2X1  | 0.054 |   0.451 |    0.523 | 
     | s_x_10/U19           | A ^ -> Y v   | INVX1   | 0.033 |   0.484 |    0.556 | 
     | s_x_10/U27           | A v -> Y v   | OR2X1   | 0.048 |   0.533 |    0.605 | 
     | mux_64/U74           | A v -> Y ^   | MUX2X1  | 0.048 |   0.580 |    0.653 | 
     | mux_64/U73           | A ^ -> Y v   | INVX1   | 0.034 |   0.614 |    0.687 | 
     | regText/U204         | A v -> Y ^   | MUX2X1  | 0.053 |   0.667 |    0.739 | 
     | regText/U203         | A ^ -> Y v   | INVX1   | 0.036 |   0.703 |    0.775 | 
     | regText/\reg_reg[42] | D v          | DFFSR   | 0.000 |   0.703 |    0.775 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[59]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.565
This Block's Segment Delay(segDel): 0.148
Total delay(totDel): 0.565 + 0.148 = 0.713
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.565 / 0.713 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[42] /CLK 
Endpoint:   regText/\reg_reg[42] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[59] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.688
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.087 | 
     | regKey/\reg_reg[59]  | CLK ^ -> Q v | DFFSR   | 0.148 |   0.148 |    0.235 | 
     | U241                 | B v -> Y ^   | XOR2X1  | 0.060 |   0.208 |    0.295 | 
     | s_x_10/U35           | A ^ -> Y v   | INVX1   | 0.098 |   0.306 |    0.394 | 
     | s_x_10/U34           | B v -> Y ^   | NAND3X1 | 0.076 |   0.382 |    0.469 | 
     | s_x_10/U5            | B ^ -> Y ^   | AND2X1  | 0.054 |   0.436 |    0.523 | 
     | s_x_10/U19           | A ^ -> Y v   | INVX1   | 0.033 |   0.469 |    0.556 | 
     | s_x_10/U27           | A v -> Y v   | OR2X1   | 0.048 |   0.518 |    0.605 | 
     | mux_64/U74           | A v -> Y ^   | MUX2X1  | 0.048 |   0.565 |    0.653 | 
     | mux_64/U73           | A ^ -> Y v   | INVX1   | 0.034 |   0.599 |    0.687 | 
     | regText/U204         | A v -> Y ^   | MUX2X1  | 0.053 |   0.652 |    0.739 | 
     | regText/U203         | A ^ -> Y v   | INVX1   | 0.036 |   0.688 |    0.775 | 
     | regText/\reg_reg[42] | D v          | DFFSR   | 0.000 |   0.688 |    0.775 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[58]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.541
This Block's Segment Delay(segDel): 0.164
Total delay(totDel): 0.541 + 0.164 = 0.705
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.541 / 0.705 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[10] /CLK 
Endpoint:   regText/\reg_reg[10] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[58] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.683
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.095 | 
     | regKey/\reg_reg[58]  | CLK ^ -> Q ^ | DFFSR   | 0.164 |   0.164 |    0.259 | 
     | U242                 | B ^ -> Y ^   | XOR2X1  | 0.118 |   0.282 |    0.377 | 
     | s_x_10/U23           | A ^ -> Y ^   | AND2X1  | 0.045 |   0.327 |    0.422 | 
     | s_x_10/U24           | A ^ -> Y v   | INVX1   | 0.030 |   0.357 |    0.452 | 
     | s_x_10/U4            | B v -> Y v   | AND2X1  | 0.051 |   0.408 |    0.503 | 
     | s_x_10/U41           | B v -> Y ^   | MUX2X1  | 0.057 |   0.465 |    0.560 | 
     | s_x_10/U40           | C ^ -> Y v   | OAI21X1 | 0.031 |   0.496 |    0.591 | 
     | mux_64/U4            | A v -> Y ^   | MUX2X1  | 0.069 |   0.565 |    0.660 | 
     | mux_64/U3            | A ^ -> Y v   | INVX1   | 0.039 |   0.603 |    0.698 | 
     | regText/U70          | A v -> Y ^   | MUX2X1  | 0.048 |   0.651 |    0.746 | 
     | regText/U69          | A ^ -> Y v   | INVX1   | 0.031 |   0.682 |    0.777 | 
     | regText/\reg_reg[10] | D v          | DFFSR   | 0.000 |   0.683 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[58]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.539
This Block's Segment Delay(segDel): 0.150
Total delay(totDel): 0.539 + 0.150 = 0.689
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.539 / 0.689 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[10] /CLK 
Endpoint:   regText/\reg_reg[10] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[58] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.666
= Slack Time                    0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.111 | 
     | regKey/\reg_reg[58]  | CLK ^ -> Q v | DFFSR   | 0.150 |   0.150 |    0.261 | 
     | U242                 | B v -> Y ^   | XOR2X1  | 0.116 |   0.266 |    0.377 | 
     | s_x_10/U23           | A ^ -> Y ^   | AND2X1  | 0.045 |   0.311 |    0.422 | 
     | s_x_10/U24           | A ^ -> Y v   | INVX1   | 0.030 |   0.341 |    0.452 | 
     | s_x_10/U4            | B v -> Y v   | AND2X1  | 0.051 |   0.392 |    0.503 | 
     | s_x_10/U41           | B v -> Y ^   | MUX2X1  | 0.057 |   0.449 |    0.560 | 
     | s_x_10/U40           | C ^ -> Y v   | OAI21X1 | 0.031 |   0.479 |    0.591 | 
     | mux_64/U4            | A v -> Y ^   | MUX2X1  | 0.069 |   0.549 |    0.660 | 
     | mux_64/U3            | A ^ -> Y v   | INVX1   | 0.039 |   0.587 |    0.698 | 
     | regText/U70          | A v -> Y ^   | MUX2X1  | 0.048 |   0.635 |    0.746 | 
     | regText/U69          | A ^ -> Y v   | INVX1   | 0.031 |   0.666 |    0.777 | 
     | regText/\reg_reg[10] | D v          | DFFSR   | 0.000 |   0.666 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[57]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.544
This Block's Segment Delay(segDel): 0.171
Total delay(totDel): 0.544 + 0.171 = 0.715
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.544 / 0.715 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[42] /CLK 
Endpoint:   regText/\reg_reg[42] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[57] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.690
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.085 | 
     | regKey/\reg_reg[57]  | CLK ^ -> Q ^ | DFFSR   | 0.170 |   0.170 |    0.255 | 
     | U243                 | B ^ -> Y ^   | XOR2X1  | 0.080 |   0.250 |    0.335 | 
     | s_x_10/U21           | A ^ -> Y ^   | AND2X1  | 0.052 |   0.302 |    0.387 | 
     | s_x_10/U22           | A ^ -> Y v   | INVX1   | 0.038 |   0.340 |    0.425 | 
     | s_x_10/U29           | A v -> Y ^   | NAND3X1 | 0.051 |   0.391 |    0.476 | 
     | s_x_10/U5            | A ^ -> Y ^   | AND2X1  | 0.047 |   0.438 |    0.523 | 
     | s_x_10/U19           | A ^ -> Y v   | INVX1   | 0.033 |   0.471 |    0.556 | 
     | s_x_10/U27           | A v -> Y v   | OR2X1   | 0.048 |   0.520 |    0.605 | 
     | mux_64/U74           | A v -> Y ^   | MUX2X1  | 0.048 |   0.568 |    0.653 | 
     | mux_64/U73           | A ^ -> Y v   | INVX1   | 0.034 |   0.602 |    0.687 | 
     | regText/U204         | A v -> Y ^   | MUX2X1  | 0.053 |   0.654 |    0.739 | 
     | regText/U203         | A ^ -> Y v   | INVX1   | 0.036 |   0.690 |    0.775 | 
     | regText/\reg_reg[42] | D v          | DFFSR   | 0.000 |   0.690 |    0.775 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[57]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.541
This Block's Segment Delay(segDel): 0.155
Total delay(totDel): 0.541 + 0.155 = 0.696
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.541 / 0.696 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[42] /CLK 
Endpoint:   regText/\reg_reg[42] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[57] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.671
= Slack Time                    0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.104 | 
     | regKey/\reg_reg[57]  | CLK ^ -> Q v | DFFSR   | 0.154 |   0.154 |    0.258 | 
     | U243                 | B v -> Y ^   | XOR2X1  | 0.078 |   0.232 |    0.335 | 
     | s_x_10/U21           | A ^ -> Y ^   | AND2X1  | 0.052 |   0.283 |    0.387 | 
     | s_x_10/U22           | A ^ -> Y v   | INVX1   | 0.038 |   0.322 |    0.425 | 
     | s_x_10/U29           | A v -> Y ^   | NAND3X1 | 0.051 |   0.373 |    0.476 | 
     | s_x_10/U5            | A ^ -> Y ^   | AND2X1  | 0.047 |   0.420 |    0.523 | 
     | s_x_10/U19           | A ^ -> Y v   | INVX1   | 0.033 |   0.453 |    0.556 | 
     | s_x_10/U27           | A v -> Y v   | OR2X1   | 0.048 |   0.501 |    0.605 | 
     | mux_64/U74           | A v -> Y ^   | MUX2X1  | 0.048 |   0.549 |    0.653 | 
     | mux_64/U73           | A ^ -> Y v   | INVX1   | 0.034 |   0.583 |    0.687 | 
     | regText/U204         | A v -> Y ^   | MUX2X1  | 0.053 |   0.636 |    0.739 | 
     | regText/U203         | A ^ -> Y v   | INVX1   | 0.036 |   0.671 |    0.775 | 
     | regText/\reg_reg[42] | D v          | DFFSR   | 0.000 |   0.671 |    0.775 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[56]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.585
This Block's Segment Delay(segDel): 0.186
Total delay(totDel): 0.585 + 0.186 = 0.772
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.585 / 0.772 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[42] /CLK 
Endpoint:   regText/\reg_reg[42] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[56] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.747
= Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.028 | 
     | regKey/\reg_reg[56]  | CLK ^ -> Q ^ | DFFSR   | 0.185 |   0.185 |    0.214 | 
     | U244                 | B ^ -> Y ^   | XOR2X1  | 0.066 |   0.251 |    0.280 | 
     | s_x_10/U21           | B ^ -> Y ^   | AND2X1  | 0.107 |   0.359 |    0.387 | 
     | s_x_10/U22           | A ^ -> Y v   | INVX1   | 0.038 |   0.397 |    0.425 | 
     | s_x_10/U29           | A v -> Y ^   | NAND3X1 | 0.051 |   0.448 |    0.476 | 
     | s_x_10/U5            | A ^ -> Y ^   | AND2X1  | 0.047 |   0.495 |    0.523 | 
     | s_x_10/U19           | A ^ -> Y v   | INVX1   | 0.033 |   0.528 |    0.556 | 
     | s_x_10/U27           | A v -> Y v   | OR2X1   | 0.048 |   0.576 |    0.605 | 
     | mux_64/U74           | A v -> Y ^   | MUX2X1  | 0.048 |   0.624 |    0.653 | 
     | mux_64/U73           | A ^ -> Y v   | INVX1   | 0.034 |   0.658 |    0.687 | 
     | regText/U204         | A v -> Y ^   | MUX2X1  | 0.053 |   0.711 |    0.739 | 
     | regText/U203         | A ^ -> Y v   | INVX1   | 0.036 |   0.747 |    0.775 | 
     | regText/\reg_reg[42] | D v          | DFFSR   | 0.000 |   0.747 |    0.775 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[56]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.582
This Block's Segment Delay(segDel): 0.165
Total delay(totDel): 0.582 + 0.165 = 0.747
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.582 / 0.747 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[42] /CLK 
Endpoint:   regText/\reg_reg[42] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[56] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.722
= Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.053 | 
     | regKey/\reg_reg[56]  | CLK ^ -> Q v | DFFSR   | 0.164 |   0.164 |    0.217 | 
     | U244                 | B v -> Y ^   | XOR2X1  | 0.063 |   0.227 |    0.280 | 
     | s_x_10/U21           | B ^ -> Y ^   | AND2X1  | 0.107 |   0.334 |    0.387 | 
     | s_x_10/U22           | A ^ -> Y v   | INVX1   | 0.038 |   0.373 |    0.425 | 
     | s_x_10/U29           | A v -> Y ^   | NAND3X1 | 0.051 |   0.424 |    0.476 | 
     | s_x_10/U5            | A ^ -> Y ^   | AND2X1  | 0.047 |   0.470 |    0.523 | 
     | s_x_10/U19           | A ^ -> Y v   | INVX1   | 0.033 |   0.503 |    0.556 | 
     | s_x_10/U27           | A v -> Y v   | OR2X1   | 0.048 |   0.552 |    0.605 | 
     | mux_64/U74           | A v -> Y ^   | MUX2X1  | 0.048 |   0.600 |    0.653 | 
     | mux_64/U73           | A ^ -> Y v   | INVX1   | 0.034 |   0.634 |    0.687 | 
     | regText/U204         | A v -> Y ^   | MUX2X1  | 0.053 |   0.686 |    0.739 | 
     | regText/U203         | A ^ -> Y v   | INVX1   | 0.036 |   0.722 |    0.775 | 
     | regText/\reg_reg[42] | D v          | DFFSR   | 0.000 |   0.722 |    0.775 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[55]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.558
This Block's Segment Delay(segDel): 0.165
Total delay(totDel): 0.558 + 0.165 = 0.723
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.558 / 0.723 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[41] /CLK 
Endpoint:   regText/\reg_reg[41] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[55] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.701
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.077 | 
     | regKey/\reg_reg[55]  | CLK ^ -> Q ^ | DFFSR   | 0.165 |   0.165 |    0.242 | 
     | U246                 | B ^ -> Y ^   | XOR2X1  | 0.063 |   0.228 |    0.304 | 
     | s_x_9/U35            | A ^ -> Y v   | INVX1   | 0.099 |   0.327 |    0.403 | 
     | s_x_9/U34            | B v -> Y ^   | NAND3X1 | 0.063 |   0.390 |    0.467 | 
     | s_x_9/U5             | B ^ -> Y ^   | AND2X1  | 0.057 |   0.447 |    0.524 | 
     | s_x_9/U19            | A ^ -> Y v   | INVX1   | 0.032 |   0.479 |    0.556 | 
     | s_x_9/U27            | A v -> Y v   | OR2X1   | 0.050 |   0.529 |    0.606 | 
     | mux_64/U72           | A v -> Y ^   | MUX2X1  | 0.050 |   0.579 |    0.656 | 
     | mux_64/U71           | A ^ -> Y v   | INVX1   | 0.041 |   0.620 |    0.697 | 
     | regText/U202         | A v -> Y ^   | MUX2X1  | 0.050 |   0.670 |    0.747 | 
     | regText/U201         | A ^ -> Y v   | INVX1   | 0.031 |   0.701 |    0.778 | 
     | regText/\reg_reg[41] | D v          | DFFSR   | 0.000 |   0.701 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[55]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.556
This Block's Segment Delay(segDel): 0.151
Total delay(totDel): 0.556 + 0.151 = 0.707
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.556 / 0.707 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[41] /CLK 
Endpoint:   regText/\reg_reg[41] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[55] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.685
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.093 | 
     | regKey/\reg_reg[55]  | CLK ^ -> Q v | DFFSR   | 0.150 |   0.150 |    0.244 | 
     | U246                 | B v -> Y ^   | XOR2X1  | 0.061 |   0.211 |    0.304 | 
     | s_x_9/U35            | A ^ -> Y v   | INVX1   | 0.099 |   0.310 |    0.403 | 
     | s_x_9/U34            | B v -> Y ^   | NAND3X1 | 0.063 |   0.374 |    0.467 | 
     | s_x_9/U5             | B ^ -> Y ^   | AND2X1  | 0.057 |   0.431 |    0.524 | 
     | s_x_9/U19            | A ^ -> Y v   | INVX1   | 0.032 |   0.463 |    0.556 | 
     | s_x_9/U27            | A v -> Y v   | OR2X1   | 0.050 |   0.513 |    0.606 | 
     | mux_64/U72           | A v -> Y ^   | MUX2X1  | 0.050 |   0.563 |    0.656 | 
     | mux_64/U71           | A ^ -> Y v   | INVX1   | 0.041 |   0.604 |    0.697 | 
     | regText/U202         | A v -> Y ^   | MUX2X1  | 0.050 |   0.654 |    0.747 | 
     | regText/U201         | A ^ -> Y v   | INVX1   | 0.031 |   0.685 |    0.778 | 
     | regText/\reg_reg[41] | D v          | DFFSR   | 0.000 |   0.685 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[54]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.522
This Block's Segment Delay(segDel): 0.201
Total delay(totDel): 0.522 + 0.201 = 0.723
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.522 / 0.723 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[25] /CLK 
Endpoint:   regText/\reg_reg[25] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[54] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.694
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.077 | 
     | regKey/\reg_reg[54]  | CLK ^ -> Q ^ | DFFSR   | 0.200 |   0.200 |    0.277 | 
     | U247                 | B ^ -> Y ^   | XOR2X1  | 0.109 |   0.309 |    0.386 | 
     | s_x_9/U23            | A ^ -> Y ^   | AND2X1  | 0.041 |   0.350 |    0.427 | 
     | s_x_9/U24            | A ^ -> Y v   | INVX1   | 0.028 |   0.378 |    0.455 | 
     | s_x_9/U3             | A v -> Y v   | OR2X1   | 0.058 |   0.436 |    0.513 | 
     | s_x_9/U33            | C v -> Y ^   | NAND3X1 | 0.041 |   0.476 |    0.554 | 
     | s_x_9/U32            | A ^ -> Y v   | INVX1   | 0.030 |   0.507 |    0.584 | 
     | mux_64/U36           | A v -> Y ^   | MUX2X1  | 0.055 |   0.562 |    0.639 | 
     | mux_64/U35           | A ^ -> Y v   | INVX1   | 0.041 |   0.603 |    0.680 | 
     | regText/U102         | A v -> Y ^   | MUX2X1  | 0.050 |   0.653 |    0.730 | 
     | regText/U101         | A ^ -> Y v   | INVX1   | 0.040 |   0.693 |    0.771 | 
     | regText/\reg_reg[25] | D v          | DFFSR   | 0.001 |   0.694 |    0.772 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[54]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.517
This Block's Segment Delay(segDel): 0.163
Total delay(totDel): 0.517 + 0.163 = 0.680
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.517 / 0.680 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[25] /CLK 
Endpoint:   regText/\reg_reg[25] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[54] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.651
= Slack Time                    0.120
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.120 | 
     | regKey/\reg_reg[54]  | CLK ^ -> Q v | DFFSR   | 0.162 |   0.162 |    0.282 | 
     | U247                 | B v -> Y ^   | XOR2X1  | 0.104 |   0.266 |    0.386 | 
     | s_x_9/U23            | A ^ -> Y ^   | AND2X1  | 0.041 |   0.307 |    0.427 | 
     | s_x_9/U24            | A ^ -> Y v   | INVX1   | 0.028 |   0.335 |    0.455 | 
     | s_x_9/U3             | A v -> Y v   | OR2X1   | 0.058 |   0.393 |    0.513 | 
     | s_x_9/U33            | C v -> Y ^   | NAND3X1 | 0.041 |   0.433 |    0.554 | 
     | s_x_9/U32            | A ^ -> Y v   | INVX1   | 0.030 |   0.464 |    0.584 | 
     | mux_64/U36           | A v -> Y ^   | MUX2X1  | 0.055 |   0.519 |    0.639 | 
     | mux_64/U35           | A ^ -> Y v   | INVX1   | 0.041 |   0.560 |    0.680 | 
     | regText/U102         | A v -> Y ^   | MUX2X1  | 0.050 |   0.610 |    0.730 | 
     | regText/U101         | A ^ -> Y v   | INVX1   | 0.040 |   0.650 |    0.771 | 
     | regText/\reg_reg[25] | D v          | DFFSR   | 0.001 |   0.651 |    0.772 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[53]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.561
This Block's Segment Delay(segDel): 0.163
Total delay(totDel): 0.561 + 0.163 = 0.724
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.561 / 0.724 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[25] /CLK 
Endpoint:   regText/\reg_reg[25] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[53] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.696
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.076 | 
     | regKey/\reg_reg[53]  | CLK ^ -> Q ^ | DFFSR   | 0.162 |   0.162 |    0.238 | 
     | U248                 | B ^ -> Y ^   | XOR2X1  | 0.094 |   0.256 |    0.332 | 
     | s_x_9/U21            | A ^ -> Y ^   | AND2X1  | 0.054 |   0.310 |    0.386 | 
     | s_x_9/U39            | A ^ -> Y v   | MUX2X1  | 0.036 |   0.346 |    0.421 | 
     | s_x_9/U37            | B v -> Y ^   | MUX2X1  | 0.055 |   0.400 |    0.476 | 
     | s_x_9/U36            | A ^ -> Y v   | INVX1   | 0.028 |   0.429 |    0.505 | 
     | s_x_9/U33            | A v -> Y ^   | NAND3X1 | 0.049 |   0.478 |    0.554 | 
     | s_x_9/U32            | A ^ -> Y v   | INVX1   | 0.030 |   0.508 |    0.584 | 
     | mux_64/U36           | A v -> Y ^   | MUX2X1  | 0.055 |   0.563 |    0.639 | 
     | mux_64/U35           | A ^ -> Y v   | INVX1   | 0.041 |   0.604 |    0.680 | 
     | regText/U102         | A v -> Y ^   | MUX2X1  | 0.050 |   0.655 |    0.730 | 
     | regText/U101         | A ^ -> Y v   | INVX1   | 0.040 |   0.695 |    0.771 | 
     | regText/\reg_reg[25] | D v          | DFFSR   | 0.001 |   0.696 |    0.772 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[53]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.559
This Block's Segment Delay(segDel): 0.149
Total delay(totDel): 0.559 + 0.149 = 0.709
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.559 / 0.709 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[25] /CLK 
Endpoint:   regText/\reg_reg[25] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[53] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.680
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.091 | 
     | regKey/\reg_reg[53]  | CLK ^ -> Q v | DFFSR   | 0.149 |   0.149 |    0.240 | 
     | U248                 | B v -> Y ^   | XOR2X1  | 0.092 |   0.241 |    0.332 | 
     | s_x_9/U21            | A ^ -> Y ^   | AND2X1  | 0.054 |   0.294 |    0.386 | 
     | s_x_9/U39            | A ^ -> Y v   | MUX2X1  | 0.036 |   0.330 |    0.422 | 
     | s_x_9/U37            | B v -> Y ^   | MUX2X1  | 0.055 |   0.385 |    0.476 | 
     | s_x_9/U36            | A ^ -> Y v   | INVX1   | 0.028 |   0.413 |    0.505 | 
     | s_x_9/U33            | A v -> Y ^   | NAND3X1 | 0.049 |   0.462 |    0.554 | 
     | s_x_9/U32            | A ^ -> Y v   | INVX1   | 0.030 |   0.493 |    0.584 | 
     | mux_64/U36           | A v -> Y ^   | MUX2X1  | 0.055 |   0.548 |    0.639 | 
     | mux_64/U35           | A ^ -> Y v   | INVX1   | 0.041 |   0.589 |    0.680 | 
     | regText/U102         | A v -> Y ^   | MUX2X1  | 0.050 |   0.639 |    0.730 | 
     | regText/U101         | A ^ -> Y v   | INVX1   | 0.040 |   0.679 |    0.771 | 
     | regText/\reg_reg[25] | D v          | DFFSR   | 0.001 |   0.680 |    0.772 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[52]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.586
This Block's Segment Delay(segDel): 0.162
Total delay(totDel): 0.586 + 0.162 = 0.747
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.586 / 0.747 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[25] /CLK 
Endpoint:   regText/\reg_reg[25] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[52] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.719
= Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.053 | 
     | regKey/\reg_reg[52]  | CLK ^ -> Q ^ | DFFSR   | 0.161 |   0.161 |    0.214 | 
     | U249                 | B ^ -> Y ^   | XOR2X1  | 0.117 |   0.278 |    0.330 | 
     | s_x_9/U21            | B ^ -> Y ^   | AND2X1  | 0.056 |   0.333 |    0.386 | 
     | s_x_9/U39            | A ^ -> Y v   | MUX2X1  | 0.036 |   0.369 |    0.421 | 
     | s_x_9/U37            | B v -> Y ^   | MUX2X1  | 0.055 |   0.424 |    0.476 | 
     | s_x_9/U36            | A ^ -> Y v   | INVX1   | 0.028 |   0.452 |    0.505 | 
     | s_x_9/U33            | A v -> Y ^   | NAND3X1 | 0.049 |   0.501 |    0.554 | 
     | s_x_9/U32            | A ^ -> Y v   | INVX1   | 0.030 |   0.532 |    0.584 | 
     | mux_64/U36           | A v -> Y ^   | MUX2X1  | 0.055 |   0.587 |    0.639 | 
     | mux_64/U35           | A ^ -> Y v   | INVX1   | 0.041 |   0.627 |    0.680 | 
     | regText/U102         | A v -> Y ^   | MUX2X1  | 0.050 |   0.678 |    0.730 | 
     | regText/U101         | A ^ -> Y v   | INVX1   | 0.040 |   0.718 |    0.771 | 
     | regText/\reg_reg[25] | D v          | DFFSR   | 0.001 |   0.719 |    0.772 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[52]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.584
This Block's Segment Delay(segDel): 0.149
Total delay(totDel): 0.584 + 0.149 = 0.733
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.584 / 0.733 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[25] /CLK 
Endpoint:   regText/\reg_reg[25] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[52] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.704
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.067 | 
     | regKey/\reg_reg[52]  | CLK ^ -> Q v | DFFSR   | 0.148 |   0.148 |    0.215 | 
     | U249                 | B v -> Y ^   | XOR2X1  | 0.115 |   0.263 |    0.330 | 
     | s_x_9/U21            | B ^ -> Y ^   | AND2X1  | 0.056 |   0.318 |    0.386 | 
     | s_x_9/U39            | A ^ -> Y v   | MUX2X1  | 0.036 |   0.354 |    0.421 | 
     | s_x_9/U37            | B v -> Y ^   | MUX2X1  | 0.055 |   0.409 |    0.476 | 
     | s_x_9/U36            | A ^ -> Y v   | INVX1   | 0.028 |   0.437 |    0.505 | 
     | s_x_9/U33            | A v -> Y ^   | NAND3X1 | 0.049 |   0.486 |    0.554 | 
     | s_x_9/U32            | A ^ -> Y v   | INVX1   | 0.030 |   0.517 |    0.584 | 
     | mux_64/U36           | A v -> Y ^   | MUX2X1  | 0.055 |   0.572 |    0.639 | 
     | mux_64/U35           | A ^ -> Y v   | INVX1   | 0.041 |   0.613 |    0.680 | 
     | regText/U102         | A v -> Y ^   | MUX2X1  | 0.050 |   0.663 |    0.730 | 
     | regText/U101         | A ^ -> Y v   | INVX1   | 0.040 |   0.703 |    0.771 | 
     | regText/\reg_reg[25] | D v          | DFFSR   | 0.001 |   0.704 |    0.772 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[51]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.554
This Block's Segment Delay(segDel): 0.169
Total delay(totDel): 0.554 + 0.169 = 0.723
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.554 / 0.723 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[40] /CLK 
Endpoint:   regText/\reg_reg[40] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[51] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.701
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.077 | 
     | regKey/\reg_reg[51]  | CLK ^ -> Q ^ | DFFSR   | 0.169 |   0.169 |    0.246 | 
     | U250                 | B ^ -> Y ^   | XOR2X1  | 0.063 |   0.232 |    0.309 | 
     | s_x_8/U35            | A ^ -> Y v   | INVX1   | 0.096 |   0.328 |    0.405 | 
     | s_x_8/U34            | B v -> Y ^   | NAND3X1 | 0.076 |   0.404 |    0.481 | 
     | s_x_8/U5             | B ^ -> Y ^   | AND2X1  | 0.058 |   0.461 |    0.539 | 
     | s_x_8/U19            | A ^ -> Y v   | INVX1   | 0.035 |   0.497 |    0.574 | 
     | s_x_8/U27            | A v -> Y v   | OR2X1   | 0.048 |   0.545 |    0.623 | 
     | mux_64/U70           | A v -> Y ^   | MUX2X1  | 0.050 |   0.595 |    0.672 | 
     | mux_64/U69           | A ^ -> Y v   | INVX1   | 0.030 |   0.625 |    0.702 | 
     | regText/U200         | A v -> Y ^   | MUX2X1  | 0.047 |   0.672 |    0.749 | 
     | regText/U199         | A ^ -> Y v   | INVX1   | 0.030 |   0.701 |    0.779 | 
     | regText/\reg_reg[40] | D v          | DFFSR   | 0.000 |   0.701 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[51]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.551
This Block's Segment Delay(segDel): 0.153
Total delay(totDel): 0.551 + 0.153 = 0.705
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.551 / 0.705 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[40] /CLK 
Endpoint:   regText/\reg_reg[40] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[51] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.683
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.095 | 
     | regKey/\reg_reg[51]  | CLK ^ -> Q v | DFFSR   | 0.153 |   0.153 |    0.248 | 
     | U250                 | B v -> Y ^   | XOR2X1  | 0.061 |   0.214 |    0.309 | 
     | s_x_8/U35            | A ^ -> Y v   | INVX1   | 0.096 |   0.310 |    0.405 | 
     | s_x_8/U34            | B v -> Y ^   | NAND3X1 | 0.076 |   0.386 |    0.481 | 
     | s_x_8/U5             | B ^ -> Y ^   | AND2X1  | 0.058 |   0.443 |    0.539 | 
     | s_x_8/U19            | A ^ -> Y v   | INVX1   | 0.035 |   0.479 |    0.574 | 
     | s_x_8/U27            | A v -> Y v   | OR2X1   | 0.048 |   0.527 |    0.623 | 
     | mux_64/U70           | A v -> Y ^   | MUX2X1  | 0.050 |   0.577 |    0.672 | 
     | mux_64/U69           | A ^ -> Y v   | INVX1   | 0.030 |   0.607 |    0.702 | 
     | regText/U200         | A v -> Y ^   | MUX2X1  | 0.047 |   0.654 |    0.749 | 
     | regText/U199         | A ^ -> Y v   | INVX1   | 0.030 |   0.683 |    0.779 | 
     | regText/\reg_reg[40] | D v          | DFFSR   | 0.000 |   0.683 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[50]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.539
This Block's Segment Delay(segDel): 0.161
Total delay(totDel): 0.539 + 0.161 = 0.700
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.539 / 0.700 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[40] /CLK 
Endpoint:   regText/\reg_reg[40] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[50] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.678
= Slack Time                    0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.100 | 
     | regKey/\reg_reg[50]  | CLK ^ -> Q ^ | DFFSR   | 0.161 |   0.161 |    0.261 | 
     | U251                 | B ^ -> Y ^   | XOR2X1  | 0.111 |   0.271 |    0.372 | 
     | s_x_8/U31            | A ^ -> Y v   | INVX1   | 0.070 |   0.341 |    0.442 | 
     | s_x_8/U29            | B v -> Y ^   | NAND3X1 | 0.047 |   0.388 |    0.488 | 
     | s_x_8/U5             | A ^ -> Y ^   | AND2X1  | 0.050 |   0.438 |    0.539 | 
     | s_x_8/U19            | A ^ -> Y v   | INVX1   | 0.035 |   0.474 |    0.574 | 
     | s_x_8/U27            | A v -> Y v   | OR2X1   | 0.048 |   0.522 |    0.623 | 
     | mux_64/U70           | A v -> Y ^   | MUX2X1  | 0.050 |   0.572 |    0.672 | 
     | mux_64/U69           | A ^ -> Y v   | INVX1   | 0.030 |   0.602 |    0.702 | 
     | regText/U200         | A v -> Y ^   | MUX2X1  | 0.047 |   0.649 |    0.749 | 
     | regText/U199         | A ^ -> Y v   | INVX1   | 0.030 |   0.678 |    0.779 | 
     | regText/\reg_reg[40] | D v          | DFFSR   | 0.000 |   0.678 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[50]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.536
This Block's Segment Delay(segDel): 0.148
Total delay(totDel): 0.536 + 0.148 = 0.684
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.536 / 0.684 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[40] /CLK 
Endpoint:   regText/\reg_reg[40] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[50] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.663
= Slack Time                    0.116
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.116 | 
     | regKey/\reg_reg[50]  | CLK ^ -> Q v | DFFSR   | 0.148 |   0.148 |    0.263 | 
     | U251                 | B v -> Y ^   | XOR2X1  | 0.108 |   0.256 |    0.372 | 
     | s_x_8/U31            | A ^ -> Y v   | INVX1   | 0.070 |   0.326 |    0.442 | 
     | s_x_8/U29            | B v -> Y ^   | NAND3X1 | 0.047 |   0.373 |    0.488 | 
     | s_x_8/U5             | A ^ -> Y ^   | AND2X1  | 0.050 |   0.423 |    0.539 | 
     | s_x_8/U19            | A ^ -> Y v   | INVX1   | 0.035 |   0.458 |    0.574 | 
     | s_x_8/U27            | A v -> Y v   | OR2X1   | 0.048 |   0.507 |    0.623 | 
     | mux_64/U70           | A v -> Y ^   | MUX2X1  | 0.050 |   0.557 |    0.672 | 
     | mux_64/U69           | A ^ -> Y v   | INVX1   | 0.030 |   0.587 |    0.702 | 
     | regText/U200         | A v -> Y ^   | MUX2X1  | 0.047 |   0.633 |    0.749 | 
     | regText/U199         | A ^ -> Y v   | INVX1   | 0.030 |   0.663 |    0.779 | 
     | regText/\reg_reg[40] | D v          | DFFSR   | 0.000 |   0.663 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[49]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.581
This Block's Segment Delay(segDel): 0.233
Total delay(totDel): 0.581 + 0.233 = 0.814
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.581 / 0.814 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[24] /CLK 
Endpoint:   regText/\reg_reg[24] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[49] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.788
= Slack Time                   -0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.014 | 
     | regKey/\reg_reg[49]  | CLK ^ -> Q ^ | DFFSR   | 0.231 |   0.231 |    0.218 | 
     | U252                 | B ^ -> Y ^   | XOR2X1  | 0.104 |   0.335 |    0.321 | 
     | s_x_8/U21            | A ^ -> Y ^   | AND2X1  | 0.059 |   0.394 |    0.380 | 
     | s_x_8/U39            | A ^ -> Y v   | MUX2X1  | 0.036 |   0.430 |    0.416 | 
     | s_x_8/U37            | B v -> Y ^   | MUX2X1  | 0.056 |   0.486 |    0.472 | 
     | s_x_8/U36            | A ^ -> Y v   | INVX1   | 0.035 |   0.520 |    0.507 | 
     | s_x_8/U33            | A v -> Y ^   | NAND3X1 | 0.049 |   0.570 |    0.556 | 
     | s_x_8/U32            | A ^ -> Y v   | INVX1   | 0.038 |   0.608 |    0.594 | 
     | mux_64/U34           | A v -> Y ^   | MUX2X1  | 0.063 |   0.670 |    0.656 | 
     | mux_64/U33           | A ^ -> Y v   | INVX1   | 0.025 |   0.695 |    0.681 | 
     | regText/U100         | A v -> Y ^   | MUX2X1  | 0.055 |   0.750 |    0.736 | 
     | regText/U99          | A ^ -> Y v   | INVX1   | 0.038 |   0.787 |    0.773 | 
     | regText/\reg_reg[24] | D v          | DFFSR   | 0.001 |   0.788 |    0.774 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[49]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.574
This Block's Segment Delay(segDel): 0.164
Total delay(totDel): 0.574 + 0.164 = 0.738
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.574 / 0.738 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[24] /CLK 
Endpoint:   regText/\reg_reg[24] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[49] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.712
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.062 | 
     | regKey/\reg_reg[49]  | CLK ^ -> Q v | DFFSR   | 0.163 |   0.163 |    0.225 | 
     | U252                 | B v -> Y ^   | XOR2X1  | 0.096 |   0.259 |    0.321 | 
     | s_x_8/U21            | A ^ -> Y ^   | AND2X1  | 0.059 |   0.318 |    0.380 | 
     | s_x_8/U39            | A ^ -> Y v   | MUX2X1  | 0.036 |   0.354 |    0.416 | 
     | s_x_8/U37            | B v -> Y ^   | MUX2X1  | 0.056 |   0.410 |    0.472 | 
     | s_x_8/U36            | A ^ -> Y v   | INVX1   | 0.035 |   0.445 |    0.507 | 
     | s_x_8/U33            | A v -> Y ^   | NAND3X1 | 0.049 |   0.494 |    0.556 | 
     | s_x_8/U32            | A ^ -> Y v   | INVX1   | 0.038 |   0.532 |    0.594 | 
     | mux_64/U34           | A v -> Y ^   | MUX2X1  | 0.063 |   0.594 |    0.656 | 
     | mux_64/U33           | A ^ -> Y v   | INVX1   | 0.025 |   0.619 |    0.681 | 
     | regText/U100         | A v -> Y ^   | MUX2X1  | 0.055 |   0.674 |    0.736 | 
     | regText/U99          | A ^ -> Y v   | INVX1   | 0.038 |   0.712 |    0.773 | 
     | regText/\reg_reg[24] | D v          | DFFSR   | 0.001 |   0.712 |    0.774 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[48]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.592
This Block's Segment Delay(segDel): 0.175
Total delay(totDel): 0.592 + 0.175 = 0.767
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.592 / 0.767 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[24] /CLK 
Endpoint:   regText/\reg_reg[24] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[48] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.741
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.033 | 
     | regKey/\reg_reg[48]  | CLK ^ -> Q ^ | DFFSR   | 0.174 |   0.174 |    0.207 | 
     | U253                 | B ^ -> Y ^   | XOR2X1  | 0.064 |   0.238 |    0.272 | 
     | s_x_8/U21            | B ^ -> Y ^   | AND2X1  | 0.109 |   0.347 |    0.380 | 
     | s_x_8/U39            | A ^ -> Y v   | MUX2X1  | 0.036 |   0.383 |    0.416 | 
     | s_x_8/U37            | B v -> Y ^   | MUX2X1  | 0.056 |   0.439 |    0.472 | 
     | s_x_8/U36            | A ^ -> Y v   | INVX1   | 0.035 |   0.473 |    0.507 | 
     | s_x_8/U33            | A v -> Y ^   | NAND3X1 | 0.049 |   0.522 |    0.556 | 
     | s_x_8/U32            | A ^ -> Y v   | INVX1   | 0.038 |   0.560 |    0.594 | 
     | mux_64/U34           | A v -> Y ^   | MUX2X1  | 0.063 |   0.623 |    0.656 | 
     | mux_64/U33           | A ^ -> Y v   | INVX1   | 0.025 |   0.647 |    0.681 | 
     | regText/U100         | A v -> Y ^   | MUX2X1  | 0.055 |   0.702 |    0.736 | 
     | regText/U99          | A ^ -> Y v   | INVX1   | 0.038 |   0.740 |    0.773 | 
     | regText/\reg_reg[24] | D v          | DFFSR   | 0.001 |   0.741 |    0.774 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[48]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.590
This Block's Segment Delay(segDel): 0.157
Total delay(totDel): 0.590 + 0.157 = 0.747
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.590 / 0.747 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[24] /CLK 
Endpoint:   regText/\reg_reg[24] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[48] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.721
= Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.053 | 
     | regKey/\reg_reg[48]  | CLK ^ -> Q v | DFFSR   | 0.156 |   0.156 |    0.210 | 
     | U253                 | B v -> Y ^   | XOR2X1  | 0.062 |   0.218 |    0.272 | 
     | s_x_8/U21            | B ^ -> Y ^   | AND2X1  | 0.109 |   0.327 |    0.380 | 
     | s_x_8/U39            | A ^ -> Y v   | MUX2X1  | 0.036 |   0.363 |    0.416 | 
     | s_x_8/U37            | B v -> Y ^   | MUX2X1  | 0.056 |   0.419 |    0.472 | 
     | s_x_8/U36            | A ^ -> Y v   | INVX1   | 0.035 |   0.453 |    0.507 | 
     | s_x_8/U33            | A v -> Y ^   | NAND3X1 | 0.049 |   0.502 |    0.556 | 
     | s_x_8/U32            | A ^ -> Y v   | INVX1   | 0.038 |   0.540 |    0.594 | 
     | mux_64/U34           | A v -> Y ^   | MUX2X1  | 0.063 |   0.603 |    0.656 | 
     | mux_64/U33           | A ^ -> Y v   | INVX1   | 0.025 |   0.628 |    0.681 | 
     | regText/U100         | A v -> Y ^   | MUX2X1  | 0.055 |   0.682 |    0.736 | 
     | regText/U99          | A ^ -> Y v   | INVX1   | 0.038 |   0.720 |    0.773 | 
     | regText/\reg_reg[24] | D v          | DFFSR   | 0.001 |   0.721 |    0.774 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[47]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.600
This Block's Segment Delay(segDel): 0.171
Total delay(totDel): 0.600 + 0.171 = 0.771
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.600 / 0.771 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[39] /CLK 
Endpoint:   regText/\reg_reg[39] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[47] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.751
= Slack Time                    0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.029 | 
     | regKey/\reg_reg[47]  | CLK ^ -> Q ^ | DFFSR   | 0.170 |   0.170 |    0.199 | 
     | U254                 | B ^ -> Y ^   | XOR2X1  | 0.135 |   0.305 |    0.334 | 
     | s_x_7/U35            | A ^ -> Y v   | INVX1   | 0.074 |   0.379 |    0.407 | 
     | s_x_7/U34            | B v -> Y ^   | NAND3X1 | 0.056 |   0.435 |    0.464 | 
     | s_x_7/U5             | B ^ -> Y ^   | AND2X1  | 0.062 |   0.497 |    0.525 | 
     | s_x_7/U19            | A ^ -> Y v   | INVX1   | 0.033 |   0.530 |    0.559 | 
     | s_x_7/U27            | A v -> Y v   | OR2X1   | 0.053 |   0.583 |    0.612 | 
     | mux_64/U66           | A v -> Y ^   | MUX2X1  | 0.049 |   0.632 |    0.661 | 
     | mux_64/U65           | A ^ -> Y v   | INVX1   | 0.035 |   0.667 |    0.696 | 
     | regText/U196         | A v -> Y ^   | MUX2X1  | 0.053 |   0.721 |    0.749 | 
     | regText/U131         | A ^ -> Y v   | INVX1   | 0.030 |   0.751 |    0.779 | 
     | regText/\reg_reg[39] | D v          | DFFSR   | 0.000 |   0.751 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[47]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.596
This Block's Segment Delay(segDel): 0.155
Total delay(totDel): 0.596 + 0.155 = 0.751
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.596 / 0.751 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[39] /CLK 
Endpoint:   regText/\reg_reg[39] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[47] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.730
= Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.049 | 
     | regKey/\reg_reg[47]  | CLK ^ -> Q v | DFFSR   | 0.154 |   0.154 |    0.203 | 
     | U254                 | B v -> Y ^   | XOR2X1  | 0.131 |   0.285 |    0.334 | 
     | s_x_7/U35            | A ^ -> Y v   | INVX1   | 0.074 |   0.359 |    0.407 | 
     | s_x_7/U34            | B v -> Y ^   | NAND3X1 | 0.056 |   0.415 |    0.464 | 
     | s_x_7/U5             | B ^ -> Y ^   | AND2X1  | 0.062 |   0.477 |    0.525 | 
     | s_x_7/U19            | A ^ -> Y v   | INVX1   | 0.033 |   0.510 |    0.559 | 
     | s_x_7/U27            | A v -> Y v   | OR2X1   | 0.053 |   0.563 |    0.612 | 
     | mux_64/U66           | A v -> Y ^   | MUX2X1  | 0.049 |   0.612 |    0.661 | 
     | mux_64/U65           | A ^ -> Y v   | INVX1   | 0.035 |   0.647 |    0.696 | 
     | regText/U196         | A v -> Y ^   | MUX2X1  | 0.053 |   0.700 |    0.749 | 
     | regText/U131         | A ^ -> Y v   | INVX1   | 0.030 |   0.730 |    0.779 | 
     | regText/\reg_reg[39] | D v          | DFFSR   | 0.000 |   0.730 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[46]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.534
This Block's Segment Delay(segDel): 0.168
Total delay(totDel): 0.534 + 0.168 = 0.702
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.534 / 0.702 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[23] /CLK 
Endpoint:   regText/\reg_reg[23] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[46] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.678
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.098 | 
     | regKey/\reg_reg[46]  | CLK ^ -> Q ^ | DFFSR   | 0.167 |   0.167 |    0.265 | 
     | U255                 | B ^ -> Y ^   | XOR2X1  | 0.107 |   0.274 |    0.372 | 
     | s_x_7/U23            | A ^ -> Y ^   | AND2X1  | 0.041 |   0.315 |    0.413 | 
     | s_x_7/U24            | A ^ -> Y v   | INVX1   | 0.028 |   0.343 |    0.441 | 
     | s_x_7/U3             | A v -> Y v   | OR2X1   | 0.055 |   0.398 |    0.496 | 
     | s_x_7/U33            | C v -> Y ^   | NAND3X1 | 0.060 |   0.458 |    0.556 | 
     | s_x_7/U32            | A ^ -> Y v   | INVX1   | 0.034 |   0.492 |    0.590 | 
     | mux_64/U32           | A v -> Y ^   | MUX2X1  | 0.052 |   0.544 |    0.642 | 
     | mux_64/U31           | A ^ -> Y v   | INVX1   | 0.042 |   0.586 |    0.684 | 
     | regText/U98          | A v -> Y ^   | MUX2X1  | 0.056 |   0.643 |    0.741 | 
     | regText/U97          | A ^ -> Y v   | INVX1   | 0.035 |   0.678 |    0.776 | 
     | regText/\reg_reg[23] | D v          | DFFSR   | 0.000 |   0.678 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[46]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.531
This Block's Segment Delay(segDel): 0.153
Total delay(totDel): 0.531 + 0.153 = 0.684
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.531 / 0.684 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[23] /CLK 
Endpoint:   regText/\reg_reg[23] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[46] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.660
= Slack Time                    0.116
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.116 | 
     | regKey/\reg_reg[46]  | CLK ^ -> Q v | DFFSR   | 0.152 |   0.152 |    0.268 | 
     | U255                 | B v -> Y ^   | XOR2X1  | 0.104 |   0.256 |    0.372 | 
     | s_x_7/U23            | A ^ -> Y ^   | AND2X1  | 0.041 |   0.297 |    0.413 | 
     | s_x_7/U24            | A ^ -> Y v   | INVX1   | 0.028 |   0.326 |    0.441 | 
     | s_x_7/U3             | A v -> Y v   | OR2X1   | 0.055 |   0.380 |    0.496 | 
     | s_x_7/U33            | C v -> Y ^   | NAND3X1 | 0.060 |   0.440 |    0.556 | 
     | s_x_7/U32            | A ^ -> Y v   | INVX1   | 0.034 |   0.475 |    0.590 | 
     | mux_64/U32           | A v -> Y ^   | MUX2X1  | 0.052 |   0.526 |    0.642 | 
     | mux_64/U31           | A ^ -> Y v   | INVX1   | 0.042 |   0.569 |    0.684 | 
     | regText/U98          | A v -> Y ^   | MUX2X1  | 0.056 |   0.625 |    0.741 | 
     | regText/U97          | A ^ -> Y v   | INVX1   | 0.035 |   0.660 |    0.776 | 
     | regText/\reg_reg[23] | D v          | DFFSR   | 0.000 |   0.660 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[45]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.578
This Block's Segment Delay(segDel): 0.165
Total delay(totDel): 0.578 + 0.165 = 0.742
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.578 / 0.742 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[23] /CLK 
Endpoint:   regText/\reg_reg[23] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[45] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.718
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.058 | 
     | regKey/\reg_reg[45]  | CLK ^ -> Q ^ | DFFSR   | 0.164 |   0.164 |    0.222 | 
     | U257                 | B ^ -> Y ^   | XOR2X1  | 0.082 |   0.246 |    0.304 | 
     | s_x_7/U21            | A ^ -> Y ^   | AND2X1  | 0.058 |   0.304 |    0.362 | 
     | s_x_7/U39            | A ^ -> Y v   | MUX2X1  | 0.039 |   0.343 |    0.401 | 
     | s_x_7/U37            | B v -> Y ^   | MUX2X1  | 0.057 |   0.401 |    0.459 | 
     | s_x_7/U36            | A ^ -> Y v   | INVX1   | 0.029 |   0.429 |    0.487 | 
     | s_x_7/U33            | A v -> Y ^   | NAND3X1 | 0.069 |   0.498 |    0.556 | 
     | s_x_7/U32            | A ^ -> Y v   | INVX1   | 0.034 |   0.532 |    0.590 | 
     | mux_64/U32           | A v -> Y ^   | MUX2X1  | 0.052 |   0.584 |    0.642 | 
     | mux_64/U31           | A ^ -> Y v   | INVX1   | 0.042 |   0.626 |    0.684 | 
     | regText/U98          | A v -> Y ^   | MUX2X1  | 0.056 |   0.683 |    0.741 | 
     | regText/U97          | A ^ -> Y v   | INVX1   | 0.035 |   0.718 |    0.776 | 
     | regText/\reg_reg[23] | D v          | DFFSR   | 0.000 |   0.718 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[45]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.575
This Block's Segment Delay(segDel): 0.151
Total delay(totDel): 0.575 + 0.151 = 0.726
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.575 / 0.726 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[23] /CLK 
Endpoint:   regText/\reg_reg[23] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[45] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.702
= Slack Time                    0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.074 | 
     | regKey/\reg_reg[45]  | CLK ^ -> Q v | DFFSR   | 0.150 |   0.150 |    0.224 | 
     | U257                 | B v -> Y ^   | XOR2X1  | 0.080 |   0.229 |    0.304 | 
     | s_x_7/U21            | A ^ -> Y ^   | AND2X1  | 0.058 |   0.288 |    0.362 | 
     | s_x_7/U39            | A ^ -> Y v   | MUX2X1  | 0.039 |   0.327 |    0.401 | 
     | s_x_7/U37            | B v -> Y ^   | MUX2X1  | 0.057 |   0.384 |    0.459 | 
     | s_x_7/U36            | A ^ -> Y v   | INVX1   | 0.029 |   0.413 |    0.487 | 
     | s_x_7/U33            | A v -> Y ^   | NAND3X1 | 0.069 |   0.482 |    0.556 | 
     | s_x_7/U32            | A ^ -> Y v   | INVX1   | 0.034 |   0.516 |    0.590 | 
     | mux_64/U32           | A v -> Y ^   | MUX2X1  | 0.052 |   0.568 |    0.642 | 
     | mux_64/U31           | A ^ -> Y v   | INVX1   | 0.042 |   0.610 |    0.684 | 
     | regText/U98          | A v -> Y ^   | MUX2X1  | 0.056 |   0.667 |    0.741 | 
     | regText/U97          | A ^ -> Y v   | INVX1   | 0.035 |   0.702 |    0.776 | 
     | regText/\reg_reg[23] | D v          | DFFSR   | 0.000 |   0.702 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[44]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.633
This Block's Segment Delay(segDel): 0.213
Total delay(totDel): 0.633 + 0.213 = 0.846
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.633 / 0.846 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[23] /CLK 
Endpoint:   regText/\reg_reg[23] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[44] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.822
= Slack Time                   -0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.046 | 
     | regKey/\reg_reg[44]  | CLK ^ -> Q ^ | DFFSR   | 0.212 |   0.212 |    0.166 | 
     | U258                 | B ^ -> Y ^   | XOR2X1  | 0.133 |   0.344 |    0.299 | 
     | s_x_7/U21            | B ^ -> Y ^   | AND2X1  | 0.063 |   0.408 |    0.362 | 
     | s_x_7/U39            | A ^ -> Y v   | MUX2X1  | 0.039 |   0.447 |    0.401 | 
     | s_x_7/U37            | B v -> Y ^   | MUX2X1  | 0.057 |   0.504 |    0.459 | 
     | s_x_7/U36            | A ^ -> Y v   | INVX1   | 0.029 |   0.533 |    0.487 | 
     | s_x_7/U33            | A v -> Y ^   | NAND3X1 | 0.069 |   0.602 |    0.556 | 
     | s_x_7/U32            | A ^ -> Y v   | INVX1   | 0.034 |   0.636 |    0.590 | 
     | mux_64/U32           | A v -> Y ^   | MUX2X1  | 0.052 |   0.688 |    0.642 | 
     | mux_64/U31           | A ^ -> Y v   | INVX1   | 0.042 |   0.730 |    0.684 | 
     | regText/U98          | A v -> Y ^   | MUX2X1  | 0.056 |   0.786 |    0.741 | 
     | regText/U97          | A ^ -> Y v   | INVX1   | 0.035 |   0.821 |    0.776 | 
     | regText/\reg_reg[23] | D v          | DFFSR   | 0.000 |   0.822 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[44]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.627
This Block's Segment Delay(segDel): 0.163
Total delay(totDel): 0.627 + 0.163 = 0.790
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.627 / 0.790 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[23] /CLK 
Endpoint:   regText/\reg_reg[23] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[44] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.766
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.010 | 
     | regKey/\reg_reg[44]  | CLK ^ -> Q v | DFFSR   | 0.161 |   0.161 |    0.172 | 
     | U258                 | B v -> Y ^   | XOR2X1  | 0.127 |   0.289 |    0.299 | 
     | s_x_7/U21            | B ^ -> Y ^   | AND2X1  | 0.063 |   0.352 |    0.362 | 
     | s_x_7/U39            | A ^ -> Y v   | MUX2X1  | 0.039 |   0.391 |    0.401 | 
     | s_x_7/U37            | B v -> Y ^   | MUX2X1  | 0.057 |   0.448 |    0.459 | 
     | s_x_7/U36            | A ^ -> Y v   | INVX1   | 0.029 |   0.477 |    0.487 | 
     | s_x_7/U33            | A v -> Y ^   | NAND3X1 | 0.069 |   0.546 |    0.556 | 
     | s_x_7/U32            | A ^ -> Y v   | INVX1   | 0.034 |   0.580 |    0.590 | 
     | mux_64/U32           | A v -> Y ^   | MUX2X1  | 0.052 |   0.632 |    0.642 | 
     | mux_64/U31           | A ^ -> Y v   | INVX1   | 0.042 |   0.674 |    0.684 | 
     | regText/U98          | A v -> Y ^   | MUX2X1  | 0.056 |   0.731 |    0.741 | 
     | regText/U97          | A ^ -> Y v   | INVX1   | 0.035 |   0.766 |    0.776 | 
     | regText/\reg_reg[23] | D v          | DFFSR   | 0.000 |   0.766 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[43]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.557
This Block's Segment Delay(segDel): 0.199
Total delay(totDel): 0.557 + 0.199 = 0.755
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.557 / 0.755 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[22] /CLK 
Endpoint:   regText/\reg_reg[22] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[43] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.733
= Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.045 | 
     | regKey/\reg_reg[43]  | CLK ^ -> Q ^ | DFFSR   | 0.197 |   0.197 |    0.242 | 
     | U259                 | B ^ -> Y ^   | XOR2X1  | 0.067 |   0.264 |    0.309 | 
     | s_x_6/U13            | A ^ -> Y ^   | AND2X1  | 0.099 |   0.363 |    0.408 | 
     | s_x_6/U14            | A ^ -> Y v   | INVX1   | 0.032 |   0.394 |    0.439 | 
     | s_x_6/U37            | A v -> Y ^   | MUX2X1  | 0.050 |   0.445 |    0.490 | 
     | s_x_6/U36            | A ^ -> Y v   | INVX1   | 0.032 |   0.476 |    0.521 | 
     | s_x_6/U33            | A v -> Y ^   | NAND3X1 | 0.050 |   0.526 |    0.571 | 
     | s_x_6/U32            | A ^ -> Y v   | INVX1   | 0.030 |   0.556 |    0.601 | 
     | mux_64/U30           | A v -> Y ^   | MUX2X1  | 0.061 |   0.617 |    0.661 | 
     | mux_64/U29           | A ^ -> Y v   | INVX1   | 0.034 |   0.650 |    0.695 | 
     | regText/U96          | A v -> Y ^   | MUX2X1  | 0.051 |   0.701 |    0.746 | 
     | regText/U95          | A ^ -> Y v   | INVX1   | 0.032 |   0.733 |    0.778 | 
     | regText/\reg_reg[22] | D v          | DFFSR   | 0.000 |   0.733 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[43]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.551
This Block's Segment Delay(segDel): 0.159
Total delay(totDel): 0.551 + 0.159 = 0.711
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.551 / 0.711 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[22] /CLK 
Endpoint:   regText/\reg_reg[22] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[43] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.688
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.089 | 
     | regKey/\reg_reg[43]  | CLK ^ -> Q v | DFFSR   | 0.158 |   0.158 |    0.247 | 
     | U259                 | B v -> Y ^   | XOR2X1  | 0.061 |   0.220 |    0.309 | 
     | s_x_6/U13            | A ^ -> Y ^   | AND2X1  | 0.099 |   0.318 |    0.408 | 
     | s_x_6/U14            | A ^ -> Y v   | INVX1   | 0.032 |   0.350 |    0.439 | 
     | s_x_6/U37            | A v -> Y ^   | MUX2X1  | 0.050 |   0.400 |    0.490 | 
     | s_x_6/U36            | A ^ -> Y v   | INVX1   | 0.032 |   0.432 |    0.521 | 
     | s_x_6/U33            | A v -> Y ^   | NAND3X1 | 0.050 |   0.482 |    0.571 | 
     | s_x_6/U32            | A ^ -> Y v   | INVX1   | 0.030 |   0.512 |    0.601 | 
     | mux_64/U30           | A v -> Y ^   | MUX2X1  | 0.061 |   0.572 |    0.661 | 
     | mux_64/U29           | A ^ -> Y v   | INVX1   | 0.034 |   0.606 |    0.695 | 
     | regText/U96          | A v -> Y ^   | MUX2X1  | 0.051 |   0.657 |    0.746 | 
     | regText/U95          | A ^ -> Y v   | INVX1   | 0.032 |   0.688 |    0.778 | 
     | regText/\reg_reg[22] | D v          | DFFSR   | 0.000 |   0.688 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[42]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.549
This Block's Segment Delay(segDel): 0.172
Total delay(totDel): 0.549 + 0.172 = 0.721
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.549 / 0.721 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[6] /CLK 
Endpoint:   regText/\reg_reg[6] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[42] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.697
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.079 | 
     | regKey/\reg_reg[42] | CLK ^ -> Q ^ | DFFSR   | 0.170 |   0.170 |    0.250 | 
     | U260                | B ^ -> Y ^   | XOR2X1  | 0.125 |   0.296 |    0.375 | 
     | s_x_6/U23           | A ^ -> Y ^   | AND2X1  | 0.044 |   0.340 |    0.419 | 
     | s_x_6/U24           | A ^ -> Y v   | INVX1   | 0.029 |   0.369 |    0.448 | 
     | s_x_6/U4            | B v -> Y v   | AND2X1  | 0.053 |   0.422 |    0.501 | 
     | s_x_6/U41           | B v -> Y ^   | MUX2X1  | 0.063 |   0.484 |    0.564 | 
     | s_x_6/U40           | C ^ -> Y v   | OAI21X1 | 0.040 |   0.524 |    0.604 | 
     | mux_64/U122         | A v -> Y ^   | MUX2X1  | 0.056 |   0.580 |    0.659 | 
     | mux_64/U121         | A ^ -> Y v   | INVX1   | 0.035 |   0.615 |    0.694 | 
     | regText/U252        | A v -> Y ^   | MUX2X1  | 0.047 |   0.662 |    0.742 | 
     | regText/U251        | A ^ -> Y v   | INVX1   | 0.034 |   0.696 |    0.776 | 
     | regText/\reg_reg[6] | D v          | DFFSR   | 0.000 |   0.697 |    0.776 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[42]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.547
This Block's Segment Delay(segDel): 0.155
Total delay(totDel): 0.547 + 0.155 = 0.702
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.547 / 0.702 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[6] /CLK 
Endpoint:   regText/\reg_reg[6] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[42] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.678
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.098 | 
     | regKey/\reg_reg[42] | CLK ^ -> Q v | DFFSR   | 0.154 |   0.154 |    0.252 | 
     | U260                | B v -> Y ^   | XOR2X1  | 0.123 |   0.277 |    0.375 | 
     | s_x_6/U23           | A ^ -> Y ^   | AND2X1  | 0.044 |   0.321 |    0.419 | 
     | s_x_6/U24           | A ^ -> Y v   | INVX1   | 0.029 |   0.350 |    0.448 | 
     | s_x_6/U4            | B v -> Y v   | AND2X1  | 0.053 |   0.403 |    0.501 | 
     | s_x_6/U41           | B v -> Y ^   | MUX2X1  | 0.063 |   0.465 |    0.564 | 
     | s_x_6/U40           | C ^ -> Y v   | OAI21X1 | 0.040 |   0.505 |    0.604 | 
     | mux_64/U122         | A v -> Y ^   | MUX2X1  | 0.056 |   0.561 |    0.659 | 
     | mux_64/U121         | A ^ -> Y v   | INVX1   | 0.035 |   0.596 |    0.694 | 
     | regText/U252        | A v -> Y ^   | MUX2X1  | 0.047 |   0.644 |    0.742 | 
     | regText/U251        | A ^ -> Y v   | INVX1   | 0.034 |   0.678 |    0.776 | 
     | regText/\reg_reg[6] | D v          | DFFSR   | 0.000 |   0.678 |    0.776 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[41]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.606
This Block's Segment Delay(segDel): 0.178
Total delay(totDel): 0.606 + 0.178 = 0.785
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.606 / 0.785 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[6] /CLK 
Endpoint:   regText/\reg_reg[6] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[41] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.713
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.016 | 
     | regKey/\reg_reg[41] | CLK ^ -> Q ^ | DFFSR   | 0.178 |   0.178 |    0.193 | 
     | U261                | B ^ -> Y ^   | XOR2X1  | 0.104 |   0.282 |    0.298 | 
     | s_x_6/U43           | A ^ -> Y v   | INVX1   | 0.072 |   0.354 |    0.370 | 
     | s_x_6/U23           | B v -> Y v   | AND2X1  | 0.053 |   0.407 |    0.423 | 
     | s_x_6/U24           | A v -> Y ^   | INVX1   | 0.030 |   0.437 |    0.453 | 
     | s_x_6/U42           | A ^ -> Y ^   | XOR2X1  | 0.054 |   0.491 |    0.506 | 
     | s_x_6/U41           | A ^ -> Y v   | MUX2X1  | 0.038 |   0.529 |    0.544 | 
     | s_x_6/U40           | C v -> Y ^   | OAI21X1 | 0.060 |   0.588 |    0.604 | 
     | mux_64/U122         | A ^ -> Y v   | MUX2X1  | 0.042 |   0.631 |    0.646 | 
     | mux_64/U121         | A v -> Y ^   | INVX1   | 0.026 |   0.656 |    0.672 | 
     | regText/U252        | A ^ -> Y v   | MUX2X1  | 0.031 |   0.687 |    0.703 | 
     | regText/U251        | A v -> Y ^   | INVX1   | 0.025 |   0.712 |    0.728 | 
     | regText/\reg_reg[6] | D ^          | DFFSR   | 0.000 |   0.713 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[41]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.604
This Block's Segment Delay(segDel): 0.159
Total delay(totDel): 0.604 + 0.159 = 0.763
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.604 / 0.763 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[6] /CLK 
Endpoint:   regText/\reg_reg[6] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[41] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.691
= Slack Time                    0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.037 | 
     | regKey/\reg_reg[41] | CLK ^ -> Q v | DFFSR   | 0.159 |   0.159 |    0.196 | 
     | U261                | B v -> Y ^   | XOR2X1  | 0.102 |   0.260 |    0.298 | 
     | s_x_6/U43           | A ^ -> Y v   | INVX1   | 0.072 |   0.333 |    0.370 | 
     | s_x_6/U23           | B v -> Y v   | AND2X1  | 0.053 |   0.386 |    0.423 | 
     | s_x_6/U24           | A v -> Y ^   | INVX1   | 0.030 |   0.416 |    0.453 | 
     | s_x_6/U42           | A ^ -> Y ^   | XOR2X1  | 0.054 |   0.469 |    0.506 | 
     | s_x_6/U41           | A ^ -> Y v   | MUX2X1  | 0.038 |   0.507 |    0.544 | 
     | s_x_6/U40           | C v -> Y ^   | OAI21X1 | 0.060 |   0.567 |    0.604 | 
     | mux_64/U122         | A ^ -> Y v   | MUX2X1  | 0.042 |   0.609 |    0.646 | 
     | mux_64/U121         | A v -> Y ^   | INVX1   | 0.026 |   0.635 |    0.672 | 
     | regText/U252        | A ^ -> Y v   | MUX2X1  | 0.031 |   0.666 |    0.703 | 
     | regText/U251        | A v -> Y ^   | INVX1   | 0.025 |   0.691 |    0.728 | 
     | regText/\reg_reg[6] | D ^          | DFFSR   | 0.000 |   0.691 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[40]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.592
This Block's Segment Delay(segDel): 0.159
Total delay(totDel): 0.592 + 0.159 = 0.750
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.592 / 0.750 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[38] /CLK 
Endpoint:   regText/\reg_reg[38] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[40] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.726
= Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.050 | 
     | regKey/\reg_reg[40]  | CLK ^ -> Q ^ | DFFSR   | 0.158 |   0.158 |    0.208 | 
     | U262                 | B ^ -> Y ^   | XOR2X1  | 0.062 |   0.220 |    0.270 | 
     | s_x_6/U21            | B ^ -> Y ^   | AND2X1  | 0.105 |   0.325 |    0.374 | 
     | s_x_6/U22            | A ^ -> Y v   | INVX1   | 0.040 |   0.364 |    0.414 | 
     | s_x_6/U29            | A v -> Y ^   | NAND3X1 | 0.048 |   0.413 |    0.462 | 
     | s_x_6/U5             | A ^ -> Y ^   | AND2X1  | 0.049 |   0.462 |    0.512 | 
     | s_x_6/U19            | A ^ -> Y v   | INVX1   | 0.029 |   0.491 |    0.541 | 
     | s_x_6/U27            | A v -> Y v   | OR2X1   | 0.047 |   0.538 |    0.587 | 
     | mux_64/U64           | A v -> Y ^   | MUX2X1  | 0.070 |   0.608 |    0.657 | 
     | mux_64/U63           | A ^ -> Y v   | INVX1   | 0.037 |   0.645 |    0.694 | 
     | regText/U130         | A v -> Y ^   | MUX2X1  | 0.048 |   0.692 |    0.742 | 
     | regText/U129         | A ^ -> Y v   | INVX1   | 0.034 |   0.726 |    0.776 | 
     | regText/\reg_reg[38] | D v          | DFFSR   | 0.000 |   0.726 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[40]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.590
This Block's Segment Delay(segDel): 0.147
Total delay(totDel): 0.590 + 0.147 = 0.737
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.590 / 0.737 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[38] /CLK 
Endpoint:   regText/\reg_reg[38] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[40] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.713
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.063 | 
     | regKey/\reg_reg[40]  | CLK ^ -> Q v | DFFSR   | 0.146 |   0.146 |    0.209 | 
     | U262                 | B v -> Y ^   | XOR2X1  | 0.060 |   0.206 |    0.269 | 
     | s_x_6/U21            | B ^ -> Y ^   | AND2X1  | 0.105 |   0.311 |    0.374 | 
     | s_x_6/U22            | A ^ -> Y v   | INVX1   | 0.040 |   0.351 |    0.414 | 
     | s_x_6/U29            | A v -> Y ^   | NAND3X1 | 0.048 |   0.399 |    0.462 | 
     | s_x_6/U5             | A ^ -> Y ^   | AND2X1  | 0.049 |   0.448 |    0.512 | 
     | s_x_6/U19            | A ^ -> Y v   | INVX1   | 0.029 |   0.477 |    0.541 | 
     | s_x_6/U27            | A v -> Y v   | OR2X1   | 0.047 |   0.524 |    0.587 | 
     | mux_64/U64           | A v -> Y ^   | MUX2X1  | 0.070 |   0.594 |    0.657 | 
     | mux_64/U63           | A ^ -> Y v   | INVX1   | 0.037 |   0.631 |    0.694 | 
     | regText/U130         | A v -> Y ^   | MUX2X1  | 0.048 |   0.678 |    0.742 | 
     | regText/U129         | A ^ -> Y v   | INVX1   | 0.034 |   0.712 |    0.776 | 
     | regText/\reg_reg[38] | D v          | DFFSR   | 0.000 |   0.713 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[39]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.582
This Block's Segment Delay(segDel): 0.171
Total delay(totDel): 0.582 + 0.171 = 0.753
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.582 / 0.753 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[37] /CLK 
Endpoint:   regText/\reg_reg[37] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[39] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.733
= Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.047 | 
     | regKey/\reg_reg[39]  | CLK ^ -> Q ^ | DFFSR   | 0.170 |   0.170 |    0.217 | 
     | U263                 | B ^ -> Y ^   | XOR2X1  | 0.078 |   0.248 |    0.295 | 
     | s_x_5/U35            | A ^ -> Y v   | INVX1   | 0.140 |   0.389 |    0.435 | 
     | s_x_5/U34            | B v -> Y ^   | NAND3X1 | 0.060 |   0.449 |    0.496 | 
     | s_x_5/U5             | B ^ -> Y ^   | AND2X1  | 0.054 |   0.502 |    0.549 | 
     | s_x_5/U19            | A ^ -> Y v   | INVX1   | 0.030 |   0.532 |    0.579 | 
     | s_x_5/U27            | A v -> Y v   | OR2X1   | 0.046 |   0.578 |    0.624 | 
     | mux_64/U62           | A v -> Y ^   | MUX2X1  | 0.050 |   0.627 |    0.674 | 
     | mux_64/U61           | A ^ -> Y v   | INVX1   | 0.032 |   0.660 |    0.707 | 
     | regText/U128         | A v -> Y ^   | MUX2X1  | 0.046 |   0.706 |    0.752 | 
     | regText/U127         | A ^ -> Y v   | INVX1   | 0.028 |   0.733 |    0.780 | 
     | regText/\reg_reg[37] | D v          | DFFSR   | 0.000 |   0.733 |    0.780 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[39]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.580
This Block's Segment Delay(segDel): 0.155
Total delay(totDel): 0.580 + 0.155 = 0.735
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.580 / 0.735 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[37] /CLK 
Endpoint:   regText/\reg_reg[37] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[39] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.715
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.065 | 
     | regKey/\reg_reg[39]  | CLK ^ -> Q v | DFFSR   | 0.154 |   0.154 |    0.219 | 
     | U263                 | B v -> Y ^   | XOR2X1  | 0.076 |   0.230 |    0.295 | 
     | s_x_5/U35            | A ^ -> Y v   | INVX1   | 0.140 |   0.370 |    0.435 | 
     | s_x_5/U34            | B v -> Y ^   | NAND3X1 | 0.060 |   0.430 |    0.496 | 
     | s_x_5/U5             | B ^ -> Y ^   | AND2X1  | 0.054 |   0.484 |    0.549 | 
     | s_x_5/U19            | A ^ -> Y v   | INVX1   | 0.030 |   0.513 |    0.579 | 
     | s_x_5/U27            | A v -> Y v   | OR2X1   | 0.046 |   0.559 |    0.624 | 
     | mux_64/U62           | A v -> Y ^   | MUX2X1  | 0.050 |   0.609 |    0.674 | 
     | mux_64/U61           | A ^ -> Y v   | INVX1   | 0.032 |   0.641 |    0.707 | 
     | regText/U128         | A v -> Y ^   | MUX2X1  | 0.046 |   0.687 |    0.752 | 
     | regText/U127         | A ^ -> Y v   | INVX1   | 0.028 |   0.714 |    0.780 | 
     | regText/\reg_reg[37] | D v          | DFFSR   | 0.000 |   0.715 |    0.780 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[38]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.538
This Block's Segment Delay(segDel): 0.425
Total delay(totDel): 0.538 + 0.425 = 0.963
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.538 / 0.963 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[5] /CLK 
Endpoint:   regText/\reg_reg[5] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[38] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.938
= Slack Time                   -0.163
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.163 | 
     | regKey/\reg_reg[38] | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.261 | 
     | U264                | B ^ -> Y ^   | XOR2X1  | 0.122 |   0.546 |    0.383 | 
     | s_x_5/U23           | A ^ -> Y ^   | AND2X1  | 0.042 |   0.588 |    0.425 | 
     | s_x_5/U24           | A ^ -> Y v   | INVX1   | 0.029 |   0.616 |    0.453 | 
     | s_x_5/U4            | B v -> Y v   | AND2X1  | 0.056 |   0.673 |    0.509 | 
     | s_x_5/U41           | B v -> Y ^   | MUX2X1  | 0.057 |   0.730 |    0.567 | 
     | s_x_5/U40           | C ^ -> Y v   | OAI21X1 | 0.029 |   0.759 |    0.596 | 
     | mux_64/U112         | A v -> Y ^   | MUX2X1  | 0.058 |   0.817 |    0.654 | 
     | mux_64/U111         | A ^ -> Y v   | INVX1   | 0.037 |   0.854 |    0.691 | 
     | regText/U242        | A v -> Y ^   | MUX2X1  | 0.049 |   0.903 |    0.740 | 
     | regText/U241        | A ^ -> Y v   | INVX1   | 0.035 |   0.938 |    0.775 | 
     | regText/\reg_reg[5] | D v          | DFFSR   | 0.000 |   0.938 |    0.775 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[38]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.520
This Block's Segment Delay(segDel): 0.171
Total delay(totDel): 0.520 + 0.171 = 0.690
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.520 / 0.690 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[5] /CLK 
Endpoint:   regText/\reg_reg[5] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[38] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.666
= Slack Time                    0.110
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.110 | 
     | regKey/\reg_reg[38] | CLK ^ -> Q v | DFFSR   | 0.169 |   0.169 |    0.279 | 
     | U264                | B v -> Y ^   | XOR2X1  | 0.104 |   0.273 |    0.383 | 
     | s_x_5/U23           | A ^ -> Y ^   | AND2X1  | 0.042 |   0.315 |    0.425 | 
     | s_x_5/U24           | A ^ -> Y v   | INVX1   | 0.029 |   0.344 |    0.453 | 
     | s_x_5/U4            | B v -> Y v   | AND2X1  | 0.056 |   0.400 |    0.510 | 
     | s_x_5/U41           | B v -> Y ^   | MUX2X1  | 0.057 |   0.457 |    0.567 | 
     | s_x_5/U40           | C ^ -> Y v   | OAI21X1 | 0.029 |   0.486 |    0.596 | 
     | mux_64/U112         | A v -> Y ^   | MUX2X1  | 0.058 |   0.544 |    0.654 | 
     | mux_64/U111         | A ^ -> Y v   | INVX1   | 0.037 |   0.581 |    0.691 | 
     | regText/U242        | A v -> Y ^   | MUX2X1  | 0.049 |   0.630 |    0.740 | 
     | regText/U241        | A ^ -> Y v   | INVX1   | 0.035 |   0.665 |    0.775 | 
     | regText/\reg_reg[5] | D v          | DFFSR   | 0.000 |   0.666 |    0.775 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[37]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.531
This Block's Segment Delay(segDel): 0.184
Total delay(totDel): 0.531 + 0.184 = 0.715
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.531 / 0.715 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[5] /CLK 
Endpoint:   regText/\reg_reg[5] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[37] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.690
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.085 | 
     | regKey/\reg_reg[37] | CLK ^ -> Q ^ | DFFSR   | 0.183 |   0.183 |    0.268 | 
     | U265                | B ^ -> Y ^   | XOR2X1  | 0.077 |   0.260 |    0.345 | 
     | s_x_5/U43           | A ^ -> Y v   | INVX1   | 0.054 |   0.313 |    0.398 | 
     | s_x_5/U23           | B v -> Y v   | AND2X1  | 0.052 |   0.365 |    0.450 | 
     | s_x_5/U24           | A v -> Y ^   | INVX1   | 0.028 |   0.393 |    0.478 | 
     | s_x_5/U42           | A ^ -> Y v   | XOR2X1  | 0.039 |   0.433 |    0.518 | 
     | s_x_5/U41           | A v -> Y ^   | MUX2X1  | 0.049 |   0.482 |    0.567 | 
     | s_x_5/U40           | C ^ -> Y v   | OAI21X1 | 0.029 |   0.511 |    0.596 | 
     | mux_64/U112         | A v -> Y ^   | MUX2X1  | 0.058 |   0.569 |    0.654 | 
     | mux_64/U111         | A ^ -> Y v   | INVX1   | 0.037 |   0.606 |    0.691 | 
     | regText/U242        | A v -> Y ^   | MUX2X1  | 0.049 |   0.655 |    0.740 | 
     | regText/U241        | A ^ -> Y v   | INVX1   | 0.035 |   0.690 |    0.775 | 
     | regText/\reg_reg[5] | D v          | DFFSR   | 0.000 |   0.690 |    0.775 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[37]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.528
This Block's Segment Delay(segDel): 0.164
Total delay(totDel): 0.528 + 0.164 = 0.692
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.528 / 0.692 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[5] /CLK 
Endpoint:   regText/\reg_reg[5] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[37] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.667
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.108 | 
     | regKey/\reg_reg[37] | CLK ^ -> Q v | DFFSR   | 0.162 |   0.162 |    0.271 | 
     | U265                | B v -> Y ^   | XOR2X1  | 0.074 |   0.236 |    0.345 | 
     | s_x_5/U43           | A ^ -> Y v   | INVX1   | 0.054 |   0.290 |    0.398 | 
     | s_x_5/U23           | B v -> Y v   | AND2X1  | 0.052 |   0.342 |    0.450 | 
     | s_x_5/U24           | A v -> Y ^   | INVX1   | 0.028 |   0.370 |    0.478 | 
     | s_x_5/U42           | A ^ -> Y v   | XOR2X1  | 0.039 |   0.409 |    0.518 | 
     | s_x_5/U41           | A v -> Y ^   | MUX2X1  | 0.049 |   0.458 |    0.567 | 
     | s_x_5/U40           | C ^ -> Y v   | OAI21X1 | 0.029 |   0.487 |    0.596 | 
     | mux_64/U112         | A v -> Y ^   | MUX2X1  | 0.058 |   0.546 |    0.654 | 
     | mux_64/U111         | A ^ -> Y v   | INVX1   | 0.037 |   0.583 |    0.691 | 
     | regText/U242        | A v -> Y ^   | MUX2X1  | 0.049 |   0.632 |    0.740 | 
     | regText/U241        | A ^ -> Y v   | INVX1   | 0.035 |   0.667 |    0.775 | 
     | regText/\reg_reg[5] | D v          | DFFSR   | 0.000 |   0.667 |    0.775 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[36]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.565
This Block's Segment Delay(segDel): 0.139
Total delay(totDel): 0.565 + 0.139 = 0.704
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.565 / 0.704 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[21] /CLK 
Endpoint:   regText/\reg_reg[21] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[36] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.679
= Slack Time                    0.096
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.096 | 
     | regKey/\reg_reg[36]  | CLK ^ -> Q ^ | DFFSR   | 0.137 |   0.137 |    0.233 | 
     | U266                 | B ^ -> Y ^   | XOR2X1  | 0.115 |   0.252 |    0.348 | 
     | s_x_5/U21            | B ^ -> Y ^   | AND2X1  | 0.056 |   0.308 |    0.404 | 
     | s_x_5/U39            | A ^ -> Y v   | MUX2X1  | 0.037 |   0.345 |    0.441 | 
     | s_x_5/U37            | B v -> Y ^   | MUX2X1  | 0.054 |   0.399 |    0.495 | 
     | s_x_5/U36            | A ^ -> Y v   | INVX1   | 0.033 |   0.431 |    0.528 | 
     | s_x_5/U33            | A v -> Y ^   | NAND3X1 | 0.049 |   0.480 |    0.577 | 
     | s_x_5/U32            | A ^ -> Y v   | INVX1   | 0.031 |   0.512 |    0.608 | 
     | mux_64/U28           | A v -> Y ^   | MUX2X1  | 0.047 |   0.558 |    0.655 | 
     | mux_64/U27           | A ^ -> Y v   | INVX1   | 0.029 |   0.588 |    0.684 | 
     | regText/U94          | A v -> Y ^   | MUX2X1  | 0.056 |   0.644 |    0.740 | 
     | regText/U93          | A ^ -> Y v   | INVX1   | 0.035 |   0.679 |    0.775 | 
     | regText/\reg_reg[21] | D v          | DFFSR   | 0.000 |   0.679 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[36]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.565
This Block's Segment Delay(segDel): 0.162
Total delay(totDel): 0.565 + 0.162 = 0.727
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.565 / 0.727 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[21] /CLK 
Endpoint:   regText/\reg_reg[21] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[36] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.702
= Slack Time                    0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.073 | 
     | regKey/\reg_reg[36]  | CLK ^ -> Q v | DFFSR   | 0.160 |   0.160 |    0.233 | 
     | U266                 | B v -> Y ^   | XOR2X1  | 0.115 |   0.275 |    0.348 | 
     | s_x_5/U21            | B ^ -> Y ^   | AND2X1  | 0.056 |   0.331 |    0.404 | 
     | s_x_5/U39            | A ^ -> Y v   | MUX2X1  | 0.037 |   0.368 |    0.441 | 
     | s_x_5/U37            | B v -> Y ^   | MUX2X1  | 0.054 |   0.422 |    0.495 | 
     | s_x_5/U36            | A ^ -> Y v   | INVX1   | 0.033 |   0.454 |    0.528 | 
     | s_x_5/U33            | A v -> Y ^   | NAND3X1 | 0.049 |   0.503 |    0.577 | 
     | s_x_5/U32            | A ^ -> Y v   | INVX1   | 0.031 |   0.535 |    0.608 | 
     | mux_64/U28           | A v -> Y ^   | MUX2X1  | 0.047 |   0.581 |    0.655 | 
     | mux_64/U27           | A ^ -> Y v   | INVX1   | 0.029 |   0.611 |    0.684 | 
     | regText/U94          | A v -> Y ^   | MUX2X1  | 0.056 |   0.666 |    0.740 | 
     | regText/U93          | A ^ -> Y v   | INVX1   | 0.035 |   0.702 |    0.775 | 
     | regText/\reg_reg[21] | D v          | DFFSR   | 0.000 |   0.702 |    0.776 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[35]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.586
This Block's Segment Delay(segDel): 0.187
Total delay(totDel): 0.586 + 0.187 = 0.773
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.586 / 0.773 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[36] /CLK 
Endpoint:   regText/\reg_reg[36] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[35] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.750
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.027 | 
     | regKey/\reg_reg[35]  | CLK ^ -> Q ^ | DFFSR   | 0.186 |   0.186 |    0.213 | 
     | U268                 | B ^ -> Y ^   | XOR2X1  | 0.061 |   0.247 |    0.274 | 
     | s_x_4/U35            | A ^ -> Y v   | INVX1   | 0.127 |   0.374 |    0.401 | 
     | s_x_4/U34            | B v -> Y ^   | NAND3X1 | 0.069 |   0.443 |    0.470 | 
     | s_x_4/U5             | B ^ -> Y ^   | AND2X1  | 0.058 |   0.501 |    0.528 | 
     | s_x_4/U19            | A ^ -> Y v   | INVX1   | 0.030 |   0.532 |    0.558 | 
     | s_x_4/U27            | A v -> Y v   | OR2X1   | 0.047 |   0.579 |    0.605 | 
     | mux_64/U60           | A v -> Y ^   | MUX2X1  | 0.049 |   0.628 |    0.654 | 
     | mux_64/U59           | A ^ -> Y v   | INVX1   | 0.035 |   0.663 |    0.690 | 
     | regText/U126         | A v -> Y ^   | MUX2X1  | 0.054 |   0.717 |    0.744 | 
     | regText/U125         | A ^ -> Y v   | INVX1   | 0.033 |   0.750 |    0.777 | 
     | regText/\reg_reg[36] | D v          | DFFSR   | 0.000 |   0.750 |    0.777 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[35]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.583
This Block's Segment Delay(segDel): 0.166
Total delay(totDel): 0.583 + 0.166 = 0.748
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.583 / 0.748 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[36] /CLK 
Endpoint:   regText/\reg_reg[36] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[35] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.726
= Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.052 | 
     | regKey/\reg_reg[35]  | CLK ^ -> Q v | DFFSR   | 0.165 |   0.165 |    0.216 | 
     | U268                 | B v -> Y ^   | XOR2X1  | 0.058 |   0.222 |    0.274 | 
     | s_x_4/U35            | A ^ -> Y v   | INVX1   | 0.127 |   0.349 |    0.401 | 
     | s_x_4/U34            | B v -> Y ^   | NAND3X1 | 0.069 |   0.418 |    0.470 | 
     | s_x_4/U5             | B ^ -> Y ^   | AND2X1  | 0.058 |   0.477 |    0.528 | 
     | s_x_4/U19            | A ^ -> Y v   | INVX1   | 0.030 |   0.507 |    0.558 | 
     | s_x_4/U27            | A v -> Y v   | OR2X1   | 0.047 |   0.554 |    0.605 | 
     | mux_64/U60           | A v -> Y ^   | MUX2X1  | 0.049 |   0.603 |    0.654 | 
     | mux_64/U59           | A ^ -> Y v   | INVX1   | 0.035 |   0.638 |    0.690 | 
     | regText/U126         | A v -> Y ^   | MUX2X1  | 0.054 |   0.692 |    0.744 | 
     | regText/U125         | A ^ -> Y v   | INVX1   | 0.033 |   0.725 |    0.777 | 
     | regText/\reg_reg[36] | D v          | DFFSR   | 0.000 |   0.726 |    0.777 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[34]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.515
This Block's Segment Delay(segDel): 0.197
Total delay(totDel): 0.515 + 0.197 = 0.711
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.515 / 0.711 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[36] /CLK 
Endpoint:   regText/\reg_reg[36] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[34] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.689
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.089 | 
     | regKey/\reg_reg[34]  | CLK ^ -> Q ^ | DFFSR   | 0.196 |   0.196 |    0.285 | 
     | U269                 | B ^ -> Y ^   | XOR2X1  | 0.113 |   0.309 |    0.397 | 
     | s_x_4/U31            | A ^ -> Y v   | INVX1   | 0.025 |   0.334 |    0.423 | 
     | s_x_4/U29            | B v -> Y ^   | NAND3X1 | 0.055 |   0.389 |    0.478 | 
     | s_x_4/U5             | A ^ -> Y ^   | AND2X1  | 0.050 |   0.440 |    0.528 | 
     | s_x_4/U19            | A ^ -> Y v   | INVX1   | 0.030 |   0.470 |    0.558 | 
     | s_x_4/U27            | A v -> Y v   | OR2X1   | 0.047 |   0.517 |    0.605 | 
     | mux_64/U60           | A v -> Y ^   | MUX2X1  | 0.049 |   0.566 |    0.654 | 
     | mux_64/U59           | A ^ -> Y v   | INVX1   | 0.035 |   0.601 |    0.690 | 
     | regText/U126         | A v -> Y ^   | MUX2X1  | 0.054 |   0.656 |    0.744 | 
     | regText/U125         | A ^ -> Y v   | INVX1   | 0.033 |   0.688 |    0.777 | 
     | regText/\reg_reg[36] | D v          | DFFSR   | 0.000 |   0.689 |    0.777 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[34]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.511
This Block's Segment Delay(segDel): 0.172
Total delay(totDel): 0.511 + 0.172 = 0.683
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.511 / 0.683 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[36] /CLK 
Endpoint:   regText/\reg_reg[36] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[34] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.660
= Slack Time                    0.117
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.117 | 
     | regKey/\reg_reg[34]  | CLK ^ -> Q v | DFFSR   | 0.171 |   0.171 |    0.288 | 
     | U269                 | B v -> Y ^   | XOR2X1  | 0.109 |   0.280 |    0.398 | 
     | s_x_4/U31            | A ^ -> Y v   | INVX1   | 0.025 |   0.306 |    0.423 | 
     | s_x_4/U29            | B v -> Y ^   | NAND3X1 | 0.055 |   0.361 |    0.478 | 
     | s_x_4/U5             | A ^ -> Y ^   | AND2X1  | 0.050 |   0.411 |    0.528 | 
     | s_x_4/U19            | A ^ -> Y v   | INVX1   | 0.030 |   0.441 |    0.559 | 
     | s_x_4/U27            | A v -> Y v   | OR2X1   | 0.047 |   0.488 |    0.605 | 
     | mux_64/U60           | A v -> Y ^   | MUX2X1  | 0.049 |   0.537 |    0.654 | 
     | mux_64/U59           | A ^ -> Y v   | INVX1   | 0.035 |   0.572 |    0.690 | 
     | regText/U126         | A v -> Y ^   | MUX2X1  | 0.054 |   0.627 |    0.744 | 
     | regText/U125         | A ^ -> Y v   | INVX1   | 0.033 |   0.660 |    0.777 | 
     | regText/\reg_reg[36] | D v          | DFFSR   | 0.000 |   0.660 |    0.777 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[33]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.551
This Block's Segment Delay(segDel): 0.166
Total delay(totDel): 0.551 + 0.166 = 0.717
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.551 / 0.717 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[36] /CLK 
Endpoint:   regText/\reg_reg[36] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[33] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.694
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.083 | 
     | regKey/\reg_reg[33]  | CLK ^ -> Q ^ | DFFSR   | 0.166 |   0.166 |    0.248 | 
     | U270                 | B ^ -> Y ^   | XOR2X1  | 0.087 |   0.253 |    0.336 | 
     | s_x_4/U21            | A ^ -> Y ^   | AND2X1  | 0.052 |   0.305 |    0.388 | 
     | s_x_4/U22            | A ^ -> Y v   | INVX1   | 0.037 |   0.342 |    0.425 | 
     | s_x_4/U29            | A v -> Y ^   | NAND3X1 | 0.053 |   0.395 |    0.478 | 
     | s_x_4/U5             | A ^ -> Y ^   | AND2X1  | 0.050 |   0.445 |    0.528 | 
     | s_x_4/U19            | A ^ -> Y v   | INVX1   | 0.030 |   0.476 |    0.558 | 
     | s_x_4/U27            | A v -> Y v   | OR2X1   | 0.047 |   0.523 |    0.605 | 
     | mux_64/U60           | A v -> Y ^   | MUX2X1  | 0.049 |   0.572 |    0.654 | 
     | mux_64/U59           | A ^ -> Y v   | INVX1   | 0.035 |   0.607 |    0.690 | 
     | regText/U126         | A v -> Y ^   | MUX2X1  | 0.054 |   0.661 |    0.744 | 
     | regText/U125         | A ^ -> Y v   | INVX1   | 0.033 |   0.694 |    0.777 | 
     | regText/\reg_reg[36] | D v          | DFFSR   | 0.000 |   0.694 |    0.777 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[33]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.549
This Block's Segment Delay(segDel): 0.152
Total delay(totDel): 0.549 + 0.152 = 0.701
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.549 / 0.701 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[36] /CLK 
Endpoint:   regText/\reg_reg[36] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[33] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.678
= Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.099 | 
     | regKey/\reg_reg[33]  | CLK ^ -> Q v | DFFSR   | 0.151 |   0.151 |    0.250 | 
     | U270                 | B v -> Y ^   | XOR2X1  | 0.085 |   0.236 |    0.336 | 
     | s_x_4/U21            | A ^ -> Y ^   | AND2X1  | 0.052 |   0.289 |    0.388 | 
     | s_x_4/U22            | A ^ -> Y v   | INVX1   | 0.037 |   0.326 |    0.425 | 
     | s_x_4/U29            | A v -> Y ^   | NAND3X1 | 0.053 |   0.379 |    0.478 | 
     | s_x_4/U5             | A ^ -> Y ^   | AND2X1  | 0.050 |   0.429 |    0.528 | 
     | s_x_4/U19            | A ^ -> Y v   | INVX1   | 0.030 |   0.459 |    0.558 | 
     | s_x_4/U27            | A v -> Y v   | OR2X1   | 0.047 |   0.506 |    0.605 | 
     | mux_64/U60           | A v -> Y ^   | MUX2X1  | 0.049 |   0.555 |    0.654 | 
     | mux_64/U59           | A ^ -> Y v   | INVX1   | 0.035 |   0.590 |    0.690 | 
     | regText/U126         | A v -> Y ^   | MUX2X1  | 0.054 |   0.645 |    0.744 | 
     | regText/U125         | A ^ -> Y v   | INVX1   | 0.033 |   0.678 |    0.777 | 
     | regText/\reg_reg[36] | D v          | DFFSR   | 0.000 |   0.678 |    0.777 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[32]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.578
This Block's Segment Delay(segDel): 0.170
Total delay(totDel): 0.578 + 0.170 = 0.748
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.578 / 0.748 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[36] /CLK 
Endpoint:   regText/\reg_reg[36] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[32] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.725
= Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.052 | 
     | regKey/\reg_reg[32]  | CLK ^ -> Q ^ | DFFSR   | 0.169 |   0.169 |    0.221 | 
     | U271                 | B ^ -> Y ^   | XOR2X1  | 0.064 |   0.233 |    0.285 | 
     | s_x_4/U21            | B ^ -> Y ^   | AND2X1  | 0.103 |   0.336 |    0.388 | 
     | s_x_4/U22            | A ^ -> Y v   | INVX1   | 0.037 |   0.373 |    0.425 | 
     | s_x_4/U29            | A v -> Y ^   | NAND3X1 | 0.053 |   0.426 |    0.478 | 
     | s_x_4/U5             | A ^ -> Y ^   | AND2X1  | 0.050 |   0.476 |    0.528 | 
     | s_x_4/U19            | A ^ -> Y v   | INVX1   | 0.030 |   0.506 |    0.558 | 
     | s_x_4/U27            | A v -> Y v   | OR2X1   | 0.047 |   0.553 |    0.605 | 
     | mux_64/U60           | A v -> Y ^   | MUX2X1  | 0.049 |   0.602 |    0.654 | 
     | mux_64/U59           | A ^ -> Y v   | INVX1   | 0.035 |   0.638 |    0.690 | 
     | regText/U126         | A v -> Y ^   | MUX2X1  | 0.054 |   0.692 |    0.744 | 
     | regText/U125         | A ^ -> Y v   | INVX1   | 0.033 |   0.725 |    0.777 | 
     | regText/\reg_reg[36] | D v          | DFFSR   | 0.000 |   0.725 |    0.777 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[32]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.576
This Block's Segment Delay(segDel): 0.154
Total delay(totDel): 0.576 + 0.154 = 0.730
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.576 / 0.730 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[36] /CLK 
Endpoint:   regText/\reg_reg[36] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[32] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.707
= Slack Time                    0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.070 | 
     | regKey/\reg_reg[32]  | CLK ^ -> Q v | DFFSR   | 0.153 |   0.153 |    0.223 | 
     | U271                 | B v -> Y ^   | XOR2X1  | 0.062 |   0.215 |    0.285 | 
     | s_x_4/U21            | B ^ -> Y ^   | AND2X1  | 0.103 |   0.318 |    0.388 | 
     | s_x_4/U22            | A ^ -> Y v   | INVX1   | 0.037 |   0.355 |    0.425 | 
     | s_x_4/U29            | A v -> Y ^   | NAND3X1 | 0.053 |   0.408 |    0.478 | 
     | s_x_4/U5             | A ^ -> Y ^   | AND2X1  | 0.050 |   0.458 |    0.528 | 
     | s_x_4/U19            | A ^ -> Y v   | INVX1   | 0.030 |   0.488 |    0.558 | 
     | s_x_4/U27            | A v -> Y v   | OR2X1   | 0.047 |   0.535 |    0.605 | 
     | mux_64/U60           | A v -> Y ^   | MUX2X1  | 0.049 |   0.584 |    0.654 | 
     | mux_64/U59           | A ^ -> Y v   | INVX1   | 0.035 |   0.620 |    0.690 | 
     | regText/U126         | A v -> Y ^   | MUX2X1  | 0.054 |   0.674 |    0.744 | 
     | regText/U125         | A ^ -> Y v   | INVX1   | 0.033 |   0.707 |    0.777 | 
     | regText/\reg_reg[36] | D v          | DFFSR   | 0.000 |   0.707 |    0.777 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[31]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.552
This Block's Segment Delay(segDel): 0.168
Total delay(totDel): 0.552 + 0.168 = 0.720
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.552 / 0.720 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[19] /CLK 
Endpoint:   regText/\reg_reg[19] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[31] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.698
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.080 | 
     | regKey/\reg_reg[31]  | CLK ^ -> Q ^ | DFFSR   | 0.167 |   0.167 |    0.248 | 
     | U272                 | B ^ -> Y ^   | XOR2X1  | 0.058 |   0.225 |    0.306 | 
     | s_x_3/U13            | A ^ -> Y ^   | AND2X1  | 0.108 |   0.333 |    0.413 | 
     | s_x_3/U14            | A ^ -> Y v   | INVX1   | 0.029 |   0.362 |    0.443 | 
     | s_x_3/U37            | A v -> Y ^   | MUX2X1  | 0.050 |   0.413 |    0.493 | 
     | s_x_3/U36            | A ^ -> Y v   | INVX1   | 0.031 |   0.444 |    0.524 | 
     | s_x_3/U33            | A v -> Y ^   | NAND3X1 | 0.050 |   0.494 |    0.574 | 
     | s_x_3/U32            | A ^ -> Y v   | INVX1   | 0.031 |   0.525 |    0.605 | 
     | mux_64/U22           | A v -> Y ^   | MUX2X1  | 0.052 |   0.576 |    0.657 | 
     | mux_64/U21           | A ^ -> Y v   | INVX1   | 0.040 |   0.616 |    0.696 | 
     | regText/U88          | A v -> Y ^   | MUX2X1  | 0.051 |   0.667 |    0.747 | 
     | regText/U87          | A ^ -> Y v   | INVX1   | 0.031 |   0.698 |    0.778 | 
     | regText/\reg_reg[19] | D v          | DFFSR   | 0.000 |   0.698 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[31]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.550
This Block's Segment Delay(segDel): 0.153
Total delay(totDel): 0.550 + 0.153 = 0.702
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.550 / 0.702 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[19] /CLK 
Endpoint:   regText/\reg_reg[19] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[31] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.681
= Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.098 | 
     | regKey/\reg_reg[31]  | CLK ^ -> Q v | DFFSR   | 0.152 |   0.152 |    0.250 | 
     | U272                 | B v -> Y ^   | XOR2X1  | 0.056 |   0.208 |    0.305 | 
     | s_x_3/U13            | A ^ -> Y ^   | AND2X1  | 0.108 |   0.316 |    0.413 | 
     | s_x_3/U14            | A ^ -> Y v   | INVX1   | 0.029 |   0.345 |    0.443 | 
     | s_x_3/U37            | A v -> Y ^   | MUX2X1  | 0.050 |   0.395 |    0.493 | 
     | s_x_3/U36            | A ^ -> Y v   | INVX1   | 0.031 |   0.426 |    0.524 | 
     | s_x_3/U33            | A v -> Y ^   | NAND3X1 | 0.050 |   0.476 |    0.574 | 
     | s_x_3/U32            | A ^ -> Y v   | INVX1   | 0.031 |   0.507 |    0.605 | 
     | mux_64/U22           | A v -> Y ^   | MUX2X1  | 0.052 |   0.559 |    0.656 | 
     | mux_64/U21           | A ^ -> Y v   | INVX1   | 0.040 |   0.599 |    0.696 | 
     | regText/U88          | A v -> Y ^   | MUX2X1  | 0.051 |   0.650 |    0.747 | 
     | regText/U87          | A ^ -> Y v   | INVX1   | 0.031 |   0.680 |    0.778 | 
     | regText/\reg_reg[19] | D v          | DFFSR   | 0.000 |   0.681 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[30]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.517
This Block's Segment Delay(segDel): 0.175
Total delay(totDel): 0.517 + 0.175 = 0.692
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.517 / 0.692 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[3] /CLK 
Endpoint:   regText/\reg_reg[3] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[30] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.670
= Slack Time                    0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.108 | 
     | regKey/\reg_reg[30] | CLK ^ -> Q ^ | DFFSR   | 0.174 |   0.174 |    0.282 | 
     | U273                | B ^ -> Y ^   | XOR2X1  | 0.117 |   0.291 |    0.399 | 
     | s_x_3/U23           | A ^ -> Y ^   | AND2X1  | 0.042 |   0.333 |    0.441 | 
     | s_x_3/U24           | A ^ -> Y v   | INVX1   | 0.030 |   0.362 |    0.471 | 
     | s_x_3/U4            | B v -> Y v   | AND2X1  | 0.055 |   0.417 |    0.525 | 
     | s_x_3/U41           | B v -> Y ^   | MUX2X1  | 0.056 |   0.473 |    0.581 | 
     | s_x_3/U40           | C ^ -> Y v   | OAI21X1 | 0.034 |   0.507 |    0.615 | 
     | mux_64/U68          | A v -> Y ^   | MUX2X1  | 0.049 |   0.556 |    0.664 | 
     | mux_64/U67          | A ^ -> Y v   | INVX1   | 0.036 |   0.592 |    0.700 | 
     | regText/U198        | A v -> Y ^   | MUX2X1  | 0.047 |   0.639 |    0.747 | 
     | regText/U197        | A ^ -> Y v   | INVX1   | 0.031 |   0.670 |    0.778 | 
     | regText/\reg_reg[3] | D v          | DFFSR   | 0.000 |   0.670 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[30]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.515
This Block's Segment Delay(segDel): 0.158
Total delay(totDel): 0.515 + 0.158 = 0.672
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.515 / 0.672 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[3] /CLK 
Endpoint:   regText/\reg_reg[3] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[30] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.650
= Slack Time                    0.128
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.128 | 
     | regKey/\reg_reg[30] | CLK ^ -> Q v | DFFSR   | 0.156 |   0.156 |    0.284 | 
     | U273                | B v -> Y ^   | XOR2X1  | 0.115 |   0.271 |    0.399 | 
     | s_x_3/U23           | A ^ -> Y ^   | AND2X1  | 0.042 |   0.313 |    0.441 | 
     | s_x_3/U24           | A ^ -> Y v   | INVX1   | 0.030 |   0.342 |    0.471 | 
     | s_x_3/U4            | B v -> Y v   | AND2X1  | 0.055 |   0.397 |    0.525 | 
     | s_x_3/U41           | B v -> Y ^   | MUX2X1  | 0.056 |   0.453 |    0.581 | 
     | s_x_3/U40           | C ^ -> Y v   | OAI21X1 | 0.034 |   0.487 |    0.615 | 
     | mux_64/U68          | A v -> Y ^   | MUX2X1  | 0.049 |   0.536 |    0.664 | 
     | mux_64/U67          | A ^ -> Y v   | INVX1   | 0.036 |   0.572 |    0.700 | 
     | regText/U198        | A v -> Y ^   | MUX2X1  | 0.047 |   0.619 |    0.747 | 
     | regText/U197        | A ^ -> Y v   | INVX1   | 0.031 |   0.650 |    0.778 | 
     | regText/\reg_reg[3] | D v          | DFFSR   | 0.000 |   0.650 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[29]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.563
This Block's Segment Delay(segDel): 0.168
Total delay(totDel): 0.563 + 0.168 = 0.731
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.563 / 0.731 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[3] /CLK 
Endpoint:   regText/\reg_reg[3] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[29] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.659
= Slack Time                    0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.069 | 
     | regKey/\reg_reg[29] | CLK ^ -> Q ^ | DFFSR   | 0.167 |   0.167 |    0.237 | 
     | U274                | B ^ -> Y ^   | XOR2X1  | 0.094 |   0.262 |    0.331 | 
     | s_x_3/U43           | A ^ -> Y v   | INVX1   | 0.072 |   0.334 |    0.403 | 
     | s_x_3/U23           | B v -> Y v   | AND2X1  | 0.054 |   0.388 |    0.457 | 
     | s_x_3/U24           | A v -> Y ^   | INVX1   | 0.030 |   0.418 |    0.487 | 
     | s_x_3/U42           | A ^ -> Y ^   | XOR2X1  | 0.046 |   0.463 |    0.533 | 
     | s_x_3/U41           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.496 |    0.565 | 
     | s_x_3/U40           | C v -> Y ^   | OAI21X1 | 0.049 |   0.545 |    0.614 | 
     | mux_64/U68          | A ^ -> Y v   | MUX2X1  | 0.034 |   0.579 |    0.648 | 
     | mux_64/U67          | A v -> Y ^   | INVX1   | 0.029 |   0.608 |    0.677 | 
     | regText/U198        | A ^ -> Y v   | MUX2X1  | 0.031 |   0.638 |    0.707 | 
     | regText/U197        | A v -> Y ^   | INVX1   | 0.021 |   0.659 |    0.728 | 
     | regText/\reg_reg[3] | D ^          | DFFSR   | 0.000 |   0.659 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[29]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.561
This Block's Segment Delay(segDel): 0.152
Total delay(totDel): 0.561 + 0.152 = 0.713
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.561 / 0.713 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[3] /CLK 
Endpoint:   regText/\reg_reg[3] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[29] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.642
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.087 | 
     | regKey/\reg_reg[29] | CLK ^ -> Q v | DFFSR   | 0.152 |   0.152 |    0.239 | 
     | U274                | B v -> Y ^   | XOR2X1  | 0.092 |   0.244 |    0.331 | 
     | s_x_3/U43           | A ^ -> Y v   | INVX1   | 0.072 |   0.316 |    0.403 | 
     | s_x_3/U23           | B v -> Y v   | AND2X1  | 0.054 |   0.370 |    0.457 | 
     | s_x_3/U24           | A v -> Y ^   | INVX1   | 0.030 |   0.400 |    0.487 | 
     | s_x_3/U42           | A ^ -> Y ^   | XOR2X1  | 0.046 |   0.446 |    0.533 | 
     | s_x_3/U41           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.478 |    0.565 | 
     | s_x_3/U40           | C v -> Y ^   | OAI21X1 | 0.049 |   0.527 |    0.614 | 
     | mux_64/U68          | A ^ -> Y v   | MUX2X1  | 0.034 |   0.562 |    0.648 | 
     | mux_64/U67          | A v -> Y ^   | INVX1   | 0.029 |   0.590 |    0.677 | 
     | regText/U198        | A ^ -> Y v   | MUX2X1  | 0.031 |   0.621 |    0.707 | 
     | regText/U197        | A v -> Y ^   | INVX1   | 0.021 |   0.642 |    0.728 | 
     | regText/\reg_reg[3] | D ^          | DFFSR   | 0.000 |   0.642 |    0.728 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[28]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.580
This Block's Segment Delay(segDel): 0.194
Total delay(totDel): 0.580 + 0.194 = 0.774
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.580 / 0.774 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[19] /CLK 
Endpoint:   regText/\reg_reg[19] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[28] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.753
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.026 | 
     | regKey/\reg_reg[28]  | CLK ^ -> Q ^ | DFFSR   | 0.193 |   0.193 |    0.219 | 
     | U275                 | B ^ -> Y ^   | XOR2X1  | 0.122 |   0.315 |    0.340 | 
     | s_x_3/U21            | B ^ -> Y ^   | AND2X1  | 0.055 |   0.370 |    0.395 | 
     | s_x_3/U39            | A ^ -> Y v   | MUX2X1  | 0.039 |   0.409 |    0.434 | 
     | s_x_3/U37            | B v -> Y ^   | MUX2X1  | 0.059 |   0.467 |    0.493 | 
     | s_x_3/U36            | A ^ -> Y v   | INVX1   | 0.031 |   0.498 |    0.524 | 
     | s_x_3/U33            | A v -> Y ^   | NAND3X1 | 0.050 |   0.548 |    0.574 | 
     | s_x_3/U32            | A ^ -> Y v   | INVX1   | 0.031 |   0.579 |    0.605 | 
     | mux_64/U22           | A v -> Y ^   | MUX2X1  | 0.052 |   0.631 |    0.656 | 
     | mux_64/U21           | A ^ -> Y v   | INVX1   | 0.040 |   0.671 |    0.696 | 
     | regText/U88          | A v -> Y ^   | MUX2X1  | 0.051 |   0.722 |    0.747 | 
     | regText/U87          | A ^ -> Y v   | INVX1   | 0.031 |   0.752 |    0.778 | 
     | regText/\reg_reg[19] | D v          | DFFSR   | 0.000 |   0.753 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[28]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.576
This Block's Segment Delay(segDel): 0.158
Total delay(totDel): 0.576 + 0.158 = 0.733
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.576 / 0.733 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[19] /CLK 
Endpoint:   regText/\reg_reg[19] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[28] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.712
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.067 | 
     | regKey/\reg_reg[28]  | CLK ^ -> Q v | DFFSR   | 0.157 |   0.157 |    0.223 | 
     | U275                 | B v -> Y ^   | XOR2X1  | 0.117 |   0.274 |    0.340 | 
     | s_x_3/U21            | B ^ -> Y ^   | AND2X1  | 0.055 |   0.329 |    0.395 | 
     | s_x_3/U39            | A ^ -> Y v   | MUX2X1  | 0.039 |   0.368 |    0.434 | 
     | s_x_3/U37            | B v -> Y ^   | MUX2X1  | 0.059 |   0.426 |    0.493 | 
     | s_x_3/U36            | A ^ -> Y v   | INVX1   | 0.031 |   0.457 |    0.524 | 
     | s_x_3/U33            | A v -> Y ^   | NAND3X1 | 0.050 |   0.507 |    0.574 | 
     | s_x_3/U32            | A ^ -> Y v   | INVX1   | 0.031 |   0.538 |    0.605 | 
     | mux_64/U22           | A v -> Y ^   | MUX2X1  | 0.052 |   0.590 |    0.656 | 
     | mux_64/U21           | A ^ -> Y v   | INVX1   | 0.040 |   0.630 |    0.696 | 
     | regText/U88          | A v -> Y ^   | MUX2X1  | 0.051 |   0.681 |    0.747 | 
     | regText/U87          | A ^ -> Y v   | INVX1   | 0.031 |   0.711 |    0.778 | 
     | regText/\reg_reg[19] | D v          | DFFSR   | 0.000 |   0.712 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[27]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.604
This Block's Segment Delay(segDel): 0.165
Total delay(totDel): 0.604 + 0.165 = 0.769
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.604 / 0.769 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[18] /CLK 
Endpoint:   regText/\reg_reg[18] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[27] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.741
= Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.031 | 
     | regKey/\reg_reg[27]  | CLK ^ -> Q ^ | DFFSR   | 0.164 |   0.164 |    0.195 | 
     | U276                 | B ^ -> Y ^   | XOR2X1  | 0.153 |   0.317 |    0.348 | 
     | s_x_2/U39            | S ^ -> Y v   | MUX2X1  | 0.074 |   0.391 |    0.422 | 
     | s_x_2/U37            | B v -> Y ^   | MUX2X1  | 0.054 |   0.445 |    0.477 | 
     | s_x_2/U36            | A ^ -> Y v   | INVX1   | 0.029 |   0.474 |    0.505 | 
     | s_x_2/U33            | A v -> Y ^   | NAND3X1 | 0.053 |   0.527 |    0.558 | 
     | s_x_2/U32            | A ^ -> Y v   | INVX1   | 0.037 |   0.564 |    0.596 | 
     | mux_64/U20           | A v -> Y ^   | MUX2X1  | 0.052 |   0.616 |    0.647 | 
     | mux_64/U19           | A ^ -> Y v   | INVX1   | 0.033 |   0.649 |    0.680 | 
     | regText/U86          | A v -> Y ^   | MUX2X1  | 0.052 |   0.701 |    0.733 | 
     | regText/U85          | A ^ -> Y v   | INVX1   | 0.039 |   0.741 |    0.772 | 
     | regText/\reg_reg[18] | D v          | DFFSR   | 0.001 |   0.741 |    0.773 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[27]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.602
This Block's Segment Delay(segDel): 0.151
Total delay(totDel): 0.602 + 0.151 = 0.753
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.602 / 0.753 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[18] /CLK 
Endpoint:   regText/\reg_reg[18] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[27] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.725
= Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.048 | 
     | regKey/\reg_reg[27]  | CLK ^ -> Q v | DFFSR   | 0.150 |   0.150 |    0.198 | 
     | U276                 | B v -> Y ^   | XOR2X1  | 0.151 |   0.301 |    0.348 | 
     | s_x_2/U39            | S ^ -> Y v   | MUX2X1  | 0.074 |   0.375 |    0.422 | 
     | s_x_2/U37            | B v -> Y ^   | MUX2X1  | 0.054 |   0.429 |    0.477 | 
     | s_x_2/U36            | A ^ -> Y v   | INVX1   | 0.029 |   0.458 |    0.505 | 
     | s_x_2/U33            | A v -> Y ^   | NAND3X1 | 0.053 |   0.511 |    0.558 | 
     | s_x_2/U32            | A ^ -> Y v   | INVX1   | 0.037 |   0.548 |    0.596 | 
     | mux_64/U20           | A v -> Y ^   | MUX2X1  | 0.052 |   0.600 |    0.647 | 
     | mux_64/U19           | A ^ -> Y v   | INVX1   | 0.033 |   0.633 |    0.680 | 
     | regText/U86          | A v -> Y ^   | MUX2X1  | 0.052 |   0.685 |    0.733 | 
     | regText/U85          | A ^ -> Y v   | INVX1   | 0.039 |   0.724 |    0.772 | 
     | regText/\reg_reg[18] | D v          | DFFSR   | 0.001 |   0.725 |    0.773 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[26]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.517
This Block's Segment Delay(segDel): 0.166
Total delay(totDel): 0.517 + 0.166 = 0.683
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.517 / 0.683 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[34] /CLK 
Endpoint:   regText/\reg_reg[34] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[26] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.662
= Slack Time                    0.117
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.117 | 
     | regKey/\reg_reg[26]  | CLK ^ -> Q ^ | DFFSR   | 0.165 |   0.165 |    0.282 | 
     | U277                 | B ^ -> Y ^   | XOR2X1  | 0.101 |   0.266 |    0.383 | 
     | s_x_2/U31            | A ^ -> Y v   | INVX1   | 0.067 |   0.333 |    0.450 | 
     | s_x_2/U29            | B v -> Y ^   | NAND3X1 | 0.043 |   0.377 |    0.494 | 
     | s_x_2/U5             | A ^ -> Y ^   | AND2X1  | 0.046 |   0.423 |    0.540 | 
     | s_x_2/U19            | A ^ -> Y v   | INVX1   | 0.029 |   0.452 |    0.569 | 
     | s_x_2/U27            | A v -> Y v   | OR2X1   | 0.051 |   0.503 |    0.620 | 
     | mux_64/U56           | A v -> Y ^   | MUX2X1  | 0.049 |   0.552 |    0.669 | 
     | mux_64/U55           | A ^ -> Y v   | INVX1   | 0.031 |   0.583 |    0.700 | 
     | regText/U122         | A v -> Y ^   | MUX2X1  | 0.049 |   0.633 |    0.750 | 
     | regText/U121         | A ^ -> Y v   | INVX1   | 0.029 |   0.662 |    0.779 | 
     | regText/\reg_reg[34] | D v          | DFFSR   | 0.000 |   0.662 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[26]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.514
This Block's Segment Delay(segDel): 0.151
Total delay(totDel): 0.514 + 0.151 = 0.665
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.514 / 0.665 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[34] /CLK 
Endpoint:   regText/\reg_reg[34] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[26] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.644
= Slack Time                    0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.135 | 
     | regKey/\reg_reg[26]  | CLK ^ -> Q v | DFFSR   | 0.150 |   0.150 |    0.285 | 
     | U277                 | B v -> Y ^   | XOR2X1  | 0.098 |   0.248 |    0.383 | 
     | s_x_2/U31            | A ^ -> Y v   | INVX1   | 0.067 |   0.316 |    0.450 | 
     | s_x_2/U29            | B v -> Y ^   | NAND3X1 | 0.043 |   0.359 |    0.494 | 
     | s_x_2/U5             | A ^ -> Y ^   | AND2X1  | 0.046 |   0.405 |    0.540 | 
     | s_x_2/U19            | A ^ -> Y v   | INVX1   | 0.029 |   0.435 |    0.569 | 
     | s_x_2/U27            | A v -> Y v   | OR2X1   | 0.051 |   0.486 |    0.620 | 
     | mux_64/U56           | A v -> Y ^   | MUX2X1  | 0.049 |   0.534 |    0.669 | 
     | mux_64/U55           | A ^ -> Y v   | INVX1   | 0.031 |   0.566 |    0.700 | 
     | regText/U122         | A v -> Y ^   | MUX2X1  | 0.049 |   0.615 |    0.750 | 
     | regText/U121         | A ^ -> Y v   | INVX1   | 0.029 |   0.644 |    0.779 | 
     | regText/\reg_reg[34] | D v          | DFFSR   | 0.000 |   0.644 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[25]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.541
This Block's Segment Delay(segDel): 0.165
Total delay(totDel): 0.541 + 0.165 = 0.707
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.541 / 0.707 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[18] /CLK 
Endpoint:   regText/\reg_reg[18] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[25] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.679
= Slack Time                    0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.093 | 
     | regKey/\reg_reg[25]  | CLK ^ -> Q ^ | DFFSR   | 0.165 |   0.165 |    0.258 | 
     | U215                 | B ^ -> Y ^   | XOR2X1  | 0.078 |   0.243 |    0.336 | 
     | s_x_2/U21            | A ^ -> Y ^   | AND2X1  | 0.051 |   0.294 |    0.388 | 
     | s_x_2/U39            | A ^ -> Y v   | MUX2X1  | 0.035 |   0.329 |    0.422 | 
     | s_x_2/U37            | B v -> Y ^   | MUX2X1  | 0.054 |   0.383 |    0.477 | 
     | s_x_2/U36            | A ^ -> Y v   | INVX1   | 0.029 |   0.412 |    0.505 | 
     | s_x_2/U33            | A v -> Y ^   | NAND3X1 | 0.053 |   0.465 |    0.558 | 
     | s_x_2/U32            | A ^ -> Y v   | INVX1   | 0.037 |   0.502 |    0.596 | 
     | mux_64/U20           | A v -> Y ^   | MUX2X1  | 0.052 |   0.554 |    0.647 | 
     | mux_64/U19           | A ^ -> Y v   | INVX1   | 0.033 |   0.587 |    0.680 | 
     | regText/U86          | A v -> Y ^   | MUX2X1  | 0.052 |   0.639 |    0.733 | 
     | regText/U85          | A ^ -> Y v   | INVX1   | 0.039 |   0.678 |    0.772 | 
     | regText/\reg_reg[18] | D v          | DFFSR   | 0.001 |   0.679 |    0.773 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[25]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.539
This Block's Segment Delay(segDel): 0.151
Total delay(totDel): 0.539 + 0.151 = 0.690
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.539 / 0.690 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[18] /CLK 
Endpoint:   regText/\reg_reg[18] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[25] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.663
= Slack Time                    0.110
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.110 | 
     | regKey/\reg_reg[25]  | CLK ^ -> Q v | DFFSR   | 0.150 |   0.150 |    0.260 | 
     | U215                 | B v -> Y ^   | XOR2X1  | 0.076 |   0.226 |    0.336 | 
     | s_x_2/U21            | A ^ -> Y ^   | AND2X1  | 0.051 |   0.278 |    0.388 | 
     | s_x_2/U39            | A ^ -> Y v   | MUX2X1  | 0.035 |   0.312 |    0.422 | 
     | s_x_2/U37            | B v -> Y ^   | MUX2X1  | 0.054 |   0.367 |    0.477 | 
     | s_x_2/U36            | A ^ -> Y v   | INVX1   | 0.029 |   0.396 |    0.505 | 
     | s_x_2/U33            | A v -> Y ^   | NAND3X1 | 0.053 |   0.448 |    0.558 | 
     | s_x_2/U32            | A ^ -> Y v   | INVX1   | 0.037 |   0.486 |    0.596 | 
     | mux_64/U20           | A v -> Y ^   | MUX2X1  | 0.052 |   0.537 |    0.647 | 
     | mux_64/U19           | A ^ -> Y v   | INVX1   | 0.033 |   0.570 |    0.680 | 
     | regText/U86          | A v -> Y ^   | MUX2X1  | 0.052 |   0.623 |    0.733 | 
     | regText/U85          | A ^ -> Y v   | INVX1   | 0.039 |   0.662 |    0.772 | 
     | regText/\reg_reg[18] | D v          | DFFSR   | 0.001 |   0.663 |    0.773 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[24]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.576
This Block's Segment Delay(segDel): 0.161
Total delay(totDel): 0.576 + 0.161 = 0.737
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.576 / 0.737 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[18] /CLK 
Endpoint:   regText/\reg_reg[18] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[24] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.709
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.063 | 
     | regKey/\reg_reg[24]  | CLK ^ -> Q ^ | DFFSR   | 0.160 |   0.160 |    0.223 | 
     | U216                 | B ^ -> Y ^   | XOR2X1  | 0.111 |   0.271 |    0.334 | 
     | s_x_2/U21            | B ^ -> Y ^   | AND2X1  | 0.053 |   0.324 |    0.388 | 
     | s_x_2/U39            | A ^ -> Y v   | MUX2X1  | 0.035 |   0.359 |    0.422 | 
     | s_x_2/U37            | B v -> Y ^   | MUX2X1  | 0.054 |   0.414 |    0.477 | 
     | s_x_2/U36            | A ^ -> Y v   | INVX1   | 0.029 |   0.442 |    0.505 | 
     | s_x_2/U33            | A v -> Y ^   | NAND3X1 | 0.053 |   0.495 |    0.558 | 
     | s_x_2/U32            | A ^ -> Y v   | INVX1   | 0.037 |   0.533 |    0.596 | 
     | mux_64/U20           | A v -> Y ^   | MUX2X1  | 0.052 |   0.584 |    0.647 | 
     | mux_64/U19           | A ^ -> Y v   | INVX1   | 0.033 |   0.617 |    0.680 | 
     | regText/U86          | A v -> Y ^   | MUX2X1  | 0.052 |   0.669 |    0.733 | 
     | regText/U85          | A ^ -> Y v   | INVX1   | 0.039 |   0.709 |    0.772 | 
     | regText/\reg_reg[18] | D v          | DFFSR   | 0.001 |   0.709 |    0.773 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[24]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.574
This Block's Segment Delay(segDel): 0.148
Total delay(totDel): 0.574 + 0.148 = 0.722
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.574 / 0.722 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[18] /CLK 
Endpoint:   regText/\reg_reg[18] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[24] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.773
- Arrival Time                  0.695
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.078 | 
     | regKey/\reg_reg[24]  | CLK ^ -> Q v | DFFSR   | 0.147 |   0.147 |    0.225 | 
     | U216                 | B v -> Y ^   | XOR2X1  | 0.109 |   0.256 |    0.334 | 
     | s_x_2/U21            | B ^ -> Y ^   | AND2X1  | 0.053 |   0.310 |    0.388 | 
     | s_x_2/U39            | A ^ -> Y v   | MUX2X1  | 0.035 |   0.344 |    0.422 | 
     | s_x_2/U37            | B v -> Y ^   | MUX2X1  | 0.054 |   0.399 |    0.477 | 
     | s_x_2/U36            | A ^ -> Y v   | INVX1   | 0.029 |   0.428 |    0.505 | 
     | s_x_2/U33            | A v -> Y ^   | NAND3X1 | 0.053 |   0.480 |    0.558 | 
     | s_x_2/U32            | A ^ -> Y v   | INVX1   | 0.037 |   0.518 |    0.596 | 
     | mux_64/U20           | A v -> Y ^   | MUX2X1  | 0.052 |   0.569 |    0.647 | 
     | mux_64/U19           | A ^ -> Y v   | INVX1   | 0.033 |   0.602 |    0.680 | 
     | regText/U86          | A v -> Y ^   | MUX2X1  | 0.052 |   0.655 |    0.733 | 
     | regText/U85          | A ^ -> Y v   | INVX1   | 0.039 |   0.694 |    0.772 | 
     | regText/\reg_reg[18] | D v          | DFFSR   | 0.001 |   0.695 |    0.773 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[23]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.534
This Block's Segment Delay(segDel): 0.159
Total delay(totDel): 0.534 + 0.159 = 0.693
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.534 / 0.693 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[33] /CLK 
Endpoint:   regText/\reg_reg[33] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[23] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.672
= Slack Time                    0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.107 | 
     | regKey/\reg_reg[23]  | CLK ^ -> Q ^ | DFFSR   | 0.159 |   0.159 |    0.265 | 
     | U217                 | B ^ -> Y ^   | XOR2X1  | 0.062 |   0.220 |    0.327 | 
     | s_x_1/U35            | A ^ -> Y v   | INVX1   | 0.085 |   0.306 |    0.412 | 
     | s_x_1/U34            | B v -> Y ^   | NAND3X1 | 0.069 |   0.374 |    0.481 | 
     | s_x_1/U5             | B ^ -> Y ^   | AND2X1  | 0.062 |   0.436 |    0.543 | 
     | s_x_1/U19            | A ^ -> Y v   | INVX1   | 0.033 |   0.469 |    0.575 | 
     | s_x_1/U27            | A v -> Y v   | OR2X1   | 0.046 |   0.514 |    0.621 | 
     | mux_64/U54           | A v -> Y ^   | MUX2X1  | 0.050 |   0.564 |    0.671 | 
     | mux_64/U53           | A ^ -> Y v   | INVX1   | 0.032 |   0.596 |    0.703 | 
     | regText/U120         | A v -> Y ^   | MUX2X1  | 0.047 |   0.643 |    0.750 | 
     | regText/U119         | A ^ -> Y v   | INVX1   | 0.029 |   0.672 |    0.779 | 
     | regText/\reg_reg[33] | D v          | DFFSR   | 0.000 |   0.672 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[23]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.533
This Block's Segment Delay(segDel): 0.147
Total delay(totDel): 0.533 + 0.147 = 0.679
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.533 / 0.679 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[33] /CLK 
Endpoint:   regText/\reg_reg[33] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[23] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.658
= Slack Time                    0.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.121 | 
     | regKey/\reg_reg[23]  | CLK ^ -> Q v | DFFSR   | 0.146 |   0.146 |    0.267 | 
     | U217                 | B v -> Y ^   | XOR2X1  | 0.060 |   0.206 |    0.327 | 
     | s_x_1/U35            | A ^ -> Y v   | INVX1   | 0.085 |   0.292 |    0.412 | 
     | s_x_1/U34            | B v -> Y ^   | NAND3X1 | 0.069 |   0.361 |    0.481 | 
     | s_x_1/U5             | B ^ -> Y ^   | AND2X1  | 0.062 |   0.422 |    0.543 | 
     | s_x_1/U19            | A ^ -> Y v   | INVX1   | 0.033 |   0.455 |    0.575 | 
     | s_x_1/U27            | A v -> Y v   | OR2X1   | 0.046 |   0.500 |    0.621 | 
     | mux_64/U54           | A v -> Y ^   | MUX2X1  | 0.050 |   0.550 |    0.671 | 
     | mux_64/U53           | A ^ -> Y v   | INVX1   | 0.032 |   0.582 |    0.703 | 
     | regText/U120         | A v -> Y ^   | MUX2X1  | 0.047 |   0.629 |    0.750 | 
     | regText/U119         | A ^ -> Y v   | INVX1   | 0.029 |   0.658 |    0.779 | 
     | regText/\reg_reg[33] | D v          | DFFSR   | 0.000 |   0.658 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[22]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.529
This Block's Segment Delay(segDel): 0.187
Total delay(totDel): 0.529 + 0.187 = 0.715
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.529 / 0.715 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[1] /CLK 
Endpoint:   regText/\reg_reg[1] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[22] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.694
= Slack Time                    0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.085 | 
     | regKey/\reg_reg[22] | CLK ^ -> Q ^ | DFFSR   | 0.186 |   0.186 |    0.270 | 
     | U218                | B ^ -> Y ^   | XOR2X1  | 0.114 |   0.300 |    0.384 | 
     | s_x_1/U23           | A ^ -> Y ^   | AND2X1  | 0.040 |   0.340 |    0.424 | 
     | s_x_1/U24           | A ^ -> Y v   | INVX1   | 0.029 |   0.368 |    0.453 | 
     | s_x_1/U4            | B v -> Y v   | AND2X1  | 0.052 |   0.420 |    0.505 | 
     | s_x_1/U41           | B v -> Y ^   | MUX2X1  | 0.071 |   0.492 |    0.576 | 
     | s_x_1/U40           | C ^ -> Y v   | OAI21X1 | 0.041 |   0.533 |    0.618 | 
     | mux_64/U24          | A v -> Y ^   | MUX2X1  | 0.050 |   0.584 |    0.668 | 
     | mux_64/U23          | A ^ -> Y v   | INVX1   | 0.030 |   0.613 |    0.698 | 
     | regText/U90         | A v -> Y ^   | MUX2X1  | 0.049 |   0.663 |    0.747 | 
     | regText/U89         | A ^ -> Y v   | INVX1   | 0.031 |   0.693 |    0.778 | 
     | regText/\reg_reg[1] | D v          | DFFSR   | 0.000 |   0.694 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[22]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.526
This Block's Segment Delay(segDel): 0.165
Total delay(totDel): 0.526 + 0.165 = 0.691
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.526 / 0.691 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[1] /CLK 
Endpoint:   regText/\reg_reg[1] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[22] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.669
= Slack Time                    0.109
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.109 | 
     | regKey/\reg_reg[22] | CLK ^ -> Q v | DFFSR   | 0.164 |   0.164 |    0.273 | 
     | U218                | B v -> Y ^   | XOR2X1  | 0.111 |   0.275 |    0.384 | 
     | s_x_1/U23           | A ^ -> Y ^   | AND2X1  | 0.040 |   0.315 |    0.424 | 
     | s_x_1/U24           | A ^ -> Y v   | INVX1   | 0.029 |   0.344 |    0.453 | 
     | s_x_1/U4            | B v -> Y v   | AND2X1  | 0.052 |   0.396 |    0.505 | 
     | s_x_1/U41           | B v -> Y ^   | MUX2X1  | 0.071 |   0.467 |    0.576 | 
     | s_x_1/U40           | C ^ -> Y v   | OAI21X1 | 0.041 |   0.509 |    0.618 | 
     | mux_64/U24          | A v -> Y ^   | MUX2X1  | 0.050 |   0.559 |    0.668 | 
     | mux_64/U23          | A ^ -> Y v   | INVX1   | 0.030 |   0.589 |    0.698 | 
     | regText/U90         | A v -> Y ^   | MUX2X1  | 0.049 |   0.638 |    0.747 | 
     | regText/U89         | A ^ -> Y v   | INVX1   | 0.031 |   0.669 |    0.778 | 
     | regText/\reg_reg[1] | D v          | DFFSR   | 0.000 |   0.669 |    0.778 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[21]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.551
This Block's Segment Delay(segDel): 0.178
Total delay(totDel): 0.551 + 0.178 = 0.729
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.551 / 0.729 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[33] /CLK 
Endpoint:   regText/\reg_reg[33] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[21] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.708
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.071 | 
     | regKey/\reg_reg[21]  | CLK ^ -> Q ^ | DFFSR   | 0.177 |   0.177 |    0.248 | 
     | U223                 | B ^ -> Y ^   | XOR2X1  | 0.096 |   0.273 |    0.344 | 
     | s_x_1/U21            | A ^ -> Y ^   | AND2X1  | 0.055 |   0.327 |    0.398 | 
     | s_x_1/U22            | A ^ -> Y v   | INVX1   | 0.039 |   0.366 |    0.438 | 
     | s_x_1/U29            | A v -> Y ^   | NAND3X1 | 0.052 |   0.418 |    0.489 | 
     | s_x_1/U5             | A ^ -> Y ^   | AND2X1  | 0.053 |   0.471 |    0.543 | 
     | s_x_1/U19            | A ^ -> Y v   | INVX1   | 0.033 |   0.504 |    0.575 | 
     | s_x_1/U27            | A v -> Y v   | OR2X1   | 0.046 |   0.550 |    0.621 | 
     | mux_64/U54           | A v -> Y ^   | MUX2X1  | 0.050 |   0.600 |    0.671 | 
     | mux_64/U53           | A ^ -> Y v   | INVX1   | 0.032 |   0.632 |    0.703 | 
     | regText/U120         | A v -> Y ^   | MUX2X1  | 0.047 |   0.678 |    0.750 | 
     | regText/U119         | A ^ -> Y v   | INVX1   | 0.029 |   0.708 |    0.779 | 
     | regText/\reg_reg[33] | D v          | DFFSR   | 0.000 |   0.708 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[21]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.548
This Block's Segment Delay(segDel): 0.159
Total delay(totDel): 0.548 + 0.159 = 0.708
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.548 / 0.708 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[33] /CLK 
Endpoint:   regText/\reg_reg[33] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[21] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.687
= Slack Time                    0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.092 | 
     | regKey/\reg_reg[21]  | CLK ^ -> Q v | DFFSR   | 0.158 |   0.158 |    0.251 | 
     | U223                 | B v -> Y ^   | XOR2X1  | 0.093 |   0.252 |    0.344 | 
     | s_x_1/U21            | A ^ -> Y ^   | AND2X1  | 0.055 |   0.306 |    0.399 | 
     | s_x_1/U22            | A ^ -> Y v   | INVX1   | 0.039 |   0.345 |    0.438 | 
     | s_x_1/U29            | A v -> Y ^   | NAND3X1 | 0.052 |   0.397 |    0.489 | 
     | s_x_1/U5             | A ^ -> Y ^   | AND2X1  | 0.053 |   0.450 |    0.543 | 
     | s_x_1/U19            | A ^ -> Y v   | INVX1   | 0.033 |   0.483 |    0.575 | 
     | s_x_1/U27            | A v -> Y v   | OR2X1   | 0.046 |   0.529 |    0.621 | 
     | mux_64/U54           | A v -> Y ^   | MUX2X1  | 0.050 |   0.579 |    0.671 | 
     | mux_64/U53           | A ^ -> Y v   | INVX1   | 0.032 |   0.611 |    0.703 | 
     | regText/U120         | A v -> Y ^   | MUX2X1  | 0.047 |   0.657 |    0.750 | 
     | regText/U119         | A ^ -> Y v   | INVX1   | 0.029 |   0.686 |    0.779 | 
     | regText/\reg_reg[33] | D v          | DFFSR   | 0.000 |   0.687 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[20]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.567
This Block's Segment Delay(segDel): 0.175
Total delay(totDel): 0.567 + 0.175 = 0.742
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.567 / 0.742 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[33] /CLK 
Endpoint:   regText/\reg_reg[33] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[20] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.721
= Slack Time                    0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.058 | 
     | regKey/\reg_reg[20]  | CLK ^ -> Q ^ | DFFSR   | 0.175 |   0.175 |    0.232 | 
     | U234                 | B ^ -> Y ^   | XOR2X1  | 0.064 |   0.239 |    0.296 | 
     | s_x_1/U21            | B ^ -> Y ^   | AND2X1  | 0.102 |   0.341 |    0.398 | 
     | s_x_1/U22            | A ^ -> Y v   | INVX1   | 0.039 |   0.380 |    0.438 | 
     | s_x_1/U29            | A v -> Y ^   | NAND3X1 | 0.052 |   0.432 |    0.489 | 
     | s_x_1/U5             | A ^ -> Y ^   | AND2X1  | 0.053 |   0.485 |    0.543 | 
     | s_x_1/U19            | A ^ -> Y v   | INVX1   | 0.033 |   0.518 |    0.575 | 
     | s_x_1/U27            | A v -> Y v   | OR2X1   | 0.046 |   0.563 |    0.621 | 
     | mux_64/U54           | A v -> Y ^   | MUX2X1  | 0.050 |   0.613 |    0.671 | 
     | mux_64/U53           | A ^ -> Y v   | INVX1   | 0.032 |   0.645 |    0.703 | 
     | regText/U120         | A v -> Y ^   | MUX2X1  | 0.047 |   0.692 |    0.750 | 
     | regText/U119         | A ^ -> Y v   | INVX1   | 0.029 |   0.721 |    0.779 | 
     | regText/\reg_reg[33] | D v          | DFFSR   | 0.000 |   0.721 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[20]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.565
This Block's Segment Delay(segDel): 0.158
Total delay(totDel): 0.565 + 0.158 = 0.722
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.565 / 0.722 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[33] /CLK 
Endpoint:   regText/\reg_reg[33] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[20] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.701
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.078 | 
     | regKey/\reg_reg[20]  | CLK ^ -> Q v | DFFSR   | 0.157 |   0.157 |    0.235 | 
     | U234                 | B v -> Y ^   | XOR2X1  | 0.062 |   0.219 |    0.296 | 
     | s_x_1/U21            | B ^ -> Y ^   | AND2X1  | 0.102 |   0.321 |    0.398 | 
     | s_x_1/U22            | A ^ -> Y v   | INVX1   | 0.039 |   0.360 |    0.438 | 
     | s_x_1/U29            | A v -> Y ^   | NAND3X1 | 0.052 |   0.411 |    0.489 | 
     | s_x_1/U5             | A ^ -> Y ^   | AND2X1  | 0.053 |   0.465 |    0.543 | 
     | s_x_1/U19            | A ^ -> Y v   | INVX1   | 0.033 |   0.497 |    0.575 | 
     | s_x_1/U27            | A v -> Y v   | OR2X1   | 0.046 |   0.543 |    0.621 | 
     | mux_64/U54           | A v -> Y ^   | MUX2X1  | 0.050 |   0.593 |    0.671 | 
     | mux_64/U53           | A ^ -> Y v   | INVX1   | 0.032 |   0.625 |    0.703 | 
     | regText/U120         | A v -> Y ^   | MUX2X1  | 0.047 |   0.672 |    0.750 | 
     | regText/U119         | A ^ -> Y v   | INVX1   | 0.029 |   0.701 |    0.779 | 
     | regText/\reg_reg[33] | D v          | DFFSR   | 0.000 |   0.701 |    0.779 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[19]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.587
This Block's Segment Delay(segDel): 0.164
Total delay(totDel): 0.587 + 0.164 = 0.750
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.587 / 0.750 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[32] /CLK 
Endpoint:   regText/\reg_reg[32] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[19] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.728
= Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.050 | 
     | regKey/\reg_reg[19]  | CLK ^ -> Q ^ | DFFSR   | 0.163 |   0.163 |    0.213 | 
     | U245                 | B ^ -> Y ^   | XOR2X1  | 0.057 |   0.221 |    0.271 | 
     | s_x_0/U33            | A ^ -> Y v   | INVX1   | 0.111 |   0.331 |    0.381 | 
     | s_x_0/U32            | B v -> Y ^   | NAND3X1 | 0.076 |   0.408 |    0.458 | 
     | s_x_0/U3             | B ^ -> Y ^   | AND2X1  | 0.059 |   0.467 |    0.517 | 
     | s_x_0/U17            | A ^ -> Y v   | INVX1   | 0.032 |   0.499 |    0.549 | 
     | s_x_0/U25            | A v -> Y v   | OR2X1   | 0.047 |   0.546 |    0.596 | 
     | mux_64/U52           | A v -> Y ^   | MUX2X1  | 0.060 |   0.606 |    0.656 | 
     | mux_64/U51           | A ^ -> Y v   | INVX1   | 0.038 |   0.644 |    0.694 | 
     | regText/U118         | A v -> Y ^   | MUX2X1  | 0.052 |   0.696 |    0.746 | 
     | regText/U117         | A ^ -> Y v   | INVX1   | 0.032 |   0.728 |    0.778 | 
     | regText/\reg_reg[32] | D v          | DFFSR   | 0.000 |   0.728 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[19]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.585
This Block's Segment Delay(segDel): 0.150
Total delay(totDel): 0.585 + 0.150 = 0.734
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.585 / 0.734 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[32] /CLK 
Endpoint:   regText/\reg_reg[32] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[19] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.712
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.066 | 
     | regKey/\reg_reg[19]  | CLK ^ -> Q v | DFFSR   | 0.149 |   0.149 |    0.215 | 
     | U245                 | B v -> Y ^   | XOR2X1  | 0.055 |   0.205 |    0.271 | 
     | s_x_0/U33            | A ^ -> Y v   | INVX1   | 0.111 |   0.316 |    0.381 | 
     | s_x_0/U32            | B v -> Y ^   | NAND3X1 | 0.076 |   0.392 |    0.458 | 
     | s_x_0/U3             | B ^ -> Y ^   | AND2X1  | 0.059 |   0.451 |    0.517 | 
     | s_x_0/U17            | A ^ -> Y v   | INVX1   | 0.032 |   0.483 |    0.549 | 
     | s_x_0/U25            | A v -> Y v   | OR2X1   | 0.047 |   0.530 |    0.596 | 
     | mux_64/U52           | A v -> Y ^   | MUX2X1  | 0.060 |   0.590 |    0.656 | 
     | mux_64/U51           | A ^ -> Y v   | INVX1   | 0.038 |   0.628 |    0.694 | 
     | regText/U118         | A v -> Y ^   | MUX2X1  | 0.052 |   0.680 |    0.746 | 
     | regText/U117         | A ^ -> Y v   | INVX1   | 0.032 |   0.712 |    0.778 | 
     | regText/\reg_reg[32] | D v          | DFFSR   | 0.000 |   0.712 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[18]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.551
This Block's Segment Delay(segDel): 0.206
Total delay(totDel): 0.551 + 0.206 = 0.758
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.551 / 0.758 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[0] /CLK 
Endpoint:   regText/\reg_reg[0] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[18] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.731
= Slack Time                    0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.043 | 
     | regKey/\reg_reg[18] | CLK ^ -> Q ^ | DFFSR   | 0.110 |   0.110 |    0.152 | 
     | U256                | B ^ -> Y ^   | XOR2X1  | 0.213 |   0.323 |    0.366 | 
     | s_x_0/U21           | A ^ -> Y ^   | AND2X1  | 0.041 |   0.364 |    0.406 | 
     | s_x_0/U22           | A ^ -> Y v   | INVX1   | 0.029 |   0.393 |    0.435 | 
     | s_x_0/U41           | B v -> Y v   | AND2X1  | 0.056 |   0.449 |    0.492 | 
     | s_x_0/U39           | B v -> Y ^   | MUX2X1  | 0.066 |   0.515 |    0.558 | 
     | s_x_0/U38           | C ^ -> Y v   | OAI21X1 | 0.032 |   0.547 |    0.590 | 
     | mux_64/U2           | A v -> Y ^   | MUX2X1  | 0.057 |   0.605 |    0.647 | 
     | mux_64/U1           | A ^ -> Y v   | INVX1   | 0.032 |   0.637 |    0.680 | 
     | regText/U68         | A v -> Y ^   | MUX2X1  | 0.055 |   0.692 |    0.735 | 
     | regText/U67         | A ^ -> Y v   | INVX1   | 0.038 |   0.731 |    0.773 | 
     | regText/\reg_reg[0] | D v          | DFFSR   | 0.001 |   0.731 |    0.774 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[18]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.547
This Block's Segment Delay(segDel): 0.191
Total delay(totDel): 0.547 + 0.191 = 0.738
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.547 / 0.738 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[0] /CLK 
Endpoint:   regText/\reg_reg[0] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[18] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.711
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.062 | 
     | regKey/\reg_reg[18] | CLK ^ -> Q v | DFFSR   | 0.115 |   0.115 |    0.177 | 
     | U256                | B v -> Y ^   | XOR2X1  | 0.188 |   0.303 |    0.366 | 
     | s_x_0/U21           | A ^ -> Y ^   | AND2X1  | 0.041 |   0.344 |    0.406 | 
     | s_x_0/U22           | A ^ -> Y v   | INVX1   | 0.029 |   0.373 |    0.435 | 
     | s_x_0/U41           | B v -> Y v   | AND2X1  | 0.056 |   0.429 |    0.492 | 
     | s_x_0/U39           | B v -> Y ^   | MUX2X1  | 0.066 |   0.496 |    0.558 | 
     | s_x_0/U38           | C ^ -> Y v   | OAI21X1 | 0.032 |   0.528 |    0.590 | 
     | mux_64/U2           | A v -> Y ^   | MUX2X1  | 0.057 |   0.585 |    0.647 | 
     | mux_64/U1           | A ^ -> Y v   | INVX1   | 0.032 |   0.618 |    0.680 | 
     | regText/U68         | A v -> Y ^   | MUX2X1  | 0.055 |   0.673 |    0.735 | 
     | regText/U67         | A ^ -> Y v   | INVX1   | 0.038 |   0.711 |    0.773 | 
     | regText/\reg_reg[0] | D v          | DFFSR   | 0.001 |   0.711 |    0.774 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[17]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.587
This Block's Segment Delay(segDel): 0.426
Total delay(totDel): 0.587 + 0.426 = 1.013
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.587 / 1.013 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[32] /CLK 
Endpoint:   regText/\reg_reg[32] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.991
= Slack Time                   -0.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.213 | 
     | regKey/\reg_reg[17]  | CLK ^ -> Q ^ | DFFSR   | 0.424 |   0.424 |    0.211 | 
     | U267                 | B ^ -> Y ^   | XOR2X1  | 0.099 |   0.523 |    0.310 | 
     | s_x_0/U19            | A ^ -> Y ^   | AND2X1  | 0.052 |   0.575 |    0.362 | 
     | s_x_0/U20            | A ^ -> Y v   | INVX1   | 0.039 |   0.614 |    0.401 | 
     | s_x_0/U27            | A v -> Y ^   | NAND3X1 | 0.064 |   0.678 |    0.465 | 
     | s_x_0/U3             | A ^ -> Y ^   | AND2X1  | 0.052 |   0.730 |    0.517 | 
     | s_x_0/U17            | A ^ -> Y v   | INVX1   | 0.032 |   0.762 |    0.549 | 
     | s_x_0/U25            | A v -> Y v   | OR2X1   | 0.047 |   0.809 |    0.596 | 
     | mux_64/U52           | A v -> Y ^   | MUX2X1  | 0.060 |   0.869 |    0.656 | 
     | mux_64/U51           | A ^ -> Y v   | INVX1   | 0.038 |   0.907 |    0.694 | 
     | regText/U118         | A v -> Y ^   | MUX2X1  | 0.052 |   0.959 |    0.746 | 
     | regText/U117         | A ^ -> Y v   | INVX1   | 0.032 |   0.991 |    0.778 | 
     | regText/\reg_reg[32] | D v          | DFFSR   | 0.000 |   0.991 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[17]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.568
This Block's Segment Delay(segDel): 0.171
Total delay(totDel): 0.568 + 0.171 = 0.738
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.568 / 0.738 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regText/\reg_reg[32] /CLK 
Endpoint:   regText/\reg_reg[32] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[17] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.716
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    0.062 | 
     | regKey/\reg_reg[17]  | CLK ^ -> Q v | DFFSR   | 0.169 |   0.169 |    0.230 | 
     | U267                 | B v -> Y ^   | XOR2X1  | 0.080 |   0.249 |    0.310 | 
     | s_x_0/U19            | A ^ -> Y ^   | AND2X1  | 0.052 |   0.301 |    0.362 | 
     | s_x_0/U20            | A ^ -> Y v   | INVX1   | 0.039 |   0.339 |    0.401 | 
     | s_x_0/U27            | A v -> Y ^   | NAND3X1 | 0.064 |   0.403 |    0.465 | 
     | s_x_0/U3             | A ^ -> Y ^   | AND2X1  | 0.052 |   0.455 |    0.517 | 
     | s_x_0/U17            | A ^ -> Y v   | INVX1   | 0.032 |   0.487 |    0.549 | 
     | s_x_0/U25            | A v -> Y v   | OR2X1   | 0.047 |   0.534 |    0.596 | 
     | mux_64/U52           | A v -> Y ^   | MUX2X1  | 0.060 |   0.595 |    0.656 | 
     | mux_64/U51           | A ^ -> Y v   | INVX1   | 0.038 |   0.632 |    0.694 | 
     | regText/U118         | A v -> Y ^   | MUX2X1  | 0.052 |   0.684 |    0.746 | 
     | regText/U117         | A ^ -> Y v   | INVX1   | 0.032 |   0.716 |    0.778 | 
     | regText/\reg_reg[32] | D v          | DFFSR   | 0.000 |   0.716 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[16]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.630
This Block's Segment Delay(segDel): 0.214
Total delay(totDel): 0.630 + 0.214 = 0.844
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.630 / 0.844 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[32] /CLK 
Endpoint:   regText/\reg_reg[32] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[16] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.822
= Slack Time                   -0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.044 | 
     | regKey/\reg_reg[16]  | CLK ^ -> Q ^ | DFFSR   | 0.212 |   0.212 |    0.168 | 
     | U278                 | B ^ -> Y ^   | XOR2X1  | 0.138 |   0.351 |    0.307 | 
     | s_x_0/U19            | B ^ -> Y ^   | AND2X1  | 0.056 |   0.406 |    0.362 | 
     | s_x_0/U20            | A ^ -> Y v   | INVX1   | 0.039 |   0.445 |    0.401 | 
     | s_x_0/U27            | A v -> Y ^   | NAND3X1 | 0.064 |   0.509 |    0.465 | 
     | s_x_0/U3             | A ^ -> Y ^   | AND2X1  | 0.052 |   0.561 |    0.517 | 
     | s_x_0/U17            | A ^ -> Y v   | INVX1   | 0.032 |   0.593 |    0.549 | 
     | s_x_0/U25            | A v -> Y v   | OR2X1   | 0.047 |   0.640 |    0.596 | 
     | mux_64/U52           | A v -> Y ^   | MUX2X1  | 0.060 |   0.700 |    0.656 | 
     | mux_64/U51           | A ^ -> Y v   | INVX1   | 0.038 |   0.738 |    0.694 | 
     | regText/U118         | A v -> Y ^   | MUX2X1  | 0.052 |   0.790 |    0.746 | 
     | regText/U117         | A ^ -> Y v   | INVX1   | 0.032 |   0.822 |    0.778 | 
     | regText/\reg_reg[32] | D v          | DFFSR   | 0.000 |   0.822 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[16]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.624
This Block's Segment Delay(segDel): 0.183
Total delay(totDel): 0.624 + 0.183 = 0.807
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.624 / 0.807 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: VIOLATED Setup Check with Pin regText/\reg_reg[32] /CLK 
Endpoint:   regText/\reg_reg[32] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[16] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.785
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.007 | 
     | regKey/\reg_reg[16]  | CLK ^ -> Q v | DFFSR   | 0.182 |   0.182 |    0.175 | 
     | U278                 | B v -> Y ^   | XOR2X1  | 0.132 |   0.314 |    0.307 | 
     | s_x_0/U19            | B ^ -> Y ^   | AND2X1  | 0.056 |   0.370 |    0.362 | 
     | s_x_0/U20            | A ^ -> Y v   | INVX1   | 0.039 |   0.408 |    0.401 | 
     | s_x_0/U27            | A v -> Y ^   | NAND3X1 | 0.064 |   0.472 |    0.465 | 
     | s_x_0/U3             | A ^ -> Y ^   | AND2X1  | 0.052 |   0.524 |    0.517 | 
     | s_x_0/U17            | A ^ -> Y v   | INVX1   | 0.032 |   0.556 |    0.549 | 
     | s_x_0/U25            | A v -> Y v   | OR2X1   | 0.047 |   0.603 |    0.596 | 
     | mux_64/U52           | A v -> Y ^   | MUX2X1  | 0.060 |   0.663 |    0.656 | 
     | mux_64/U51           | A ^ -> Y v   | INVX1   | 0.038 |   0.701 |    0.694 | 
     | regText/U118         | A v -> Y ^   | MUX2X1  | 0.052 |   0.753 |    0.746 | 
     | regText/U117         | A ^ -> Y v   | INVX1   | 0.032 |   0.785 |    0.778 | 
     | regText/\reg_reg[32] | D v          | DFFSR   | 0.000 |   0.785 |    0.778 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[15]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.493
This Block's Segment Delay(segDel): 0.187
Total delay(totDel): 0.493 + 0.187 = 0.681
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.493 / 0.681 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[78] /CLK 
Endpoint:   regKey/\reg_reg[78] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[15] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.657
= Slack Time                    0.119
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.119 | 
     | regKey/\reg_reg[15] | CLK ^ -> Q ^ | DFFSR   | 0.109 |   0.109 |    0.229 | 
     | mixer/s1/U19        | B ^ -> Y ^   | AND2X1  | 0.138 |   0.248 |    0.367 | 
     | mixer/s1/U20        | A ^ -> Y v   | INVX1   | 0.046 |   0.294 |    0.414 | 
     | mixer/s1/U27        | A v -> Y ^   | NAND3X1 | 0.051 |   0.345 |    0.464 | 
     | mixer/s1/U3         | A ^ -> Y ^   | AND2X1  | 0.046 |   0.391 |    0.511 | 
     | mixer/s1/U17        | A ^ -> Y v   | INVX1   | 0.030 |   0.421 |    0.541 | 
     | mixer/s1/U25        | A v -> Y v   | OR2X1   | 0.053 |   0.474 |    0.594 | 
     | mux_80/U152         | A v -> Y ^   | MUX2X1  | 0.057 |   0.531 |    0.650 | 
     | mux_80/U151         | A ^ -> Y v   | INVX1   | 0.036 |   0.567 |    0.686 | 
     | regKey/U314         | A v -> Y ^   | MUX2X1  | 0.056 |   0.622 |    0.742 | 
     | regKey/U313         | A ^ -> Y v   | INVX1   | 0.034 |   0.657 |    0.776 | 
     | regKey/\reg_reg[78] | D v          | DFFSR   | 0.000 |   0.657 |    0.776 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[15]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.495
This Block's Segment Delay(segDel): 0.178
Total delay(totDel): 0.495 + 0.178 = 0.674
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.495 / 0.674 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[77] /CLK 
Endpoint:   regKey/\reg_reg[77] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[15] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.650
= Slack Time                    0.126
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |    0.126 | 
     | regKey/\reg_reg[15] | CLK ^ -> Q v | DFFSR   | 0.115 |   0.115 |    0.241 | 
     | mixer/s1/U36        | A v -> Y ^   | INVX1   | 0.128 |   0.243 |    0.370 | 
     | mixer/s1/U11        | B ^ -> Y ^   | AND2X1  | 0.040 |   0.283 |    0.409 | 
     | mixer/s1/U12        | A ^ -> Y v   | INVX1   | 0.030 |   0.313 |    0.439 | 
     | mixer/s1/U35        | A v -> Y ^   | MUX2X1  | 0.046 |   0.359 |    0.485 | 
     | mixer/s1/U34        | A ^ -> Y v   | INVX1   | 0.044 |   0.402 |    0.529 | 
     | mixer/s1/U31        | A v -> Y ^   | NAND3X1 | 0.053 |   0.456 |    0.582 | 
     | mixer/s1/U30        | A ^ -> Y v   | INVX1   | 0.029 |   0.485 |    0.612 | 
     | mux_80/U150         | A v -> Y ^   | MUX2X1  | 0.047 |   0.532 |    0.658 | 
     | mux_80/U149         | A ^ -> Y v   | INVX1   | 0.035 |   0.567 |    0.693 | 
     | regKey/U312         | A v -> Y ^   | MUX2X1  | 0.049 |   0.616 |    0.742 | 
     | regKey/U311         | A ^ -> Y v   | INVX1   | 0.034 |   0.650 |    0.776 | 
     | regKey/\reg_reg[77] | D v          | DFFSR   | 0.000 |   0.650 |    0.776 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[14]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.188
This Block's Segment Delay(segDel): 0.140
Total delay(totDel): 0.188 + 0.140 = 0.329
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.188 / 0.329 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[75] /CLK 
Endpoint:   regKey/\reg_reg[75] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[14] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.257
= Slack Time                    0.471
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.471 | 
     | regKey/\reg_reg[14] | CLK ^ -> Q ^ | DFFSR  | 0.140 |   0.140 |    0.611 | 
     | mux_80/U146         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.172 |    0.643 | 
     | mux_80/U145         | A v -> Y ^   | INVX1  | 0.028 |   0.199 |    0.671 | 
     | regKey/U308         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.232 |    0.704 | 
     | regKey/U307         | A v -> Y ^   | INVX1  | 0.024 |   0.257 |    0.728 | 
     | regKey/\reg_reg[75] | D ^          | DFFSR  | 0.000 |   0.257 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[14]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.192
This Block's Segment Delay(segDel): 0.135
Total delay(totDel): 0.192 + 0.135 = 0.326
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.192 / 0.326 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[75] /CLK 
Endpoint:   regKey/\reg_reg[75] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[14] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.303
= Slack Time                    0.474
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.474 | 
     | regKey/\reg_reg[14] | CLK ^ -> Q v | DFFSR  | 0.134 |   0.134 |    0.608 | 
     | mux_80/U146         | A v -> Y ^   | MUX2X1 | 0.048 |   0.182 |    0.656 | 
     | mux_80/U145         | A ^ -> Y v   | INVX1  | 0.035 |   0.217 |    0.691 | 
     | regKey/U308         | A v -> Y ^   | MUX2X1 | 0.052 |   0.269 |    0.743 | 
     | regKey/U307         | A ^ -> Y v   | INVX1  | 0.034 |   0.302 |    0.776 | 
     | regKey/\reg_reg[75] | D v          | DFFSR  | 0.000 |   0.303 |    0.776 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[13]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.177
This Block's Segment Delay(segDel): 0.146
Total delay(totDel): 0.177 + 0.146 = 0.324
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.177 / 0.324 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[74] /CLK 
Endpoint:   regKey/\reg_reg[74] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[13] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.252
= Slack Time                    0.476
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.476 | 
     | regKey/\reg_reg[13] | CLK ^ -> Q ^ | DFFSR  | 0.146 |   0.146 |    0.622 | 
     | mux_80/U144         | A ^ -> Y v   | MUX2X1 | 0.035 |   0.181 |    0.658 | 
     | mux_80/U143         | A v -> Y ^   | INVX1  | 0.018 |   0.200 |    0.676 | 
     | regKey/U306         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.232 |    0.708 | 
     | regKey/U305         | A v -> Y ^   | INVX1  | 0.020 |   0.252 |    0.728 | 
     | regKey/\reg_reg[74] | D ^          | DFFSR  | 0.000 |   0.252 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[13]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.186
This Block's Segment Delay(segDel): 0.139
Total delay(totDel): 0.186 + 0.139 = 0.324
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.186 / 0.324 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[74] /CLK 
Endpoint:   regKey/\reg_reg[74] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[13] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.303
= Slack Time                    0.476
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.476 | 
     | regKey/\reg_reg[13] | CLK ^ -> Q v | DFFSR  | 0.138 |   0.138 |    0.614 | 
     | mux_80/U144         | A v -> Y ^   | MUX2X1 | 0.053 |   0.191 |    0.667 | 
     | mux_80/U143         | A ^ -> Y v   | INVX1  | 0.030 |   0.221 |    0.697 | 
     | regKey/U306         | A v -> Y ^   | MUX2X1 | 0.050 |   0.272 |    0.747 | 
     | regKey/U305         | A ^ -> Y v   | INVX1  | 0.031 |   0.303 |    0.778 | 
     | regKey/\reg_reg[74] | D v          | DFFSR  | 0.000 |   0.303 |    0.778 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[12]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.173
This Block's Segment Delay(segDel): 0.139
Total delay(totDel): 0.173 + 0.139 = 0.312
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.173 / 0.312 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[73] /CLK 
Endpoint:   regKey/\reg_reg[73] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[12] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.240
= Slack Time                    0.488
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.488 | 
     | regKey/\reg_reg[12] | CLK ^ -> Q ^ | DFFSR  | 0.138 |   0.138 |    0.626 | 
     | mux_80/U142         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.171 |    0.660 | 
     | mux_80/U141         | A v -> Y ^   | INVX1  | 0.021 |   0.192 |    0.680 | 
     | regKey/U304         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.223 |    0.711 | 
     | regKey/U303         | A v -> Y ^   | INVX1  | 0.017 |   0.240 |    0.728 | 
     | regKey/\reg_reg[73] | D ^          | DFFSR  | 0.000 |   0.240 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[12]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.179
This Block's Segment Delay(segDel): 0.133
Total delay(totDel): 0.179 + 0.133 = 0.312
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.179 / 0.312 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[73] /CLK 
Endpoint:   regKey/\reg_reg[73] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[12] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.292
= Slack Time                    0.488
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.488 | 
     | regKey/\reg_reg[12] | CLK ^ -> Q v | DFFSR  | 0.133 |   0.133 |    0.621 | 
     | mux_80/U142         | A v -> Y ^   | MUX2X1 | 0.050 |   0.183 |    0.671 | 
     | mux_80/U141         | A ^ -> Y v   | INVX1  | 0.031 |   0.215 |    0.702 | 
     | regKey/U304         | A v -> Y ^   | MUX2X1 | 0.049 |   0.263 |    0.751 | 
     | regKey/U303         | A ^ -> Y v   | INVX1  | 0.029 |   0.292 |    0.779 | 
     | regKey/\reg_reg[73] | D v          | DFFSR  | 0.000 |   0.292 |    0.780 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[11]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.172
This Block's Segment Delay(segDel): 0.135
Total delay(totDel): 0.172 + 0.135 = 0.306
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.172 / 0.306 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[72] /CLK 
Endpoint:   regKey/\reg_reg[72] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[11] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.235
= Slack Time                    0.494
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.494 | 
     | regKey/\reg_reg[11] | CLK ^ -> Q ^ | DFFSR  | 0.135 |   0.135 |    0.628 | 
     | mux_80/U140         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.167 |    0.661 | 
     | mux_80/U139         | A v -> Y ^   | INVX1  | 0.018 |   0.186 |    0.679 | 
     | regKey/U302         | A ^ -> Y v   | MUX2X1 | 0.030 |   0.216 |    0.709 | 
     | regKey/U301         | A v -> Y ^   | INVX1  | 0.019 |   0.235 |    0.728 | 
     | regKey/\reg_reg[72] | D ^          | DFFSR  | 0.000 |   0.235 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[11]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.177
This Block's Segment Delay(segDel): 0.131
Total delay(totDel): 0.177 + 0.131 = 0.308
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.177 / 0.308 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[72] /CLK 
Endpoint:   regKey/\reg_reg[72] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[11] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.286
= Slack Time                    0.492
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.492 | 
     | regKey/\reg_reg[11] | CLK ^ -> Q v | DFFSR  | 0.131 |   0.131 |    0.623 | 
     | mux_80/U140         | A v -> Y ^   | MUX2X1 | 0.050 |   0.181 |    0.673 | 
     | mux_80/U139         | A ^ -> Y v   | INVX1  | 0.030 |   0.211 |    0.703 | 
     | regKey/U302         | A v -> Y ^   | MUX2X1 | 0.046 |   0.257 |    0.749 | 
     | regKey/U301         | A ^ -> Y v   | INVX1  | 0.030 |   0.286 |    0.779 | 
     | regKey/\reg_reg[72] | D v          | DFFSR  | 0.000 |   0.286 |    0.779 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[10]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.202
This Block's Segment Delay(segDel): 0.135
Total delay(totDel): 0.202 + 0.135 = 0.338
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.202 / 0.338 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[71] /CLK 
Endpoint:   regKey/\reg_reg[71] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[10] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.266
= Slack Time                    0.462
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.462 | 
     | regKey/\reg_reg[10] | CLK ^ -> Q ^ | DFFSR  | 0.135 |   0.135 |    0.598 | 
     | mux_80/U138         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.166 |    0.629 | 
     | mux_80/U137         | A v -> Y ^   | INVX1  | 0.029 |   0.195 |    0.658 | 
     | regKey/U300         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.229 |    0.691 | 
     | regKey/U299         | A v -> Y ^   | INVX1  | 0.037 |   0.266 |    0.728 | 
     | regKey/\reg_reg[71] | D ^          | DFFSR  | 0.000 |   0.266 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[10]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.190
This Block's Segment Delay(segDel): 0.131
Total delay(totDel): 0.190 + 0.131 = 0.322
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.190 / 0.322 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[71] /CLK 
Endpoint:   regKey/\reg_reg[71] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[10] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   0.800
= Required Time                 0.777
- Arrival Time                  0.299
= Slack Time                    0.478
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.478 | 
     | regKey/\reg_reg[10] | CLK ^ -> Q v | DFFSR  | 0.131 |   0.131 |    0.610 | 
     | mux_80/U138         | A v -> Y ^   | MUX2X1 | 0.047 |   0.178 |    0.657 | 
     | mux_80/U137         | A ^ -> Y v   | INVX1  | 0.036 |   0.214 |    0.693 | 
     | regKey/U300         | A v -> Y ^   | MUX2X1 | 0.052 |   0.266 |    0.745 | 
     | regKey/U299         | A ^ -> Y v   | INVX1  | 0.032 |   0.299 |    0.777 | 
     | regKey/\reg_reg[71] | D v          | DFFSR  | 0.000 |   0.299 |    0.777 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[9]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.194
This Block's Segment Delay(segDel): 0.144
Total delay(totDel): 0.194 + 0.144 = 0.339
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.194 / 0.339 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[70] /CLK 
Endpoint:   regKey/\reg_reg[70] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[9] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.267
= Slack Time                    0.461
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.461 | 
     | regKey/\reg_reg[9]  | CLK ^ -> Q ^ | DFFSR  | 0.144 |   0.144 |    0.605 | 
     | mux_80/U136         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.177 |    0.638 | 
     | mux_80/U135         | A v -> Y ^   | INVX1  | 0.019 |   0.196 |    0.657 | 
     | regKey/U298         | A ^ -> Y v   | MUX2X1 | 0.030 |   0.226 |    0.687 | 
     | regKey/U297         | A v -> Y ^   | INVX1  | 0.041 |   0.266 |    0.728 | 
     | regKey/\reg_reg[70] | D ^          | DFFSR  | 0.000 |   0.267 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[9]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.185
This Block's Segment Delay(segDel): 0.137
Total delay(totDel): 0.185 + 0.137 = 0.323
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.185 / 0.323 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[70] /CLK 
Endpoint:   regKey/\reg_reg[70] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[9] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.298
= Slack Time                    0.477
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.477 | 
     | regKey/\reg_reg[9]  | CLK ^ -> Q v | DFFSR  | 0.137 |   0.137 |    0.614 | 
     | mux_80/U136         | A v -> Y ^   | MUX2X1 | 0.050 |   0.187 |    0.664 | 
     | mux_80/U135         | A ^ -> Y v   | INVX1  | 0.030 |   0.216 |    0.694 | 
     | regKey/U298         | A v -> Y ^   | MUX2X1 | 0.046 |   0.263 |    0.740 | 
     | regKey/U297         | A ^ -> Y v   | INVX1  | 0.035 |   0.297 |    0.775 | 
     | regKey/\reg_reg[70] | D v          | DFFSR  | 0.000 |   0.298 |    0.775 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[8]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.189
This Block's Segment Delay(segDel): 0.152
Total delay(totDel): 0.189 + 0.152 = 0.341
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.189 / 0.341 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[69] /CLK 
Endpoint:   regKey/\reg_reg[69] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[8] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.270
= Slack Time                    0.459
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.459 | 
     | regKey/\reg_reg[8]  | CLK ^ -> Q ^ | DFFSR  | 0.152 |   0.152 |    0.610 | 
     | mux_80/U132         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.186 |    0.644 | 
     | mux_80/U131         | A v -> Y ^   | INVX1  | 0.019 |   0.205 |    0.663 | 
     | regKey/U294         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.236 |    0.695 | 
     | regKey/U293         | A v -> Y ^   | INVX1  | 0.033 |   0.270 |    0.728 | 
     | regKey/\reg_reg[69] | D ^          | DFFSR  | 0.000 |   0.270 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[8]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.179
This Block's Segment Delay(segDel): 0.143
Total delay(totDel): 0.179 + 0.143 = 0.322
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.179 / 0.322 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[69] /CLK 
Endpoint:   regKey/\reg_reg[69] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[8] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.300
= Slack Time                    0.478
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.478 | 
     | regKey/\reg_reg[8]  | CLK ^ -> Q v | DFFSR  | 0.142 |   0.142 |    0.620 | 
     | mux_80/U132         | A v -> Y ^   | MUX2X1 | 0.050 |   0.191 |    0.670 | 
     | mux_80/U131         | A ^ -> Y v   | INVX1  | 0.030 |   0.221 |    0.700 | 
     | regKey/U294         | A v -> Y ^   | MUX2X1 | 0.049 |   0.270 |    0.748 | 
     | regKey/U293         | A ^ -> Y v   | INVX1  | 0.030 |   0.300 |    0.778 | 
     | regKey/\reg_reg[69] | D v          | DFFSR  | 0.000 |   0.300 |    0.779 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[7]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.179
This Block's Segment Delay(segDel): 0.140
Total delay(totDel): 0.179 + 0.140 = 0.320
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.179 / 0.320 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[68] /CLK 
Endpoint:   regKey/\reg_reg[68] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[7] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.248
= Slack Time                    0.480
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.480 | 
     | regKey/\reg_reg[7]  | CLK ^ -> Q ^ | DFFSR  | 0.140 |   0.140 |    0.620 | 
     | mux_80/U130         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.174 |    0.654 | 
     | mux_80/U129         | A v -> Y ^   | INVX1  | 0.024 |   0.198 |    0.678 | 
     | regKey/U292         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.232 |    0.712 | 
     | regKey/U291         | A v -> Y ^   | INVX1  | 0.016 |   0.248 |    0.728 | 
     | regKey/\reg_reg[68] | D ^          | DFFSR  | 0.000 |   0.248 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[7]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.186
This Block's Segment Delay(segDel): 0.135
Total delay(totDel): 0.186 + 0.135 = 0.321
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.186 / 0.321 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[68] /CLK 
Endpoint:   regKey/\reg_reg[68] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[7] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.301
= Slack Time                    0.479
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.479 | 
     | regKey/\reg_reg[7]  | CLK ^ -> Q v | DFFSR  | 0.134 |   0.134 |    0.613 | 
     | mux_80/U130         | A v -> Y ^   | MUX2X1 | 0.051 |   0.186 |    0.665 | 
     | mux_80/U129         | A ^ -> Y v   | INVX1  | 0.034 |   0.219 |    0.698 | 
     | regKey/U292         | A v -> Y ^   | MUX2X1 | 0.053 |   0.272 |    0.751 | 
     | regKey/U291         | A ^ -> Y v   | INVX1  | 0.029 |   0.301 |    0.780 | 
     | regKey/\reg_reg[68] | D v          | DFFSR  | 0.000 |   0.301 |    0.780 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[6]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.176
This Block's Segment Delay(segDel): 0.149
Total delay(totDel): 0.176 + 0.149 = 0.325
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.176 / 0.325 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[67] /CLK 
Endpoint:   regKey/\reg_reg[67] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[6] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.253
= Slack Time                    0.475
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.475 | 
     | regKey/\reg_reg[6]  | CLK ^ -> Q ^ | DFFSR  | 0.148 |   0.148 |    0.624 | 
     | mux_80/U128         | A ^ -> Y v   | MUX2X1 | 0.035 |   0.184 |    0.659 | 
     | mux_80/U127         | A v -> Y ^   | INVX1  | 0.020 |   0.204 |    0.679 | 
     | regKey/U290         | A ^ -> Y v   | MUX2X1 | 0.030 |   0.234 |    0.709 | 
     | regKey/U289         | A v -> Y ^   | INVX1  | 0.019 |   0.253 |    0.728 | 
     | regKey/\reg_reg[67] | D ^          | DFFSR  | 0.000 |   0.253 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[6]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.182
This Block's Segment Delay(segDel): 0.140
Total delay(totDel): 0.182 + 0.140 = 0.322
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.182 / 0.322 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[67] /CLK 
Endpoint:   regKey/\reg_reg[67] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[6] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.779
- Arrival Time                  0.300
= Slack Time                    0.478
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.478 | 
     | regKey/\reg_reg[6]  | CLK ^ -> Q v | DFFSR  | 0.140 |   0.140 |    0.618 | 
     | mux_80/U128         | A v -> Y ^   | MUX2X1 | 0.053 |   0.193 |    0.671 | 
     | mux_80/U127         | A ^ -> Y v   | INVX1  | 0.031 |   0.223 |    0.702 | 
     | regKey/U290         | A v -> Y ^   | MUX2X1 | 0.047 |   0.270 |    0.749 | 
     | regKey/U289         | A ^ -> Y v   | INVX1  | 0.030 |   0.300 |    0.779 | 
     | regKey/\reg_reg[67] | D v          | DFFSR  | 0.000 |   0.300 |    0.779 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[5]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.172
This Block's Segment Delay(segDel): 0.138
Total delay(totDel): 0.172 + 0.138 = 0.310
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.172 / 0.310 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[66] /CLK 
Endpoint:   regKey/\reg_reg[66] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[5] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.238
= Slack Time                    0.490
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.490 | 
     | regKey/\reg_reg[5]  | CLK ^ -> Q ^ | DFFSR  | 0.138 |   0.138 |    0.628 | 
     | mux_80/U126         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.169 |    0.660 | 
     | mux_80/U125         | A v -> Y ^   | INVX1  | 0.021 |   0.191 |    0.681 | 
     | regKey/U288         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.221 |    0.712 | 
     | regKey/U287         | A v -> Y ^   | INVX1  | 0.017 |   0.238 |    0.728 | 
     | regKey/\reg_reg[66] | D ^          | DFFSR  | 0.000 |   0.238 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[5]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.175
This Block's Segment Delay(segDel): 0.133
Total delay(totDel): 0.175 + 0.133 = 0.307
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.175 / 0.307 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[66] /CLK 
Endpoint:   regKey/\reg_reg[66] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[5] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.287
= Slack Time                    0.493
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.493 | 
     | regKey/\reg_reg[5]  | CLK ^ -> Q v | DFFSR  | 0.133 |   0.133 |    0.625 | 
     | mux_80/U126         | A v -> Y ^   | MUX2X1 | 0.048 |   0.181 |    0.673 | 
     | mux_80/U125         | A ^ -> Y v   | INVX1  | 0.031 |   0.212 |    0.704 | 
     | regKey/U288         | A v -> Y ^   | MUX2X1 | 0.047 |   0.259 |    0.751 | 
     | regKey/U287         | A ^ -> Y v   | INVX1  | 0.028 |   0.287 |    0.780 | 
     | regKey/\reg_reg[66] | D v          | DFFSR  | 0.000 |   0.287 |    0.780 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[4]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.192
This Block's Segment Delay(segDel): 0.137
Total delay(totDel): 0.192 + 0.137 = 0.329
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.192 / 0.329 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[65] /CLK 
Endpoint:   regKey/\reg_reg[65] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[4] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.257
= Slack Time                    0.471
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.471 | 
     | regKey/\reg_reg[4]  | CLK ^ -> Q ^ | DFFSR  | 0.137 |   0.137 |    0.608 | 
     | mux_80/U124         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.170 |    0.641 | 
     | mux_80/U123         | A v -> Y ^   | INVX1  | 0.027 |   0.197 |    0.668 | 
     | regKey/U286         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.228 |    0.700 | 
     | regKey/U285         | A v -> Y ^   | INVX1  | 0.028 |   0.257 |    0.728 | 
     | regKey/\reg_reg[65] | D ^          | DFFSR  | 0.000 |   0.257 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[4]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.196
This Block's Segment Delay(segDel): 0.132
Total delay(totDel): 0.196 + 0.132 = 0.328
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.196 / 0.328 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[65] /CLK 
Endpoint:   regKey/\reg_reg[65] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[4] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   0.800
= Required Time                 0.775
- Arrival Time                  0.302
= Slack Time                    0.472
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.472 | 
     | regKey/\reg_reg[4]  | CLK ^ -> Q v | DFFSR  | 0.132 |   0.132 |    0.604 | 
     | mux_80/U124         | A v -> Y ^   | MUX2X1 | 0.050 |   0.182 |    0.655 | 
     | mux_80/U123         | A ^ -> Y v   | INVX1  | 0.035 |   0.218 |    0.690 | 
     | regKey/U286         | A v -> Y ^   | MUX2X1 | 0.048 |   0.266 |    0.738 | 
     | regKey/U285         | A ^ -> Y v   | INVX1  | 0.036 |   0.302 |    0.774 | 
     | regKey/\reg_reg[65] | D v          | DFFSR  | 0.001 |   0.302 |    0.775 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[3]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.188
This Block's Segment Delay(segDel): 0.152
Total delay(totDel): 0.188 + 0.152 = 0.341
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.188 / 0.341 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[64] /CLK 
Endpoint:   regKey/\reg_reg[64] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[3] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.268
= Slack Time                    0.460
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.460 | 
     | regKey/\reg_reg[3]  | CLK ^ -> Q ^ | DFFSR  | 0.151 |   0.151 |    0.611 | 
     | mux_80/U122         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.185 |    0.644 | 
     | mux_80/U121         | A v -> Y ^   | INVX1  | 0.020 |   0.205 |    0.664 | 
     | regKey/U284         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.237 |    0.697 | 
     | regKey/U283         | A v -> Y ^   | INVX1  | 0.031 |   0.268 |    0.727 | 
     | regKey/\reg_reg[64] | D ^          | DFFSR  | 0.001 |   0.268 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[3]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.192
This Block's Segment Delay(segDel): 0.142
Total delay(totDel): 0.192 + 0.142 = 0.334
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.192 / 0.334 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[64] /CLK 
Endpoint:   regKey/\reg_reg[64] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[3] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                   0.800
= Required Time                 0.774
- Arrival Time                  0.308
= Slack Time                    0.466
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.466 | 
     | regKey/\reg_reg[3]  | CLK ^ -> Q v | DFFSR  | 0.142 |   0.142 |    0.608 | 
     | mux_80/U122         | A v -> Y ^   | MUX2X1 | 0.048 |   0.190 |    0.656 | 
     | mux_80/U121         | A ^ -> Y v   | INVX1  | 0.030 |   0.220 |    0.686 | 
     | regKey/U284         | A v -> Y ^   | MUX2X1 | 0.051 |   0.271 |    0.737 | 
     | regKey/U283         | A ^ -> Y v   | INVX1  | 0.037 |   0.307 |    0.773 | 
     | regKey/\reg_reg[64] | D v          | DFFSR  | 0.001 |   0.308 |    0.774 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[2]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.205
This Block's Segment Delay(segDel): 0.144
Total delay(totDel): 0.205 + 0.144 = 0.349
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.205 / 0.349 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[63] /CLK 
Endpoint:   regKey/\reg_reg[63] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[2] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.076
+ Phase Shift                   0.800
= Required Time                 0.724
- Arrival Time                  0.274
= Slack Time                    0.451
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.451 | 
     | regKey/\reg_reg[2]  | CLK ^ -> Q ^ | DFFSR  | 0.144 |   0.144 |    0.594 | 
     | mux_80/U120         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.178 |    0.628 | 
     | mux_80/U119         | A v -> Y ^   | INVX1  | 0.028 |   0.206 |    0.656 | 
     | regKey/U282         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.236 |    0.687 | 
     | regKey/U281         | A v -> Y ^   | INVX1  | 0.037 |   0.273 |    0.724 | 
     | regKey/\reg_reg[63] | D ^          | DFFSR  | 0.001 |   0.274 |    0.724 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[2]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.205
This Block's Segment Delay(segDel): 0.137
Total delay(totDel): 0.205 + 0.137 = 0.342
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.205 / 0.342 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[63] /CLK 
Endpoint:   regKey/\reg_reg[63] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[2] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.313
= Slack Time                    0.458
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.458 | 
     | regKey/\reg_reg[2]  | CLK ^ -> Q v | DFFSR  | 0.137 |   0.137 |    0.595 | 
     | mux_80/U120         | A v -> Y ^   | MUX2X1 | 0.052 |   0.188 |    0.646 | 
     | mux_80/U119         | A ^ -> Y v   | INVX1  | 0.036 |   0.224 |    0.682 | 
     | regKey/U282         | A v -> Y ^   | MUX2X1 | 0.047 |   0.271 |    0.729 | 
     | regKey/U281         | A ^ -> Y v   | INVX1  | 0.041 |   0.312 |    0.770 | 
     | regKey/\reg_reg[63] | D v          | DFFSR  | 0.001 |   0.313 |    0.771 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[1]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.185
This Block's Segment Delay(segDel): 0.149
Total delay(totDel): 0.185 + 0.149 = 0.334
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.185 / 0.334 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[62] /CLK 
Endpoint:   regKey/\reg_reg[62] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[1] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.262
= Slack Time                    0.466
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.466 | 
     | regKey/\reg_reg[1]  | CLK ^ -> Q ^ | DFFSR  | 0.148 |   0.148 |    0.614 | 
     | mux_80/U118         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.181 |    0.647 | 
     | mux_80/U117         | A v -> Y ^   | INVX1  | 0.029 |   0.209 |    0.675 | 
     | regKey/U280         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.241 |    0.707 | 
     | regKey/U279         | A v -> Y ^   | INVX1  | 0.021 |   0.262 |    0.728 | 
     | regKey/\reg_reg[62] | D ^          | DFFSR  | 0.000 |   0.262 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[1]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.185
This Block's Segment Delay(segDel): 0.140
Total delay(totDel): 0.185 + 0.140 = 0.325
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.185 / 0.325 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[62] /CLK 
Endpoint:   regKey/\reg_reg[62] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[1] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.778
- Arrival Time                  0.302
= Slack Time                    0.475
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.475 | 
     | regKey/\reg_reg[1]  | CLK ^ -> Q v | DFFSR  | 0.139 |   0.139 |    0.614 | 
     | mux_80/U118         | A v -> Y ^   | MUX2X1 | 0.048 |   0.187 |    0.662 | 
     | mux_80/U117         | A ^ -> Y v   | INVX1  | 0.035 |   0.222 |    0.697 | 
     | regKey/U280         | A v -> Y ^   | MUX2X1 | 0.049 |   0.271 |    0.746 | 
     | regKey/U279         | A ^ -> Y v   | INVX1  | 0.032 |   0.302 |    0.777 | 
     | regKey/\reg_reg[62] | D v          | DFFSR  | 0.000 |   0.302 |    0.778 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[0]
Budgeted constraint type: set_output_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.212
This Block's Segment Delay(segDel): 0.199
Total delay(totDel): 0.212 + 0.199 = 0.410
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.212 / 0.410 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[61] /CLK 
Endpoint:   regKey/\reg_reg[61] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[0] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.338
= Slack Time                    0.390
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.390 | 
     | regKey/\reg_reg[0]  | CLK ^ -> Q ^ | DFFSR  | 0.197 |   0.197 |    0.587 | 
     | mux_80/U116         | A ^ -> Y v   | MUX2X1 | 0.037 |   0.234 |    0.624 | 
     | mux_80/U115         | A v -> Y ^   | INVX1  | 0.043 |   0.278 |    0.668 | 
     | regKey/U278         | A ^ -> Y v   | MUX2X1 | 0.035 |   0.313 |    0.703 | 
     | regKey/U277         | A v -> Y ^   | INVX1  | 0.025 |   0.338 |    0.728 | 
     | regKey/\reg_reg[61] | D ^          | DFFSR  | 0.000 |   0.338 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: output[0]
Budgeted constraint type: set_output_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.885) = -0.885
Available budget after adjustments(AvailTime) = (0.800 - 0.885) = -0.085

External Segment Delay(extSegDel): 0.208
This Block's Segment Delay(segDel): 0.161
Total delay(totDel): 0.208 + 0.161 = 0.368
Available budget(AvailTime): -0.085
Available budget(AvailTime) snapped to 0
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = AvailTime * extSegDel / totDel + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 * 0.208 / 0.368 + 0.885 + 0.000 + 0.000 - 0.000 = 0.885
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[61] /CLK 
Endpoint:   regKey/\reg_reg[61] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[0] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.024
+ Phase Shift                   0.800
= Required Time                 0.776
- Arrival Time                  0.345
= Slack Time                    0.432
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.432 | 
     | regKey/\reg_reg[0]  | CLK ^ -> Q v | DFFSR  | 0.160 |   0.160 |    0.591 | 
     | mux_80/U116         | A v -> Y ^   | MUX2X1 | 0.051 |   0.210 |    0.642 | 
     | mux_80/U115         | A ^ -> Y v   | INVX1  | 0.044 |   0.255 |    0.686 | 
     | regKey/U278         | A v -> Y ^   | MUX2X1 | 0.055 |   0.310 |    0.741 | 
     | regKey/U277         | A ^ -> Y v   | INVX1  | 0.035 |   0.344 |    0.776 | 
     | regKey/\reg_reg[61] | D v          | DFFSR  | 0.000 |   0.345 |    0.776 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: enable
Budgeted constraint type: set_input_delay(setup rise)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = 0.000
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.000) = -0.000
Available budget after adjustments(AvailTime) = (0.800 - 0.000) = 0.800

External Segment Delay(extSegDel): 0.330
This Block's Segment Delay(segDel): 0.354
Total delay(totDel): 0.330 + 0.354 = 0.685
Initial Slack = AvailTime - totDel
Initial Slack = 0.800 - 0.685 = 0.115
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.058
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel + slack * extSegDel / totDel + extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.330 + 0.000 * 0.330 / 0.685 + 0.058 + 0.000 + 0.000 + 0.000 - 0.006 = 0.382
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[65] /CLK 
Endpoint:   regKey/\reg_reg[65] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.613
= Slack Time                    0.115
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.115 | 
     | SM/\state_reg[0]    | CLK ^ -> Q ^ | DFFSR  | 0.128 |   0.128 |    0.243 | 
     | SM/U34              | A ^ -> Y v   | INVX1  | 0.035 |   0.162 |    0.278 | 
     | SM/U12              | A v -> Y v   | OR2X1  | 0.057 |   0.219 |    0.335 | 
     | SM/U13              | A v -> Y ^   | INVX1  | 0.111 |   0.330 |    0.446 | 
     | regKey/U286         | S ^ -> Y v   | MUX2X1 | 0.254 |   0.584 |    0.700 | 
     | regKey/U285         | A v -> Y ^   | INVX1  | 0.028 |   0.613 |    0.728 | 
     | regKey/\reg_reg[65] | D ^          | DFFSR  | 0.000 |   0.613 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: enable
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : clk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = 0.000
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.000 + 0.000) = -0.000
Available budget after adjustments(AvailTime) = (0.800 - 0.000) = 0.800

External Segment Delay(extSegDel): 0.304
This Block's Segment Delay(segDel): 0.339
Total delay(totDel): 0.304 + 0.339 = 0.643
Initial Slack = AvailTime - totDel
Initial Slack = 0.800 - 0.643 = 0.157
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.079
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel + slack * extSegDel / totDel + extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.304 + 0.000 * 0.304 / 0.643 + 0.079 + 0.000 + 0.000 + 0.000 - 0.004 = 0.379
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Setup Check with Pin regKey/\reg_reg[65] /CLK 
Endpoint:   regKey/\reg_reg[65] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q    (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   0.800
= Required Time                 0.728
- Arrival Time                  0.571
= Slack Time                    0.157
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |    0.157 | 
     | SM/\state_reg[1]    | CLK ^ -> Q ^ | DFFSR  | 0.145 |   0.145 |    0.302 | 
     | SM/U12              | B ^ -> Y ^   | OR2X1  | 0.076 |   0.221 |    0.378 | 
     | SM/U13              | A ^ -> Y v   | INVX1  | 0.084 |   0.304 |    0.461 | 
     | regKey/U286         | S v -> Y v   | MUX2X1 | 0.238 |   0.543 |    0.700 | 
     | regKey/U285         | A v -> Y ^   | INVX1  | 0.028 |   0.571 |    0.728 | 
     | regKey/\reg_reg[65] | D ^          | DFFSR  | 0.000 |   0.571 |    0.728 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width80
Port: reset
Budgeted constraint type: set_input_delay(setup fall)
Virtual Clock : _INN_superClk
Initial budget available time + clock skew = 0.800

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = 0.000
Total External Segment Fixed Delay(extFixDel) = 0.040
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.040 + 0.000) = 0.040
Fixed Delay Adjustment(fixDel) = 0.040
Adjustment for budget available time= -(pathFixDel + fixFdThru)
                                    = -(0.040 + 0.000) = -0.040
Available budget after adjustments(AvailTime) = (0.800 - 0.040) = 0.760

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.245
Total delay(totDel): 0.000 + 0.245 = 0.245
Initial Slack = AvailTime - totDel
Initial Slack = 0.760 - 0.245 = 0.515
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.258
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel + slack * extSegDel / totDel + extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.000 + 0.000 * 0.000 / 0.245 + 0.258 + 0.040 + 0.000 + 0.000 - 0.004 = 0.293
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Recovery Check with Pin regKey/\reg_reg[66] /CLK 
Endpoint:   regKey/\reg_reg[66] /R (^) checked with rising edge of 'clk'
Beginpoint: reset                  (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Recovery                     -0.027
+ Phase Shift                   0.800
= Required Time                 0.827
- Arrival Time                  0.312
= Slack Time                    0.515
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.040
     = Beginpoint Arrival Time            0.040
     +-----------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell | Delay | Arrival | Required | 
     |                     |            |       |       |  Time   |   Time   | 
     |---------------------+------------+-------+-------+---------+----------| 
     |                     | reset v    |       |       |   0.040 |    0.555 | 
     | regKey/U82          | A v -> Y ^ | INVX2 | 0.067 |   0.107 |    0.622 | 
     | regKey/\reg_reg[66] | R ^        | DFFSR | 0.205 |   0.312 |    0.827 | 
     +-----------------------------------------------------------------------+ 
