#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Aug 29 19:26:47 2019
# Process ID: 6532
# Current directory: C:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_VFP_0_synth_1
# Command line: vivado.exe -log zynq_soc_VFP_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_soc_VFP_0.tcl
# Log file: C:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_VFP_0_synth_1/zynq_soc_VFP_0.vds
# Journal file: C:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_VFP_0_synth_1\vivado.jou
#-----------------------------------------------------------
source zynq_soc_VFP_0.tcl -notrace
Command: synth_design -top zynq_soc_VFP_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14540 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 378.301 ; gain = 80.121
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zynq_soc_VFP_0' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VFP_0/synth/zynq_soc_VFP_0.vhd:114]
INFO: [Synth 8-3491] module 'VFP_v1_0' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/hdl/vfpTop.vhd:8' bound to instance 'U0' of component 'VFP_v1_0' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VFP_0/synth/zynq_soc_VFP_0.vhd:242]
INFO: [Synth 8-638] synthesizing module 'VFP_v1_0' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/hdl/vfpTop.vhd:84]
INFO: [Synth 8-3491] module 'CameraRawToRgb' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/CameraRawToRgb.vhd:8' bound to instance 'CameraRawToRgbInst' of component 'CameraRawToRgb' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/hdl/vfpTop.vhd:93]
INFO: [Synth 8-638] synthesizing module 'CameraRawToRgb' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/CameraRawToRgb.vhd:22]
INFO: [Synth 8-3491] module 'CameraRawData' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/CameraRawData.vhd:16' bound to instance 'CameraRawDataInst' of component 'CameraRawData' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/CameraRawToRgb.vhd:26]
INFO: [Synth 8-638] synthesizing module 'CameraRawData' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/CameraRawData.vhd:28]
INFO: [Synth 8-226] default block is never used [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/CameraRawData.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element pSol_reg was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/CameraRawData.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'CameraRawData' (1#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/CameraRawData.vhd:28]
INFO: [Synth 8-3491] module 'dataTaps' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/dataTaps.vhd:8' bound to instance 'dataTapsInst' of component 'dataTaps' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/CameraRawToRgb.vhd:37]
INFO: [Synth 8-638] synthesizing module 'dataTaps' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/dataTaps.vhd:18]
INFO: [Synth 8-3491] module 'tap_buffer' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/tap_buffer.vhd:7' bound to instance 'lineD0Inst' of component 'tap_buffer' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/dataTaps.vhd:96]
INFO: [Synth 8-638] synthesizing module 'tap_buffer' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/tap_buffer.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'tap_buffer' (2#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/tap_buffer.vhd:21]
INFO: [Synth 8-3491] module 'tap_buffer' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/tap_buffer.vhd:7' bound to instance 'lineD1Inst' of component 'tap_buffer' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/dataTaps.vhd:109]
INFO: [Synth 8-3491] module 'tap_buffer' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/tap_buffer.vhd:7' bound to instance 'lineD2Inst' of component 'tap_buffer' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/dataTaps.vhd:122]
INFO: [Synth 8-3491] module 'tap_buffer' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/tap_buffer.vhd:7' bound to instance 'lineD3Inst' of component 'tap_buffer' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/dataTaps.vhd:135]
WARNING: [Synth 8-6014] Unused sequential element d1RawData_reg[valid] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/dataTaps.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element d1RawData_reg[data] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/dataTaps.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element d2RawData_reg[valid] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/dataTaps.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element d2RawData_reg[data] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/dataTaps.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element wChx0Valid_reg was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/dataTaps.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element wChx0Valid_reg was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/dataTaps.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element wChx0Valid_reg was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/dataTaps.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element wChx0Valid_reg was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/dataTaps.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'dataTaps' (3#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/dataTaps.vhd:18]
INFO: [Synth 8-3491] module 'RawToRgb' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/raw2rgb.vhd:7' bound to instance 'RawToRgbInst' of component 'RawToRgb' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/CameraRawToRgb.vhd:46]
INFO: [Synth 8-638] synthesizing module 'RawToRgb' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/raw2rgb.vhd:14]
INFO: [Synth 8-226] default block is never used [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/raw2rgb.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element d1TpData_reg[valid] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/raw2rgb.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element d1TpData_reg[taps][tp1] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/raw2rgb.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element d1TpData_reg[taps][tp2] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/raw2rgb.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element d1TpData_reg[taps][tp3] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/raw2rgb.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element d2TpData_reg[valid] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/raw2rgb.vhd:29]
WARNING: [Synth 8-6014] Unused sequential element d2TpData_reg[taps][tp1] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/raw2rgb.vhd:29]
WARNING: [Synth 8-6014] Unused sequential element d2TpData_reg[taps][tp2] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/raw2rgb.vhd:29]
WARNING: [Synth 8-6014] Unused sequential element d2TpData_reg[taps][tp3] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/raw2rgb.vhd:29]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/raw2rgb.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'RawToRgb' (4#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/raw2rgb.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'CameraRawToRgb' (5#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/CameraRawToRgb.vhd:22]
INFO: [Synth 8-3491] module 'VideoStream' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/VideoStream.vhd:7' bound to instance 'VideoStreamInst' of component 'VideoStream' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/hdl/vfpTop.vhd:106]
INFO: [Synth 8-638] synthesizing module 'VideoStream' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/VideoStream.vhd:25]
INFO: [Synth 8-3491] module 'frameProcess' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/frameProcess.vhd:7' bound to instance 'frameProcessInst' of component 'frameProcess' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/VideoStream.vhd:46]
INFO: [Synth 8-638] synthesizing module 'frameProcess' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/frameProcess.vhd:35]
INFO: [Synth 8-3491] module 'Filters' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:9' bound to instance 'FiltersInst' of component 'Filters' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/frameProcess.vhd:194]
INFO: [Synth 8-638] synthesizing module 'Filters' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:65]
INFO: [Synth 8-3491] module 'Kernel' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:7' bound to instance 'ImageKernelInst' of component 'Kernel' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:74]
INFO: [Synth 8-638] synthesizing module 'Kernel' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:33]
INFO: [Synth 8-3491] module 'TapsController' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/TapsController.vhd:7' bound to instance 'TapsControllerInst' of component 'TapsController' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:66]
INFO: [Synth 8-638] synthesizing module 'TapsController' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/TapsController.vhd:20]
INFO: [Synth 8-3491] module 'tapLine' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/TapsController.vhd:93' bound to instance 'tapLineD0' of component 'tapLine' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/TapsController.vhd:67]
INFO: [Synth 8-638] synthesizing module 'tapLine' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/TapsController.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'tapLine' (6#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/TapsController.vhd:104]
INFO: [Synth 8-3491] module 'tapLine' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/TapsController.vhd:93' bound to instance 'tapLineD1' of component 'tapLine' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/TapsController.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'TapsController' (7#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/TapsController.vhd:20]
INFO: [Synth 8-3491] module 'KernelCore' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:9' bound to instance 'Kernel_Ycbcr_Inst' of component 'KernelCore' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:141]
INFO: [Synth 8-638] synthesizing module 'KernelCore' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:26]
WARNING: [Synth 8-6014] Unused sequential element YCBCR_FRAME_ENABLED.yRound_reg was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element YCBCR_FRAME_ENABLED.cbRound_reg was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:266]
WARNING: [Synth 8-6014] Unused sequential element YCBCR_FRAME_ENABLED.crRound_reg was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:271]
INFO: [Synth 8-4471] merging register 'cc_reg[flCoefFract][k2][8:-23]' into 'cc_reg[flCoefFract][k1][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
INFO: [Synth 8-4471] merging register 'cc_reg[flCoefFract][k3][8:-23]' into 'cc_reg[flCoefFract][k1][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
INFO: [Synth 8-4471] merging register 'cc_reg[flCoefFract][k4][8:-23]' into 'cc_reg[flCoefFract][k1][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
INFO: [Synth 8-4471] merging register 'cc_reg[flCoefFract][k5][8:-23]' into 'cc_reg[flCoefFract][k1][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
INFO: [Synth 8-4471] merging register 'cc_reg[flCoefFract][k6][8:-23]' into 'cc_reg[flCoefFract][k1][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
INFO: [Synth 8-4471] merging register 'cc_reg[flCoefFract][k7][8:-23]' into 'cc_reg[flCoefFract][k1][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
INFO: [Synth 8-4471] merging register 'cc_reg[flCoefFract][k8][8:-23]' into 'cc_reg[flCoefFract][k1][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
INFO: [Synth 8-4471] merging register 'cc_reg[flCoefFract][k9][8:-23]' into 'cc_reg[flCoefFract][k1][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
INFO: [Synth 8-4471] merging register 'YCBCR_FRAME_ENABLED.cc_reg[tpd1][vTap1x][8:-23]' into 'YCBCR_FRAME_ENABLED.cc_reg[tpd1][vTap0x][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:232]
INFO: [Synth 8-4471] merging register 'YCBCR_FRAME_ENABLED.cc_reg[tpd1][vTap2x][8:-23]' into 'YCBCR_FRAME_ENABLED.cc_reg[tpd1][vTap0x][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:232]
INFO: [Synth 8-4471] merging register 'YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap1x][8:-23]' into 'YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:232]
INFO: [Synth 8-4471] merging register 'YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap2x][8:-23]' into 'YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:232]
INFO: [Synth 8-4471] merging register 'YCBCR_FRAME_ENABLED.cc_reg[tpd3][vTap1x][8:-23]' into 'YCBCR_FRAME_ENABLED.cc_reg[tpd3][vTap0x][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:232]
INFO: [Synth 8-4471] merging register 'YCBCR_FRAME_ENABLED.cc_reg[tpd3][vTap2x][8:-23]' into 'YCBCR_FRAME_ENABLED.cc_reg[tpd3][vTap0x][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:232]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[flCoefFract][k2] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[flCoefFract][k3] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[flCoefFract][k4] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[flCoefFract][k5] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[flCoefFract][k6] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[flCoefFract][k7] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[flCoefFract][k8] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[flCoefFract][k9] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element YCBCR_FRAME_ENABLED.cc_reg[tpd1][vTap1x] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:232]
WARNING: [Synth 8-6014] Unused sequential element YCBCR_FRAME_ENABLED.cc_reg[tpd1][vTap2x] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:232]
WARNING: [Synth 8-6014] Unused sequential element YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap1x] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:232]
WARNING: [Synth 8-6014] Unused sequential element YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap2x] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:232]
WARNING: [Synth 8-6014] Unused sequential element YCBCR_FRAME_ENABLED.cc_reg[tpd3][vTap1x] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:232]
WARNING: [Synth 8-6014] Unused sequential element YCBCR_FRAME_ENABLED.cc_reg[tpd3][vTap2x] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:232]
INFO: [Synth 8-4471] merging register 'cc_reg[flProd][k4][8:-23]' into 'cc_reg[flProd][k1][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:66]
INFO: [Synth 8-4471] merging register 'cc_reg[flProd][k5][8:-23]' into 'cc_reg[flProd][k2][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:66]
INFO: [Synth 8-4471] merging register 'cc_reg[flProd][k6][8:-23]' into 'cc_reg[flProd][k3][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:66]
INFO: [Synth 8-4471] merging register 'cc_reg[flProd][k7][8:-23]' into 'cc_reg[flProd][k1][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:66]
INFO: [Synth 8-4471] merging register 'cc_reg[flProd][k8][8:-23]' into 'cc_reg[flProd][k2][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:66]
INFO: [Synth 8-4471] merging register 'cc_reg[flProd][k9][8:-23]' into 'cc_reg[flProd][k3][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:66]
INFO: [Synth 8-4471] merging register 'cc_reg[flToSnFxProd][k4][24:-3]' into 'cc_reg[flToSnFxProd][k1][24:-3]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:98]
INFO: [Synth 8-4471] merging register 'cc_reg[flToSnFxProd][k5][24:-3]' into 'cc_reg[flToSnFxProd][k2][24:-3]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:98]
INFO: [Synth 8-4471] merging register 'cc_reg[flToSnFxProd][k6][24:-3]' into 'cc_reg[flToSnFxProd][k3][24:-3]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:98]
INFO: [Synth 8-4471] merging register 'cc_reg[flToSnFxProd][k7][24:-3]' into 'cc_reg[flToSnFxProd][k1][24:-3]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:98]
INFO: [Synth 8-4471] merging register 'cc_reg[flToSnFxProd][k8][24:-3]' into 'cc_reg[flToSnFxProd][k2][24:-3]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:98]
INFO: [Synth 8-4471] merging register 'cc_reg[flToSnFxProd][k9][24:-3]' into 'cc_reg[flToSnFxProd][k3][24:-3]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:98]
INFO: [Synth 8-4471] merging register 'cc_reg[snFxToSnProd][k4][19:0]' into 'cc_reg[snFxToSnProd][k1][19:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:114]
INFO: [Synth 8-4471] merging register 'cc_reg[snFxToSnProd][k5][19:0]' into 'cc_reg[snFxToSnProd][k2][19:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:114]
INFO: [Synth 8-4471] merging register 'cc_reg[snFxToSnProd][k6][19:0]' into 'cc_reg[snFxToSnProd][k3][19:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:114]
INFO: [Synth 8-4471] merging register 'cc_reg[snFxToSnProd][k7][19:0]' into 'cc_reg[snFxToSnProd][k1][19:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:114]
INFO: [Synth 8-4471] merging register 'cc_reg[snFxToSnProd][k8][19:0]' into 'cc_reg[snFxToSnProd][k2][19:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:114]
INFO: [Synth 8-4471] merging register 'cc_reg[snFxToSnProd][k9][19:0]' into 'cc_reg[snFxToSnProd][k3][19:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:114]
INFO: [Synth 8-4471] merging register 'cc_reg[snToTrimProd][k4][14:0]' into 'cc_reg[snToTrimProd][k1][14:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:130]
INFO: [Synth 8-4471] merging register 'cc_reg[snToTrimProd][k5][14:0]' into 'cc_reg[snToTrimProd][k2][14:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:130]
INFO: [Synth 8-4471] merging register 'cc_reg[snToTrimProd][k6][14:0]' into 'cc_reg[snToTrimProd][k3][14:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:130]
INFO: [Synth 8-4471] merging register 'cc_reg[snToTrimProd][k7][14:0]' into 'cc_reg[snToTrimProd][k1][14:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:130]
INFO: [Synth 8-4471] merging register 'cc_reg[snToTrimProd][k8][14:0]' into 'cc_reg[snToTrimProd][k2][14:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:130]
INFO: [Synth 8-4471] merging register 'cc_reg[snToTrimProd][k9][14:0]' into 'cc_reg[snToTrimProd][k3][14:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:130]
INFO: [Synth 8-4471] merging register 'cc_reg[snSum][green][15:0]' into 'cc_reg[snSum][red][15:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:146]
INFO: [Synth 8-4471] merging register 'cc_reg[snSum][blue][15:0]' into 'cc_reg[snSum][red][15:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:146]
INFO: [Synth 8-4471] merging register 'cc_reg[snToTrimSum][green][12:0]' into 'cc_reg[snToTrimSum][red][12:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:162]
INFO: [Synth 8-4471] merging register 'cc_reg[snToTrimSum][blue][12:0]' into 'cc_reg[snToTrimSum][red][12:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:162]
INFO: [Synth 8-4471] merging register 'YCBCR_FRAME_ENABLED.yCbCrRgb_reg[blue][7:0]' into 'YCBCR_FRAME_ENABLED.yCbCrRgb_reg[green][7:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:276]
INFO: [Synth 8-4471] merging register 'YCBCR_FRAME_ENABLED.oRgb_reg[blue][7:0]' into 'YCBCR_FRAME_ENABLED.oRgb_reg[green][7:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:287]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[flProd][k4] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[flProd][k5] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[flProd][k6] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[flProd][k7] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[flProd][k8] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[flProd][k9] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[flToSnFxProd][k4] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[flToSnFxProd][k5] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[flToSnFxProd][k6] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[flToSnFxProd][k7] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[flToSnFxProd][k8] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[flToSnFxProd][k9] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[snFxToSnProd][k4] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[snFxToSnProd][k5] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[snFxToSnProd][k6] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[snFxToSnProd][k7] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[snFxToSnProd][k8] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[snFxToSnProd][k9] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[snToTrimProd][k4] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:130]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[snToTrimProd][k5] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:130]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[snToTrimProd][k6] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:130]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[snToTrimProd][k7] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:130]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[snToTrimProd][k8] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:130]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[snToTrimProd][k9] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:130]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[snSum][green] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:146]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[snSum][blue] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:146]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[snToTrimSum][green] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:162]
WARNING: [Synth 8-6014] Unused sequential element cc_reg[snToTrimSum][blue] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:162]
WARNING: [Synth 8-6014] Unused sequential element YCBCR_FRAME_ENABLED.yCbCrRgb_reg[blue] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:276]
WARNING: [Synth 8-6014] Unused sequential element YCBCR_FRAME_ENABLED.oRgb_reg[blue] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:287]
INFO: [Synth 8-256] done synthesizing module 'KernelCore' (8#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:26]
INFO: [Synth 8-3491] module 'SyncFrames' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:7' bound to instance 'SyncFramesInst' of component 'SyncFrames' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:161]
INFO: [Synth 8-638] synthesizing module 'SyncFrames' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:16]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[7][rgb][valid] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[7][rgb][red] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[7][rgb][green] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[7][rgb][blue] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[8][rgb][valid] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[8][rgb][red] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[8][rgb][green] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[8][rgb][blue] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[9][rgb][valid] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[9][rgb][red] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[9][rgb][green] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[9][rgb][blue] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[10][rgb][valid] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[10][rgb][red] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[10][rgb][green] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[10][rgb][blue] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[11][rgb][valid] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[11][rgb][red] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[11][rgb][green] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[11][rgb][blue] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[12][rgb][valid] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[12][rgb][red] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[12][rgb][green] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[12][rgb][blue] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[13][rgb][valid] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[13][rgb][red] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[13][rgb][green] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[13][rgb][blue] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[14][rgb][valid] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[14][rgb][red] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[14][rgb][green] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[14][rgb][blue] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[15][rgb][valid] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[15][rgb][red] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element rgbDelays_reg[15][rgb][green] was removed.  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:19]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'SyncFrames' (9#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:16]
INFO: [Synth 8-3491] module 'KernelCore' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:9' bound to instance 'Kernel_CGAIN_Inst' of component 'KernelCore' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:193]
INFO: [Synth 8-638] synthesizing module 'KernelCore__parameterized1' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:26]
INFO: [Synth 8-4471] merging register 'cc_reg[flCoefFract][k2][8:-23]' into 'cc_reg[flCoefFract][k1][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
INFO: [Synth 8-4471] merging register 'cc_reg[flCoefFract][k3][8:-23]' into 'cc_reg[flCoefFract][k1][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
INFO: [Synth 8-4471] merging register 'cc_reg[flCoefFract][k4][8:-23]' into 'cc_reg[flCoefFract][k1][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
INFO: [Synth 8-4471] merging register 'cc_reg[flCoefFract][k5][8:-23]' into 'cc_reg[flCoefFract][k1][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
INFO: [Synth 8-4471] merging register 'cc_reg[flCoefFract][k6][8:-23]' into 'cc_reg[flCoefFract][k1][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
INFO: [Synth 8-4471] merging register 'cc_reg[flCoefFract][k7][8:-23]' into 'cc_reg[flCoefFract][k1][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
INFO: [Synth 8-4471] merging register 'cc_reg[flCoefFract][k8][8:-23]' into 'cc_reg[flCoefFract][k1][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
INFO: [Synth 8-4471] merging register 'cc_reg[flCoefFract][k9][8:-23]' into 'cc_reg[flCoefFract][k1][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
INFO: [Synth 8-4471] merging register 'CGAIN_FRAME_ENABLED.cc_reg[tpd1][vTap1x][8:-23]' into 'CGAIN_FRAME_ENABLED.cc_reg[tpd1][vTap0x][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:306]
INFO: [Synth 8-4471] merging register 'CGAIN_FRAME_ENABLED.cc_reg[tpd1][vTap2x][8:-23]' into 'CGAIN_FRAME_ENABLED.cc_reg[tpd1][vTap0x][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:306]
INFO: [Synth 8-4471] merging register 'CGAIN_FRAME_ENABLED.cc_reg[tpd2][vTap1x][8:-23]' into 'CGAIN_FRAME_ENABLED.cc_reg[tpd2][vTap0x][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:306]
INFO: [Synth 8-4471] merging register 'CGAIN_FRAME_ENABLED.cc_reg[tpd2][vTap2x][8:-23]' into 'CGAIN_FRAME_ENABLED.cc_reg[tpd2][vTap0x][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:306]
INFO: [Synth 8-4471] merging register 'CGAIN_FRAME_ENABLED.cc_reg[tpd3][vTap1x][8:-23]' into 'CGAIN_FRAME_ENABLED.cc_reg[tpd3][vTap0x][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:306]
INFO: [Synth 8-4471] merging register 'CGAIN_FRAME_ENABLED.cc_reg[tpd3][vTap2x][8:-23]' into 'CGAIN_FRAME_ENABLED.cc_reg[tpd3][vTap0x][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:306]
INFO: [Synth 8-4471] merging register 'cc_reg[flProd][k4][8:-23]' into 'cc_reg[flProd][k1][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:66]
INFO: [Synth 8-4471] merging register 'cc_reg[flProd][k5][8:-23]' into 'cc_reg[flProd][k2][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:66]
INFO: [Synth 8-4471] merging register 'cc_reg[flProd][k6][8:-23]' into 'cc_reg[flProd][k3][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:66]
INFO: [Synth 8-4471] merging register 'cc_reg[flProd][k7][8:-23]' into 'cc_reg[flProd][k1][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:66]
INFO: [Synth 8-4471] merging register 'cc_reg[flProd][k8][8:-23]' into 'cc_reg[flProd][k2][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:66]
INFO: [Synth 8-4471] merging register 'cc_reg[flProd][k9][8:-23]' into 'cc_reg[flProd][k3][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:66]
INFO: [Synth 8-4471] merging register 'cc_reg[flToSnFxProd][k4][24:-3]' into 'cc_reg[flToSnFxProd][k1][24:-3]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:98]
INFO: [Synth 8-4471] merging register 'cc_reg[flToSnFxProd][k5][24:-3]' into 'cc_reg[flToSnFxProd][k2][24:-3]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:98]
INFO: [Synth 8-4471] merging register 'cc_reg[flToSnFxProd][k6][24:-3]' into 'cc_reg[flToSnFxProd][k3][24:-3]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:98]
INFO: [Synth 8-4471] merging register 'cc_reg[flToSnFxProd][k7][24:-3]' into 'cc_reg[flToSnFxProd][k1][24:-3]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:98]
INFO: [Synth 8-4471] merging register 'cc_reg[flToSnFxProd][k8][24:-3]' into 'cc_reg[flToSnFxProd][k2][24:-3]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:98]
INFO: [Synth 8-4471] merging register 'cc_reg[flToSnFxProd][k9][24:-3]' into 'cc_reg[flToSnFxProd][k3][24:-3]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:98]
INFO: [Synth 8-4471] merging register 'cc_reg[snFxToSnProd][k4][19:0]' into 'cc_reg[snFxToSnProd][k1][19:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:114]
INFO: [Synth 8-4471] merging register 'cc_reg[snFxToSnProd][k5][19:0]' into 'cc_reg[snFxToSnProd][k2][19:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:114]
INFO: [Synth 8-4471] merging register 'cc_reg[snFxToSnProd][k6][19:0]' into 'cc_reg[snFxToSnProd][k3][19:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:114]
INFO: [Synth 8-4471] merging register 'cc_reg[snFxToSnProd][k7][19:0]' into 'cc_reg[snFxToSnProd][k1][19:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:114]
INFO: [Synth 8-4471] merging register 'cc_reg[snFxToSnProd][k8][19:0]' into 'cc_reg[snFxToSnProd][k2][19:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:114]
INFO: [Synth 8-4471] merging register 'cc_reg[snFxToSnProd][k9][19:0]' into 'cc_reg[snFxToSnProd][k3][19:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:114]
INFO: [Synth 8-4471] merging register 'cc_reg[snToTrimProd][k4][14:0]' into 'cc_reg[snToTrimProd][k1][14:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:130]
INFO: [Synth 8-4471] merging register 'cc_reg[snToTrimProd][k5][14:0]' into 'cc_reg[snToTrimProd][k2][14:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:130]
INFO: [Synth 8-4471] merging register 'cc_reg[snToTrimProd][k6][14:0]' into 'cc_reg[snToTrimProd][k3][14:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:130]
INFO: [Synth 8-4471] merging register 'cc_reg[snToTrimProd][k7][14:0]' into 'cc_reg[snToTrimProd][k1][14:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:130]
INFO: [Synth 8-4471] merging register 'cc_reg[snToTrimProd][k8][14:0]' into 'cc_reg[snToTrimProd][k2][14:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:130]
INFO: [Synth 8-4471] merging register 'cc_reg[snToTrimProd][k9][14:0]' into 'cc_reg[snToTrimProd][k3][14:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:130]
INFO: [Synth 8-4471] merging register 'cc_reg[snSum][green][15:0]' into 'cc_reg[snSum][red][15:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:146]
INFO: [Synth 8-4471] merging register 'cc_reg[snSum][blue][15:0]' into 'cc_reg[snSum][red][15:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:146]
INFO: [Synth 8-4471] merging register 'cc_reg[snToTrimSum][green][12:0]' into 'cc_reg[snToTrimSum][red][12:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:162]
INFO: [Synth 8-4471] merging register 'cc_reg[snToTrimSum][blue][12:0]' into 'cc_reg[snToTrimSum][red][12:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:162]
INFO: [Synth 8-4471] merging register 'CGAIN_FRAME_ENABLED.cGain_reg[green][7:0]' into 'CGAIN_FRAME_ENABLED.cGain_reg[red][7:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:323]
INFO: [Synth 8-4471] merging register 'CGAIN_FRAME_ENABLED.cGain_reg[blue][7:0]' into 'CGAIN_FRAME_ENABLED.cGain_reg[red][7:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:323]
INFO: [Synth 8-4471] merging register 'CGAIN_FRAME_ENABLED.oRgb_reg[green][7:0]' into 'CGAIN_FRAME_ENABLED.oRgb_reg[red][7:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:350]
INFO: [Synth 8-4471] merging register 'CGAIN_FRAME_ENABLED.oRgb_reg[blue][7:0]' into 'CGAIN_FRAME_ENABLED.oRgb_reg[red][7:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:350]
INFO: [Synth 8-256] done synthesizing module 'KernelCore__parameterized1' (9#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:26]
INFO: [Synth 8-3491] module 'SyncFrames' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:7' bound to instance 'SyncFramesInst' of component 'SyncFrames' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:213]
INFO: [Synth 8-3491] module 'KernelCore' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:9' bound to instance 'Kernel_Sharp_Red_Inst' of component 'KernelCore' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:246]
INFO: [Synth 8-638] synthesizing module 'KernelCore__parameterized3' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:26]
INFO: [Synth 8-4471] merging register 'cc_reg[flCoefFract][k2][8:-23]' into 'cc_reg[flCoefFract][k1][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
INFO: [Synth 8-4471] merging register 'cc_reg[flCoefFract][k3][8:-23]' into 'cc_reg[flCoefFract][k1][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
INFO: [Synth 8-4471] merging register 'cc_reg[flCoefFract][k4][8:-23]' into 'cc_reg[flCoefFract][k1][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
INFO: [Synth 8-4471] merging register 'cc_reg[flCoefFract][k5][8:-23]' into 'cc_reg[flCoefFract][k1][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
INFO: [Synth 8-4471] merging register 'cc_reg[flCoefFract][k6][8:-23]' into 'cc_reg[flCoefFract][k1][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
INFO: [Synth 8-4471] merging register 'cc_reg[flCoefFract][k7][8:-23]' into 'cc_reg[flCoefFract][k1][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
INFO: [Synth 8-4471] merging register 'cc_reg[flCoefFract][k8][8:-23]' into 'cc_reg[flCoefFract][k1][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
INFO: [Synth 8-4471] merging register 'cc_reg[flCoefFract][k9][8:-23]' into 'cc_reg[flCoefFract][k1][8:-23]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:82]
INFO: [Synth 8-4471] merging register 'COLOR_DELAYED_ENABLED.oRgb_reg[green][7:0]' into 'COLOR_DELAYED_ENABLED.oRgb_reg[red][7:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:211]
INFO: [Synth 8-4471] merging register 'COLOR_DELAYED_ENABLED.oRgb_reg[blue][7:0]' into 'COLOR_DELAYED_ENABLED.oRgb_reg[red][7:0]' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:211]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'KernelCore__parameterized3' (9#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:26]
INFO: [Synth 8-3491] module 'KernelCore' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:9' bound to instance 'Kernel_Sharp_Green_Inst' of component 'KernelCore' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:262]
INFO: [Synth 8-3491] module 'KernelCore' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:9' bound to instance 'Kernel_Sharp_Blue_Inst' of component 'KernelCore' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:278]
INFO: [Synth 8-3491] module 'KernelCore' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:9' bound to instance 'Kernel_Blur_Red_Inst' of component 'KernelCore' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:323]
INFO: [Synth 8-638] synthesizing module 'KernelCore__parameterized5' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'KernelCore__parameterized5' (9#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:26]
INFO: [Synth 8-3491] module 'KernelCore' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:9' bound to instance 'Kernel_Blur_Green_Inst' of component 'KernelCore' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:339]
INFO: [Synth 8-3491] module 'KernelCore' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:9' bound to instance 'Kernel_Blur_Blue_Inst' of component 'KernelCore' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:355]
INFO: [Synth 8-3491] module 'KernelCore' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:9' bound to instance 'Kernel_Blur_Red_Inst' of component 'KernelCore' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:400]
INFO: [Synth 8-638] synthesizing module 'KernelCore__parameterized7' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'KernelCore__parameterized7' (9#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:26]
INFO: [Synth 8-3491] module 'KernelCore' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:9' bound to instance 'Kernel_Blur_Green_Inst' of component 'KernelCore' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:416]
INFO: [Synth 8-3491] module 'KernelCore' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:9' bound to instance 'Kernel_Blur_Blue_Inst' of component 'KernelCore' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:432]
INFO: [Synth 8-3491] module 'TapsController' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/TapsController.vhd:7' bound to instance 'TapsControllerInst' of component 'TapsController' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:476]
INFO: [Synth 8-638] synthesizing module 'TapsController__parameterized1' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/TapsController.vhd:20]
INFO: [Synth 8-3491] module 'tapLine' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/TapsController.vhd:93' bound to instance 'tapLineD0' of component 'tapLine' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/TapsController.vhd:67]
INFO: [Synth 8-638] synthesizing module 'tapLine__parameterized2' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/TapsController.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'tapLine__parameterized2' (9#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/TapsController.vhd:104]
INFO: [Synth 8-3491] module 'tapLine' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/TapsController.vhd:93' bound to instance 'tapLineD1' of component 'tapLine' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/TapsController.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'TapsController__parameterized1' (9#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/TapsController.vhd:20]
INFO: [Synth 8-3491] module 'KernelCore' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:9' bound to instance 'KernelSobelXInst' of component 'KernelCore' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:532]
INFO: [Synth 8-638] synthesizing module 'KernelCore__parameterized9' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'KernelCore__parameterized9' (9#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:26]
INFO: [Synth 8-3491] module 'KernelCore' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:9' bound to instance 'KernelSobelYInst' of component 'KernelCore' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:551]
INFO: [Synth 8-3491] module 'squareRootTop' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/SquareRoot/squareRootTop.vhd:10' bound to instance 'squareRootTopInst' of component 'squareRootTop' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:595]
INFO: [Synth 8-638] synthesizing module 'squareRootTop' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/SquareRoot/squareRootTop.vhd:18]
INFO: [Synth 8-3491] module 'squareRoot' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VFP_0/src/squareRoot/synth/squareRoot.vhd:59' bound to instance 'squareRoot_inst' of component 'squareRoot' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/SquareRoot/squareRootTop.vhd:28]
INFO: [Synth 8-638] synthesizing module 'squareRoot' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VFP_0/src/squareRoot/synth/squareRoot.vhd:69]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VFP_0/src/squareRoot/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VFP_0/src/squareRoot/synth/squareRoot.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'squareRoot' (23#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VFP_0/src/squareRoot/synth/squareRoot.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'squareRootTop' (24#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/SquareRoot/squareRootTop.vhd:18]
INFO: [Synth 8-3491] module 'hsv_c' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/hsv.vhd:10' bound to instance 'hsvInst' of component 'hsv_c' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:630]
INFO: [Synth 8-638] synthesizing module 'hsv_c' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/hsv.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'hsv_c' (25#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/hsv.vhd:19]
INFO: [Synth 8-3491] module 'hsl_c' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/hsl.vhd:10' bound to instance 'hslInst' of component 'hsl_c' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:646]
INFO: [Synth 8-638] synthesizing module 'hsl_c' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/hsl.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'hsl_c' (26#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/hsl.vhd:19]
INFO: [Synth 8-3491] module 'ColorTrim' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/ColorTrim.vhd:10' bound to instance 'ColorTrimInst' of component 'ColorTrim' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:661]
INFO: [Synth 8-638] synthesizing module 'ColorTrim' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/ColorTrim.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'ColorTrim' (27#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/ColorTrim.vhd:19]
INFO: [Synth 8-3491] module 'SegmentColors' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SegmentColors.vhd:7' bound to instance 'SegmentColorsInst' of component 'SegmentColors' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:672]
INFO: [Synth 8-638] synthesizing module 'SegmentColors' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SegmentColors.vhd:15]
INFO: [Synth 8-3491] module 'LumValues' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/LumValue.vhd:10' bound to instance 'rgbLgtInst' of component 'LumValues' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SegmentColors.vhd:20]
INFO: [Synth 8-638] synthesizing module 'LumValues' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/LumValue.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'LumValues' (28#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/LumValue.vhd:22]
INFO: [Synth 8-3491] module 'LumValues' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/LumValue.vhd:10' bound to instance 'rgbDrkInst' of component 'LumValues' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SegmentColors.vhd:31]
INFO: [Synth 8-638] synthesizing module 'LumValues__parameterized1' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/LumValue.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'LumValues__parameterized1' (28#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/LumValue.vhd:22]
INFO: [Synth 8-3491] module 'LumValues' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/LumValue.vhd:10' bound to instance 'rgbLumInst' of component 'LumValues' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SegmentColors.vhd:42]
INFO: [Synth 8-638] synthesizing module 'LumValues__parameterized3' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/LumValue.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'LumValues__parameterized3' (28#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/LumValue.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'SegmentColors' (29#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SegmentColors.vhd:15]
WARNING: [Synth 8-3848] Net oRgb[tPattern][valid] in module/entity Kernel does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:31]
WARNING: [Synth 8-3848] Net oRgb[tPattern][red] in module/entity Kernel does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:31]
WARNING: [Synth 8-3848] Net oRgb[tPattern][green] in module/entity Kernel does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:31]
WARNING: [Synth 8-3848] Net oRgb[tPattern][blue] in module/entity Kernel does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Kernel' (30#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:33]
INFO: [Synth 8-3491] module 'Kernel' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:7' bound to instance 'ImageKernelInst' of component 'Kernel' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:102]
INFO: [Synth 8-638] synthesizing module 'Kernel__parameterized1' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:33]
INFO: [Synth 8-3491] module 'TapsController' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/TapsController.vhd:7' bound to instance 'TapsControllerInst' of component 'TapsController' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:66]
INFO: [Synth 8-3491] module 'KernelCore' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:9' bound to instance 'Kernel_Ycbcr_Inst' of component 'KernelCore' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:141]
INFO: [Synth 8-3491] module 'SyncFrames' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:7' bound to instance 'SyncFramesInst' of component 'SyncFrames' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:161]
INFO: [Synth 8-3491] module 'KernelCore' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:9' bound to instance 'Kernel_CGAIN_Inst' of component 'KernelCore' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:193]
INFO: [Synth 8-3491] module 'SyncFrames' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SyncFrames.vhd:7' bound to instance 'SyncFramesInst' of component 'SyncFrames' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:213]
INFO: [Synth 8-3491] module 'KernelCore' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:9' bound to instance 'Kernel_Sharp_Red_Inst' of component 'KernelCore' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:246]
INFO: [Synth 8-3491] module 'KernelCore' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:9' bound to instance 'Kernel_Sharp_Green_Inst' of component 'KernelCore' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:262]
INFO: [Synth 8-3491] module 'KernelCore' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:9' bound to instance 'Kernel_Sharp_Blue_Inst' of component 'KernelCore' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:278]
INFO: [Synth 8-3491] module 'KernelCore' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:9' bound to instance 'Kernel_Blur_Red_Inst' of component 'KernelCore' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:323]
INFO: [Synth 8-3491] module 'KernelCore' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:9' bound to instance 'Kernel_Blur_Green_Inst' of component 'KernelCore' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:339]
INFO: [Synth 8-3491] module 'KernelCore' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:9' bound to instance 'Kernel_Blur_Blue_Inst' of component 'KernelCore' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:355]
INFO: [Synth 8-3491] module 'hsv_c' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/hsv.vhd:10' bound to instance 'hsvInst' of component 'hsv_c' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:630]
INFO: [Synth 8-3491] module 'hsl_c' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/hsl.vhd:10' bound to instance 'hslInst' of component 'hsl_c' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:646]
INFO: [Synth 8-3491] module 'ColorTrim' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/ColorTrim.vhd:10' bound to instance 'ColorTrimInst' of component 'ColorTrim' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:661]
INFO: [Synth 8-3491] module 'SegmentColors' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/SegmentColors.vhd:7' bound to instance 'SegmentColorsInst' of component 'SegmentColors' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:672]
WARNING: [Synth 8-3848] Net oEdgeValid in module/entity Kernel__parameterized1 does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:30]
WARNING: [Synth 8-3848] Net oRgb[tPattern][valid] in module/entity Kernel__parameterized1 does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:31]
WARNING: [Synth 8-3848] Net oRgb[tPattern][red] in module/entity Kernel__parameterized1 does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:31]
WARNING: [Synth 8-3848] Net oRgb[tPattern][green] in module/entity Kernel__parameterized1 does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:31]
WARNING: [Synth 8-3848] Net oRgb[tPattern][blue] in module/entity Kernel__parameterized1 does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Kernel__parameterized1' (30#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:33]
INFO: [Synth 8-3491] module 'Kernel' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:7' bound to instance 'ImageKernelInst' of component 'Kernel' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:137]
INFO: [Synth 8-3491] module 'Kernel' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:7' bound to instance 'ImageKernelInst' of component 'Kernel' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:172]
INFO: [Synth 8-3491] module 'frameTestPattern' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/frameTestPattern.vhd:8' bound to instance 'frameTestPatternInst' of component 'frameTestPattern' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:208]
INFO: [Synth 8-638] synthesizing module 'frameTestPattern' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/frameTestPattern.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'frameTestPattern' (31#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/frameTestPattern.vhd:17]
INFO: [Synth 8-3491] module 'TestPattern' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TestPattern.vhd:8' bound to instance 'TestPatternInst' of component 'TestPattern' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:216]
INFO: [Synth 8-638] synthesizing module 'TestPattern' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TestPattern.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'TestPattern' (32#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TestPattern.vhd:15]
INFO: [Synth 8-3491] module 'TapsController' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/TapsController.vhd:7' bound to instance 'TapsControllerSobCgaInst' of component 'TapsController' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:231]
INFO: [Synth 8-3491] module 'FrameMask' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/FrameMask.vhd:7' bound to instance 'FrameMaskInst' of component 'FrameMask' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:256]
INFO: [Synth 8-638] synthesizing module 'FrameMask' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/FrameMask.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'FrameMask' (33#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/FrameMask.vhd:17]
INFO: [Synth 8-3491] module 'TextGen' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:7' bound to instance 'TextGenInrgbInst' of component 'TextGen' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:395]
INFO: [Synth 8-638] synthesizing module 'TextGen' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:20]
INFO: [Synth 8-3491] module 'PixelOnDisplay' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:7' bound to instance 'textElement2' of component 'PixelOnDisplay' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:26]
INFO: [Synth 8-638] synthesizing module 'PixelOnDisplay' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:16]
INFO: [Synth 8-3491] module 'FontRom' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/FontRom.vhd:12' bound to instance 'FontRomInst' of component 'FontRom' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:28]
INFO: [Synth 8-638] synthesizing module 'FontRom' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/FontRom.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'FontRom' (34#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/FontRom.vhd:18]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'PixelOnDisplay' (35#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'TextGen' (36#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:20]
INFO: [Synth 8-3491] module 'TextGen' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:7' bound to instance 'TextGenYcbcrInst' of component 'TextGen' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:411]
INFO: [Synth 8-638] synthesizing module 'TextGen__parameterized1' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:20]
INFO: [Synth 8-3491] module 'PixelOnDisplay' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:7' bound to instance 'textElement2' of component 'PixelOnDisplay' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:26]
INFO: [Synth 8-638] synthesizing module 'PixelOnDisplay__parameterized1' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:16]
INFO: [Synth 8-3491] module 'FontRom' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/FontRom.vhd:12' bound to instance 'FontRomInst' of component 'FontRom' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:28]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'PixelOnDisplay__parameterized1' (36#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'TextGen__parameterized1' (36#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:20]
INFO: [Synth 8-3491] module 'TextGen' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:7' bound to instance 'TextGenSharpInst' of component 'TextGen' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:451]
INFO: [Synth 8-638] synthesizing module 'TextGen__parameterized3' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:20]
INFO: [Synth 8-3491] module 'PixelOnDisplay' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:7' bound to instance 'textElement2' of component 'PixelOnDisplay' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:26]
INFO: [Synth 8-638] synthesizing module 'PixelOnDisplay__parameterized3' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:16]
INFO: [Synth 8-3491] module 'FontRom' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/FontRom.vhd:12' bound to instance 'FontRomInst' of component 'FontRom' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:28]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'PixelOnDisplay__parameterized3' (36#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'TextGen__parameterized3' (36#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:20]
INFO: [Synth 8-3491] module 'TextGen' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:7' bound to instance 'TextGenBlurInst' of component 'TextGen' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:466]
INFO: [Synth 8-638] synthesizing module 'TextGen__parameterized5' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:20]
INFO: [Synth 8-3491] module 'PixelOnDisplay' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:7' bound to instance 'textElement2' of component 'PixelOnDisplay' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:26]
INFO: [Synth 8-638] synthesizing module 'PixelOnDisplay__parameterized5' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:16]
INFO: [Synth 8-3491] module 'FontRom' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/FontRom.vhd:12' bound to instance 'FontRomInst' of component 'FontRom' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:28]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'PixelOnDisplay__parameterized5' (36#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'TextGen__parameterized5' (36#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:20]
INFO: [Synth 8-3491] module 'TextGen' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:7' bound to instance 'TextGenEmbossInst' of component 'TextGen' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:481]
INFO: [Synth 8-638] synthesizing module 'TextGen__parameterized7' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:20]
INFO: [Synth 8-3491] module 'PixelOnDisplay' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:7' bound to instance 'textElement2' of component 'PixelOnDisplay' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:26]
INFO: [Synth 8-638] synthesizing module 'PixelOnDisplay__parameterized7' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:16]
INFO: [Synth 8-3491] module 'FontRom' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/FontRom.vhd:12' bound to instance 'FontRomInst' of component 'FontRom' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:28]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'PixelOnDisplay__parameterized7' (36#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'TextGen__parameterized7' (36#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:20]
INFO: [Synth 8-3491] module 'TextGen' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:7' bound to instance 'TextGenSobelInst' of component 'TextGen' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:496]
INFO: [Synth 8-638] synthesizing module 'TextGen__parameterized9' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:20]
INFO: [Synth 8-3491] module 'PixelOnDisplay' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:7' bound to instance 'textElement2' of component 'PixelOnDisplay' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:26]
INFO: [Synth 8-638] synthesizing module 'PixelOnDisplay__parameterized9' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:16]
INFO: [Synth 8-3491] module 'FontRom' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/FontRom.vhd:12' bound to instance 'FontRomInst' of component 'FontRom' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:28]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'PixelOnDisplay__parameterized9' (36#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'TextGen__parameterized9' (36#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:20]
INFO: [Synth 8-3491] module 'TextGen' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:7' bound to instance 'TextGenCgainInst' of component 'TextGen' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:511]
INFO: [Synth 8-638] synthesizing module 'TextGen__parameterized11' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:20]
INFO: [Synth 8-3491] module 'PixelOnDisplay' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:7' bound to instance 'textElement2' of component 'PixelOnDisplay' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:26]
INFO: [Synth 8-638] synthesizing module 'PixelOnDisplay__parameterized11' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:16]
INFO: [Synth 8-3491] module 'FontRom' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/FontRom.vhd:12' bound to instance 'FontRomInst' of component 'FontRom' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:28]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'PixelOnDisplay__parameterized11' (36#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'TextGen__parameterized11' (36#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:20]
INFO: [Synth 8-3491] module 'TextGen' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:7' bound to instance 'TextGenHslInst' of component 'TextGen' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:526]
INFO: [Synth 8-638] synthesizing module 'TextGen__parameterized13' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:20]
INFO: [Synth 8-3491] module 'PixelOnDisplay' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:7' bound to instance 'textElement2' of component 'PixelOnDisplay' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:26]
INFO: [Synth 8-638] synthesizing module 'PixelOnDisplay__parameterized13' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:16]
INFO: [Synth 8-3491] module 'FontRom' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/FontRom.vhd:12' bound to instance 'FontRomInst' of component 'FontRom' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:28]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'PixelOnDisplay__parameterized13' (36#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'TextGen__parameterized13' (36#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:20]
INFO: [Synth 8-3491] module 'TextGen' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:7' bound to instance 'TextGenHsvInst' of component 'TextGen' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:542]
INFO: [Synth 8-638] synthesizing module 'TextGen__parameterized15' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:20]
INFO: [Synth 8-3491] module 'PixelOnDisplay' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:7' bound to instance 'textElement2' of component 'PixelOnDisplay' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:26]
INFO: [Synth 8-638] synthesizing module 'PixelOnDisplay__parameterized15' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:16]
INFO: [Synth 8-3491] module 'FontRom' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/FontRom.vhd:12' bound to instance 'FontRomInst' of component 'FontRom' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:28]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'PixelOnDisplay__parameterized15' (36#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'TextGen__parameterized15' (36#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:20]
INFO: [Synth 8-3491] module 'TextGen' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:7' bound to instance 'TextGenHsvInst' of component 'TextGen' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:582]
INFO: [Synth 8-638] synthesizing module 'TextGen__parameterized17' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:20]
INFO: [Synth 8-3491] module 'PixelOnDisplay' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:7' bound to instance 'textElement2' of component 'PixelOnDisplay' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:26]
INFO: [Synth 8-638] synthesizing module 'PixelOnDisplay__parameterized17' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:16]
INFO: [Synth 8-3491] module 'FontRom' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/FontRom.vhd:12' bound to instance 'FontRomInst' of component 'FontRom' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:28]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'PixelOnDisplay__parameterized17' (36#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'TextGen__parameterized17' (36#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:20]
INFO: [Synth 8-3491] module 'TextGen' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:7' bound to instance 'TextGenTrmInst' of component 'TextGen' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:597]
INFO: [Synth 8-638] synthesizing module 'TextGen__parameterized19' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:20]
INFO: [Synth 8-3491] module 'PixelOnDisplay' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:7' bound to instance 'textElement2' of component 'PixelOnDisplay' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:26]
INFO: [Synth 8-638] synthesizing module 'PixelOnDisplay__parameterized19' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:16]
INFO: [Synth 8-3491] module 'FontRom' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/FontRom.vhd:12' bound to instance 'FontRomInst' of component 'FontRom' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:28]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'PixelOnDisplay__parameterized19' (36#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'TextGen__parameterized19' (36#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/TextGen.vhd:20]
WARNING: [Synth 8-3848] Net fRgb[bluToCgaShp][valid] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[bluToCgaShp][red] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[bluToCgaShp][green] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[bluToCgaShp][blue] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[bluToCgaShpYcc][valid] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[bluToCgaShpYcc][red] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[bluToCgaShpYcc][green] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[bluToCgaShpYcc][blue] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[bluToCgaShpHsv][valid] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[bluToCgaShpHsv][red] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[bluToCgaShpHsv][green] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[bluToCgaShpHsv][blue] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[bluToShpCga][valid] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[bluToShpCga][red] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[bluToShpCga][green] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[bluToShpCga][blue] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[bluToShpCgaYcc][valid] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[bluToShpCgaYcc][red] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[bluToShpCgaYcc][green] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[bluToShpCgaYcc][blue] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[bluToShpCgaHsv][valid] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[bluToShpCgaHsv][red] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[bluToShpCgaHsv][green] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[bluToShpCgaHsv][blue] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[cgaBright][valid] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[cgaBright][red] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[cgaBright][green] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[cgaBright][blue] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[cgaDark][valid] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[cgaDark][red] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[cgaDark][green] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[cgaDark][blue] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[cgaBalance][valid] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[cgaBalance][red] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[cgaBalance][green] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[cgaBalance][blue] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[cgaGainRed][valid] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[cgaGainRed][red] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[cgaGainRed][green] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[cgaGainRed][blue] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[cgaGainGre][valid] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[cgaGainGre][red] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[cgaGainGre][green] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[cgaGainGre][blue] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[cgaGainBlu][valid] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[cgaGainBlu][red] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[cgaGainBlu][green] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
WARNING: [Synth 8-3848] Net fRgb[cgaGainBlu][blue] in module/entity Filters does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'Filters' (37#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Filters.vhd:65]
INFO: [Synth 8-3491] module 'detect' declared at 'c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/detect.vhd:8' bound to instance 'detectInst' of component 'detect' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/frameProcess.vhd:249]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'detect' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/detect.vhd:21]
INFO: [Synth 8-638] synthesizing module 'pixelCord' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/pixelCord.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'pixelCord' (38#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/pixelCord.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'detect' (39#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/detect.vhd:21]
INFO: [Synth 8-638] synthesizing module 'pointOfInterest' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/pointOfInterest.vhd:25]
INFO: [Synth 8-638] synthesizing module 'gridLockFifo' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/gridLockFifo.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'gridLockFifo' (40#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/gridLockFifo.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'pointOfInterest' (41#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/pointOfInterest.vhd:25]
WARNING: [Synth 8-3848] Net oFrameData[rgbCorrect][valid] in module/entity frameProcess does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/frameProcess.vhd:30]
WARNING: [Synth 8-3848] Net oFrameData[rgbCorrect][red] in module/entity frameProcess does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/frameProcess.vhd:30]
WARNING: [Synth 8-3848] Net oFrameData[rgbCorrect][green] in module/entity frameProcess does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/frameProcess.vhd:30]
WARNING: [Synth 8-3848] Net oFrameData[rgbCorrect][blue] in module/entity frameProcess does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/frameProcess.vhd:30]
WARNING: [Synth 8-3848] Net rgbRemix[valid] in module/entity frameProcess does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/frameProcess.vhd:40]
WARNING: [Synth 8-3848] Net rgbRemix[red] in module/entity frameProcess does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/frameProcess.vhd:40]
WARNING: [Synth 8-3848] Net rgbRemix[green] in module/entity frameProcess does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/frameProcess.vhd:40]
WARNING: [Synth 8-3848] Net rgbRemix[blue] in module/entity frameProcess does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/frameProcess.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'frameProcess' (42#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/frameProcess.vhd:35]
INFO: [Synth 8-638] synthesizing module 'digiClk' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/digiClk.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'digiClk' (43#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/digiClk.vhd:17]
INFO: [Synth 8-638] synthesizing module 'mWrRd' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/mWrRd.vhd:36]
WARNING: [Synth 8-3848] Net rdRegsOut[cfigReg18] in module/entity mWrRd does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/mWrRd.vhd:34]
WARNING: [Synth 8-3848] Net rdRegsOut[cfigReg19] in module/entity mWrRd does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/mWrRd.vhd:34]
WARNING: [Synth 8-3848] Net rdRegsOut[cfigReg20] in module/entity mWrRd does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/mWrRd.vhd:34]
WARNING: [Synth 8-3848] Net rdRegsOut[cfigReg21] in module/entity mWrRd does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/mWrRd.vhd:34]
WARNING: [Synth 8-3848] Net rdRegsOut[cfigReg22] in module/entity mWrRd does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/mWrRd.vhd:34]
WARNING: [Synth 8-3848] Net rdRegsOut[cfigReg23] in module/entity mWrRd does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/mWrRd.vhd:34]
WARNING: [Synth 8-3848] Net rdRegsOut[cfigReg24] in module/entity mWrRd does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/mWrRd.vhd:34]
WARNING: [Synth 8-3848] Net rdRegsOut[cfigReg25] in module/entity mWrRd does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/mWrRd.vhd:34]
WARNING: [Synth 8-3848] Net rdRegsOut[cfigReg26] in module/entity mWrRd does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/mWrRd.vhd:34]
WARNING: [Synth 8-3848] Net rdRegsOut[cfigReg27] in module/entity mWrRd does not have driver. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/mWrRd.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'mWrRd' (44#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/mWrRd.vhd:36]
INFO: [Synth 8-638] synthesizing module 'videoSelect' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/videoSelect.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'videoSelect' (45#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/videoSelect.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'VideoStream' (46#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/VideoStream.vhd:25]
INFO: [Synth 8-638] synthesizing module 'AxisExternal' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/AxisExternal.vhd:77]
INFO: [Synth 8-638] synthesizing module 'videoProcess_v1_0_rgb_m_axis' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/hdl/vfpMSaxisRGB.vhd:40]
INFO: [Synth 8-226] default block is never used [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/hdl/vfpMSaxisRGB.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'videoProcess_v1_0_rgb_m_axis' (47#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/hdl/vfpMSaxisRGB.vhd:40]
INFO: [Synth 8-638] synthesizing module 'videoProcess_v1_0_m_axis_mm2s' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/hdl/vfpMaxisMM2s.vhd:29]
INFO: [Synth 8-226] default block is never used [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/hdl/vfpMaxisMM2s.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'videoProcess_v1_0_m_axis_mm2s' (48#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/hdl/vfpMaxisMM2s.vhd:29]
INFO: [Synth 8-638] synthesizing module 'videoProcess_v1_0_Config' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/hdl/vfpConfig.vhd:38]
INFO: [Synth 8-226] default block is never used [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/hdl/vfpConfig.vhd:185]
INFO: [Synth 8-226] default block is never used [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/hdl/vfpConfig.vhd:694]
INFO: [Synth 8-256] done synthesizing module 'videoProcess_v1_0_Config' (49#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/hdl/vfpConfig.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'AxisExternal' (50#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Control/AxisExternal.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'VFP_v1_0' (51#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/hdl/vfpTop.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'zynq_soc_VFP_0' (52#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VFP_0/synth/zynq_soc_VFP_0.vhd:114]
WARNING: [Synth 8-3331] design videoProcess_v1_0_Config has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design videoProcess_v1_0_Config has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design videoProcess_v1_0_Config has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design videoProcess_v1_0_Config has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design videoProcess_v1_0_Config has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design videoProcess_v1_0_Config has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design videoProcess_v1_0_m_axis_mm2s has unconnected port m_axis_mm2s_tready
WARNING: [Synth 8-3331] design videoProcess_v1_0_rgb_m_axis has unconnected port rgb_m_axis_tready
WARNING: [Synth 8-3331] design AxisExternal has unconnected port m_axis_mm2s_aclk
WARNING: [Synth 8-3331] design AxisExternal has unconnected port m_axis_mm2s_aresetn
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k1][15]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k1][14]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k1][13]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k1][12]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k1][11]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k1][10]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k1][9]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k1][8]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k1][7]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k1][6]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k1][5]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k1][4]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k1][3]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k1][2]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k1][1]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k1][0]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k2][15]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k2][14]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k2][13]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k2][12]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k2][11]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k2][10]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k2][9]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k2][8]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k2][7]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k2][6]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k2][5]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k2][4]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k2][3]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k2][2]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k2][1]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k2][0]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k3][15]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k3][14]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k3][13]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k3][12]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k3][11]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k3][10]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k3][9]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k3][8]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k3][7]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k3][6]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k3][5]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k3][4]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k3][3]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k3][2]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k3][1]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k3][0]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k4][15]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k4][14]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k4][13]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k4][12]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k4][11]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k4][10]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k4][9]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k4][8]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k4][7]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k4][6]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k4][5]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k4][4]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k4][3]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k4][2]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k4][1]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k4][0]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k5][15]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k5][14]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k5][13]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k5][12]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k5][11]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k5][10]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k5][9]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k5][8]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k5][7]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k5][6]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k5][5]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k5][4]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k5][3]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k5][2]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k5][1]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k5][0]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k6][15]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k6][14]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k6][13]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k6][12]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k6][11]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k6][10]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k6][9]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k6][8]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k6][7]
WARNING: [Synth 8-3331] design KernelCore has unconnected port kCoeff[k6][6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:14:09 ; elapsed = 00:15:02 . Memory (MB): peak = 1631.926 ; gain = 1333.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:14:26 ; elapsed = 00:15:19 . Memory (MB): peak = 1631.926 ; gain = 1333.746
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 873 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_VFP_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_VFP_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:13 . Memory (MB): peak = 3799.172 ; gain = 423.086
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:18:54 ; elapsed = 00:18:47 . Memory (MB): peak = 3799.172 ; gain = 3500.992
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:18:55 ; elapsed = 00:18:47 . Memory (MB): peak = 3799.172 ; gain = 3500.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/\SOBEL_FRAME_ENABLE.squareRootTopInst /squareRoot_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:18:55 ; elapsed = 00:18:47 . Memory (MB): peak = 3799.172 ; gain = 3500.992
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'rgbSyncValid_reg' and it is trimmed from '16' to '15' bits. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:290]
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
WARNING: [Synth 8-3936] Found unconnected internal register 'rgbSyncValid_reg' and it is trimmed from '16' to '15' bits. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:353]
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
WARNING: [Synth 8-3936] Found unconnected internal register 'rgbSyncValid_reg' and it is trimmed from '16' to '15' bits. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:214]
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
WARNING: [Synth 8-3936] Found unconnected internal register 'rgbSyncValid_reg' and it is trimmed from '16' to '15' bits. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:214]
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
WARNING: [Synth 8-3936] Found unconnected internal register 'rgbSyncValid_reg' and it is trimmed from '16' to '15' bits. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:214]
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
WARNING: [Synth 8-3936] Found unconnected internal register 'rgbSyncValid_reg' and it is trimmed from '16' to '15' bits. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:214]
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/hsv.vhd:205]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/hsv.vhd:205]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/hsv.vhd:198]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/hsv.vhd:198]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/hsv.vhd:189]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/hsv.vhd:189]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/hsv.vhd:191]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/hsv.vhd:191]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/hsv.vhd:189]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/hsv.vhd:189]
INFO: [Synth 8-5546] ROM "result" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/hsl.vhd:209]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/hsl.vhd:209]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/hsl.vhd:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/hsl.vhd:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/hsl.vhd:193]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/hsl.vhd:193]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/hsl.vhd:195]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/hsl.vhd:195]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/hsl.vhd:193]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/hsl.vhd:193]
INFO: [Synth 8-5546] ROM "result" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "frac" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:1995]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:1995]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:1995]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:1995]
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Classfp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Classfp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Classfp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Classfp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Classfp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Classfp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Classfp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Classfp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Classfp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Classfp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Classfp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Classfp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Classfp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Classfp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Classfp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:1995]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:1995]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:1995]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:1995]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:1995]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:1995]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:1995]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/float_and_fixed_pkg/float_pkg_c.vhd:2131]
INFO: [Synth 8-5545] ROM "kCoeffYcbcr[k1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffYcbcr[kSet]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffCgain[k1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffCgain[kSet]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffSharp[k1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffSharp[kSet]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffBlur[k1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffBlur[kSet]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffEmbos[k1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffEmbos[kSet]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffX[k1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffX[kSet]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffY[k1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffY[kSet]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'rgbSyncValid_reg' and it is trimmed from '16' to '15' bits. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/Kernel.vhd:42]
INFO: [Synth 8-5545] ROM "kCoeffYcbcr[k1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffYcbcr[kSet]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffCgain[k1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffCgain[kSet]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffSharp[k1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffSharp[kSet]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffBlur[k1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffBlur[kSet]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:41]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:44]
INFO: [Synth 8-5545] ROM "wrDone" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rdDone" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'fifoControlState_reg' in module 'pointOfInterest'
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "min" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hour" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'satValueQuotV_reg' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/hsv.vhd:163]
WARNING: [Synth 8-327] inferring latch for variable 'satValueQuotV_reg' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/hsl.vhd:166]
WARNING: [Synth 8-327] inferring latch for variable 'charCode_reg' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:26]
WARNING: [Synth 8-327] inferring latch for variable 'charCode_reg' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:26]
WARNING: [Synth 8-327] inferring latch for variable 'charCode_reg' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:26]
WARNING: [Synth 8-327] inferring latch for variable 'charCode_reg' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:26]
WARNING: [Synth 8-327] inferring latch for variable 'charCode_reg' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:26]
WARNING: [Synth 8-327] inferring latch for variable 'charCode_reg' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:26]
WARNING: [Synth 8-327] inferring latch for variable 'charCode_reg' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:26]
WARNING: [Synth 8-327] inferring latch for variable 'charCode_reg' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:26]
WARNING: [Synth 8-327] inferring latch for variable 'charCode_reg' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:26]
WARNING: [Synth 8-327] inferring latch for variable 'charCode_reg' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:26]
WARNING: [Synth 8-327] inferring latch for variable 'charCode_reg' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/PixelOnDisplay.vhd:26]
WARNING: [Synth 8-327] inferring latch for variable 'preStatus_reg' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Process/gridLockFifo.vhd:54]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
         waitfornewframe |                           000010 |                              100
             gridencheck |                           000100 |                              101
               lockready |                           001000 |                              001
          fifofullstatus |                           010000 |                              010
         fifoemptystatus |                           100000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fifoControlState_reg' using encoding 'one-hot' in module 'pointOfInterest'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:21:03 ; elapsed = 00:20:58 . Memory (MB): peak = 3799.172 ; gain = 3500.992
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/Q_MANT_LP_DEL' (delay__parameterized1) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (delay__parameterized0) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[1].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (delay__parameterized0) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[2].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (delay__parameterized0) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (delay__parameterized0) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[4].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (delay__parameterized0) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (delay__parameterized0) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[6].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (delay__parameterized0) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[7].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (delay__parameterized0) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[8].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (delay__parameterized0) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[9].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (delay__parameterized0) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[10].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (delay__parameterized0) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (delay__parameterized0) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[12].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (delay__parameterized0) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[13].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (delay__parameterized0) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[14].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (delay__parameterized0) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[15].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (delay__parameterized0) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[16].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (delay__parameterized0) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[17].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (delay__parameterized0) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[18].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (delay__parameterized0) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[19].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (delay__parameterized0) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[20].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (delay__parameterized0) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (delay__parameterized0) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[22].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (delay__parameterized0) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (delay__parameterized0) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].Q_DEL' (delay__parameterized3) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[12].MA_DEL.MANT_DEL'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/NORMALIZE_DEL' (delay__parameterized3) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized21) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized21) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.squareRootTopInst/squareRoot_inst/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/SHP_TO_FILTRS2_FRAME_ENABLE.ImageKernelInst' (Kernel__parameterized1) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/BLU_TO_FILTRS3_FRAME_ENABLE.ImageKernelInst'

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |KernelCore                       |           3|     25184|
|2     |KernelCore__parameterized1       |           2|     25147|
|3     |KernelCore__parameterized3__GBM0 |           1|     23911|
|4     |KernelCore__parameterized3__GBM1 |           1|      7658|
|5     |KernelCore__parameterized3__GBM2 |           1|     23983|
|6     |KernelCore__parameterized3__GBM3 |           1|     16696|
|7     |KernelCore__parameterized5__GBM0 |           1|     25794|
|8     |KernelCore__parameterized5__GBM1 |           1|      5524|
|9     |KernelCore__parameterized5__GBM2 |           1|      6355|
|10    |KernelCore__parameterized5__GBM3 |           1|     10387|
|11    |KernelCore__parameterized5__GBM4 |           1|     24188|
|12    |KernelCore__parameterized7__GBM0 |           1|     25298|
|13    |KernelCore__parameterized7__GBM1 |           1|      5950|
|14    |KernelCore__parameterized7__GBM2 |           1|      7031|
|15    |KernelCore__parameterized7__GBM3 |           1|     10904|
|16    |KernelCore__parameterized7__GBM4 |           1|     13847|
|17    |KernelCore__parameterized7__GBM5 |           1|      9218|
|18    |KernelCore__parameterized9__GBM0 |           1|     23804|
|19    |KernelCore__parameterized9__GBM1 |           1|      7308|
|20    |KernelCore__parameterized9__GBM2 |           1|     22520|
|21    |KernelCore__parameterized9__GBM3 |           1|     18616|
|22    |LumValues__GB0                   |           1|     27807|
|23    |LumValues__GB1                   |           1|      5232|
|24    |LumValues__GB2                   |           1|     10549|
|25    |LumValues__GB3                   |           1|      5825|
|26    |LumValues__GB4                   |           1|     13912|
|27    |LumValues__GB5                   |           1|     13863|
|28    |LumValues__GB6                   |           1|     12894|
|29    |LumValues__parameterized1__GB0   |           1|     26107|
|30    |LumValues__parameterized1__GB1   |           1|      9782|
|31    |LumValues__parameterized1__GB2   |           1|      7621|
|32    |LumValues__parameterized1__GB3   |           1|     11985|
|33    |LumValues__parameterized1__GB4   |           1|      8739|
|34    |LumValues__parameterized1__GB5   |           1|     25848|
|35    |LumValues__parameterized3__GB0   |           1|     28712|
|36    |LumValues__parameterized3__GB1   |           1|      3815|
|37    |LumValues__parameterized3__GB2   |           1|     10846|
|38    |LumValues__parameterized3__GB3   |           1|      6410|
|39    |LumValues__parameterized3__GB4   |           1|      9943|
|40    |LumValues__parameterized3__GB5   |           1|     13061|
|41    |SegmentColors__GC0               |           1|       184|
|42    |Kernel__GC0                      |           1|     19792|
|43    |Kernel__parameterized1__GCM0     |           1|     12153|
|44    |Filters__GCB0                    |           1|     22330|
|45    |Filters__GCB1                    |           1|      6285|
|46    |Filters__GCB2                    |           1|     17144|
|47    |frameProcess__GC0                |           1|     17371|
|48    |videoSelect__GC0                 |           1|      3640|
|49    |VideoStream__GC0                 |           1|      1388|
|50    |VFP_v1_0__GC0                    |           1|     27007|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'rgbSyncValid_reg' and it is trimmed from '15' to '14' bits. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:214]
INFO: [Synth 8-5545] ROM "digiClkInst/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "digiClkInst/clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'LumValues__parameterized1__GB2:/oRgb_reg[green][0]' (FD) to 'LumValues__parameterized1__GB2:/oRgb_reg[green][7]'
INFO: [Synth 8-3886] merging instance 'LumValues__parameterized1__GB2:/oRgb_reg[green][1]' (FD) to 'LumValues__parameterized1__GB2:/oRgb_reg[green][7]'
INFO: [Synth 8-3886] merging instance 'LumValues__parameterized1__GB2:/oRgb_reg[green][2]' (FD) to 'LumValues__parameterized1__GB2:/oRgb_reg[green][7]'
INFO: [Synth 8-3886] merging instance 'LumValues__parameterized1__GB2:/oRgb_reg[green][3]' (FD) to 'LumValues__parameterized1__GB2:/oRgb_reg[green][7]'
INFO: [Synth 8-3886] merging instance 'LumValues__parameterized1__GB2:/oRgb_reg[green][4]' (FD) to 'LumValues__parameterized1__GB2:/oRgb_reg[green][7]'
INFO: [Synth 8-3886] merging instance 'LumValues__parameterized1__GB2:/oRgb_reg[green][5]' (FD) to 'LumValues__parameterized1__GB2:/oRgb_reg[green][7]'
INFO: [Synth 8-3886] merging instance 'LumValues__parameterized1__GB2:/oRgb_reg[green][6]' (FD) to 'LumValues__parameterized1__GB2:/oRgb_reg[green][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LumValues__parameterized1__GB2:/\oRgb_reg[green][7] )
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/rowdist_reg[16]' (FDE) to 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/rowdist_reg[31]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/rowdist_reg[17]' (FDE) to 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/rowdist_reg[31]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/rowdist_reg[18]' (FDE) to 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/rowdist_reg[31]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/rowdist_reg[19]' (FDE) to 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/rowdist_reg[31]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/rowdist_reg[20]' (FDE) to 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/rowdist_reg[31]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/rowdist_reg[21]' (FDE) to 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/rowdist_reg[31]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/rowdist_reg[22]' (FDE) to 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/rowdist_reg[31]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/rowdist_reg[23]' (FDE) to 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/rowdist_reg[31]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/rowdist_reg[24]' (FDE) to 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/rowdist_reg[31]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/rowdist_reg[25]' (FDE) to 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/rowdist_reg[31]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/rowdist_reg[26]' (FDE) to 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/rowdist_reg[31]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/rowdist_reg[27]' (FDE) to 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/rowdist_reg[31]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/rowdist_reg[28]' (FDE) to 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/rowdist_reg[31]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/rowdist_reg[29]' (FDE) to 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/rowdist_reg[31]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/rowdist_reg[30]' (FDE) to 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/rowdist_reg[31]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/coldist_reg[16]' (FDE) to 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/coldist_reg[31]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/coldist_reg[17]' (FDE) to 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/coldist_reg[31]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/coldist_reg[18]' (FDE) to 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/coldist_reg[31]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/coldist_reg[19]' (FDE) to 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/coldist_reg[31]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/coldist_reg[20]' (FDE) to 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/coldist_reg[31]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/coldist_reg[21]' (FDE) to 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/coldist_reg[31]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/coldist_reg[22]' (FDE) to 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/coldist_reg[31]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/coldist_reg[23]' (FDE) to 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/coldist_reg[31]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/coldist_reg[24]' (FDE) to 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/coldist_reg[31]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/coldist_reg[25]' (FDE) to 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/coldist_reg[31]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/coldist_reg[26]' (FDE) to 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/coldist_reg[31]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/coldist_reg[27]' (FDE) to 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/coldist_reg[31]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/coldist_reg[28]' (FDE) to 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/coldist_reg[31]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/coldist_reg[29]' (FDE) to 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/coldist_reg[31]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/coldist_reg[30]' (FDE) to 'FiltersInsti_171/TEST_FRAME_ENABLE.frameTestPatternInst/coldist_reg[31]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[31]' (LD) to 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[5]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[30]' (LD) to 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[5]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[29]' (LD) to 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[5]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[28]' (LD) to 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[5]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[5]' (LD) to 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[27]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[7]' (LD) to 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[27]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[8]' (LD) to 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[27]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[9]' (LD) to 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[27]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[10]' (LD) to 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[27]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[11]' (LD) to 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[27]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[12]' (LD) to 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[27]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[13]' (LD) to 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[27]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[14]' (LD) to 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[27]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[15]' (LD) to 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[27]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[16]' (LD) to 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[27]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[17]' (LD) to 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[27]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[18]' (LD) to 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[27]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[19]' (LD) to 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[27]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[20]' (LD) to 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[27]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[21]' (LD) to 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[27]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[22]' (LD) to 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[27]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[23]' (LD) to 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[27]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[24]' (LD) to 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[27]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[25]' (LD) to 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[27]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[26]' (LD) to 'FiltersInsti_171/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FiltersInsti_171/\INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[27] )
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[blue][0]' (FD) to 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[green][0]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[blue][1]' (FD) to 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[green][1]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[blue][2]' (FD) to 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[green][2]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[blue][3]' (FD) to 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[green][3]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[blue][4]' (FD) to 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[green][4]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[blue][5]' (FD) to 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[green][5]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[blue][6]' (FD) to 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[green][6]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[blue][7]' (FD) to 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[green][7]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[green][0]' (FD) to 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[red][0]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[green][1]' (FD) to 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[red][1]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[green][2]' (FD) to 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[red][2]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[green][3]' (FD) to 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[red][3]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[green][4]' (FD) to 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[red][4]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[green][5]' (FD) to 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[red][5]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[green][6]' (FD) to 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[red][6]'
INFO: [Synth 8-3886] merging instance 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[green][7]' (FD) to 'FiltersInsti_171/TEST_FRAME_ENABLE.TestPatternInst/oRgb_reg[red][7]'
INFO: [Synth 8-3886] merging instance 'LumValues__parameterized1__GB1:/rgbAvg1s_reg[5]' (FD) to 'LumValues__parameterized1__GB1:/rgbAvg1s_reg[6]'
WARNING: [Synth 8-3936] Found unconnected internal register 'rgbSyncValid_reg' and it is trimmed from '15' to '14' bits. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:290]
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cc_reg[flToSnFxProd][k2][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cc_reg[snSum][red][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cc_reg[snSum][red][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\YCBCR_FRAME_ENABLED.yCbCrRgb_reg[red][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cc_reg[snSum][red][10] )
WARNING: [Synth 8-3332] Sequential element (rgbSyncValid_reg[13]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (rgbSyncValid_reg[12]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (rgbSyncValid_reg[11]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (rgbSyncValid_reg[10]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][8]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][7]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][6]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][5]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][4]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][3]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][2]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][1]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][0]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][-1]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][-2]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][-3]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][-4]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][-5]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][-6]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][-7]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][-8]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][-9]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][-10]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][-11]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][-12]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][-13]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][-14]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][-15]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][-16]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][-17]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][-18]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][-19]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][-20]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][-21]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][-22]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[rgbToFl][green][-23]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][8]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][7]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][6]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][5]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][4]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][3]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][2]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][1]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][0]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][-1]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][-2]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][-3]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][-4]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][-5]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][-6]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][-7]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][-8]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][-9]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][-10]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][-11]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][-12]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][-13]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][-14]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][-15]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][-16]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][-17]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][-18]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][-19]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][-20]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][-21]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][-22]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (YCBCR_FRAME_ENABLED.cc_reg[tpd2][vTap0x][-23]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][8]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][7]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][6]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][5]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][4]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][3]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][2]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][1]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][0]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][-1]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][-2]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][-3]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][-4]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][-5]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][-6]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][-7]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][-8]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][-9]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][-10]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][-11]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][-12]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][-13]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][-14]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][-15]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][-16]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][-17]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][-18]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][-19]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][-20]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][-21]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][-22]) is unused and will be removed from module KernelCore.
WARNING: [Synth 8-3332] Sequential element (cc_reg[flProd][k2][-23]) is unused and will be removed from module KernelCore.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'rgbSyncValid_reg' and it is trimmed from '15' to '14' bits. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:353]
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cc_reg[flToSnFxProd][k2][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cc_reg[snSum][red][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CGAIN_FRAME_ENABLED.oRgb_reg[red][7] )
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
WARNING: [Synth 8-3936] Found unconnected internal register 'rgbSyncValid_reg' and it is trimmed from '15' to '14' bits. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:214]
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cc_reg[flToSnFxProd][k3][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cc_reg[rgbToFl][red][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cc_reg[flToSnFxProd][k3][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cc_reg[snToTrimProd][k3][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\COLOR_DELAYED_ENABLED.cc_reg[rgbSum][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\COLOR_DELAYED_ENABLED.cc_rgbSum_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cc_reg[rgbToFl][red][-8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\COLOR_DELAYED_ENABLED.cc_reg[tpd1][vTap0x][-8] )
WARNING: [Synth 8-3936] Found unconnected internal register 'rgbSyncValid_reg' and it is trimmed from '15' to '14' bits. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:214]
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cc_reg[flToSnFxProd][k8][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cc_reg[rgbToFl][red][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cc_reg[flToSnFxProd][k8][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cc_reg[snToTrimProd][k8][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\COLOR_DELAYED_ENABLED.cc_reg[rgbSum][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\COLOR_DELAYED_ENABLED.cc_rgbSum_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cc_reg[rgbToFl][red][-8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\COLOR_DELAYED_ENABLED.cc_reg[tpd1][vTap0x][-8] )
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
INFO: [Synth 8-3886] merging instance 'cc_reg[flToSnFxProd][k1][-3]' (FD) to 'cc_reg[flToSnFxProd][k1][19]'
INFO: [Synth 8-3886] merging instance 'cc_reg[flToSnFxProd][k1][-2]' (FD) to 'cc_reg[flToSnFxProd][k1][19]'
INFO: [Synth 8-3886] merging instance 'cc_reg[flToSnFxProd][k1][-1]' (FD) to 'cc_reg[flToSnFxProd][k1][19]'
INFO: [Synth 8-3886] merging instance 'cc_reg[flToSnFxProd][k1][0]' (FD) to 'cc_reg[flToSnFxProd][k1][19]'
INFO: [Synth 8-3886] merging instance 'cc_reg[flToSnFxProd][k1][1]' (FD) to 'cc_reg[flToSnFxProd][k1][19]'
INFO: [Synth 8-3886] merging instance 'cc_reg[flToSnFxProd][k1][2]' (FD) to 'cc_reg[flToSnFxProd][k1][19]'
INFO: [Synth 8-3886] merging instance 'cc_reg[flToSnFxProd][k1][3]' (FD) to 'cc_reg[flToSnFxProd][k1][19]'
INFO: [Synth 8-3886] merging instance 'cc_reg[flToSnFxProd][k1][4]' (FD) to 'cc_reg[flToSnFxProd][k1][19]'
INFO: [Synth 8-3886] merging instance 'cc_reg[flToSnFxProd][k1][19]' (FD) to 'cc_reg[flToSnFxProd][k1][5]'
INFO: [Synth 8-3886] merging instance 'cc_reg[flToSnFxProd][k1][20]' (FD) to 'cc_reg[flToSnFxProd][k1][5]'
INFO: [Synth 8-3886] merging instance 'cc_reg[flToSnFxProd][k1][21]' (FD) to 'cc_reg[flToSnFxProd][k1][5]'
INFO: [Synth 8-3886] merging instance 'cc_reg[flToSnFxProd][k1][22]' (FD) to 'cc_reg[flToSnFxProd][k1][5]'
INFO: [Synth 8-3886] merging instance 'cc_reg[flToSnFxProd][k1][23]' (FD) to 'cc_reg[flToSnFxProd][k1][5]'
INFO: [Synth 8-3886] merging instance 'cc_reg[flToSnFxProd][k1][24]' (FD) to 'cc_reg[flToSnFxProd][k1][5]'
INFO: [Synth 8-3886] merging instance 'cc_reg[flToSnFxProd][k1][5]' (FD) to 'cc_reg[flToSnFxProd][k1][6]'
INFO: [Synth 8-3886] merging instance 'cc_reg[flToSnFxProd][k1][6]' (FD) to 'cc_reg[flToSnFxProd][k1][7]'
INFO: [Synth 8-3886] merging instance 'cc_reg[flToSnFxProd][k1][7]' (FD) to 'cc_reg[flToSnFxProd][k1][8]'
INFO: [Synth 8-3886] merging instance 'cc_reg[flToSnFxProd][k1][8]' (FD) to 'cc_reg[flToSnFxProd][k1][9]'
INFO: [Synth 8-3886] merging instance 'cc_reg[flToSnFxProd][k1][9]' (FD) to 'cc_reg[flToSnFxProd][k1][10]'
INFO: [Synth 8-3886] merging instance 'cc_reg[flToSnFxProd][k1][10]' (FD) to 'cc_reg[flToSnFxProd][k1][11]'
INFO: [Synth 8-3886] merging instance 'cc_reg[flToSnFxProd][k1][11]' (FD) to 'cc_reg[flToSnFxProd][k1][12]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cc_reg[flToSnFxProd][k1][18] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cc_reg[rgbToFl][green][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cc_reg[flToSnFxProd][k1][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cc_reg[snToTrimProd][k1][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\COLOR_DELAYED_ENABLED.cc_reg[rgbSum][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\COLOR_DELAYED_ENABLED.cc_rgbSum_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cc_reg[rgbToFl][green][-8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\COLOR_DELAYED_ENABLED.cc_reg[tpd1][vTap1x][-8] )
WARNING: [Synth 8-3936] Found unconnected internal register 'rgbSyncValid_reg' and it is trimmed from '15' to '14' bits. [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/8530/src/Filters/KernelCore.vhd:214]
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cc_reg[flToSnFxProd][k1][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cc_reg[rgbToFl][green][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cc_reg[flToSnFxProd][k1][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cc_reg[snToTrimProd][k1][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\COLOR_DELAYED_ENABLED.cc_reg[rgbSum][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\COLOR_DELAYED_ENABLED.cc_rgbSum_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cc_reg[rgbToFl][green][-8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\COLOR_DELAYED_ENABLED.cc_reg[tpd1][vTap1x][-8] )
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP arg, operation Mode is: A*B''.
DSP Report: register B is absorbed into DSP arg.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B''.
DSP Report: register B is absorbed into DSP arg.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B''.
DSP Report: register B is absorbed into DSP arg.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgbxDeltaValue_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl1Rgb_reg[red][-9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgbLum_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl2Rgb_reg[red][-9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgbMax_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl3Rgb_reg[blue][-9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgbxDeltaValue_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl3Rgb_reg[blue][-9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl3Rgb_reg[blue][-9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl3Rgb_reg[blue][-9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgbxDeltaValue_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl1Rgb_reg[red][-8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl2Rgb_reg[red][-8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgbMax_reg[-8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl3Rgb_reg[blue][-8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl3Rgb_reg[blue][-8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl3Rgb_reg[blue][-8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl3Rgb_reg[blue][-8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oRgb_reg[green][7] )
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B''.
DSP Report: register B is absorbed into DSP arg.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B''.
DSP Report: register B is absorbed into DSP arg.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgbDark_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl1Rgb_reg[green][-9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl2Rgb_reg[red][-9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl2Rgb_reg[red][-9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl2Rgb_reg[red][-9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl2Rgb_reg[red][-9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl2Rgb_reg[red][-9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl1Rgb_reg[green][-8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl2Rgb_reg[red][-8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl2Rgb_reg[red][-8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl2Rgb_reg[red][-8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl2Rgb_reg[red][-8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl2Rgb_reg[red][-8] )
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP fract0, operation Mode is: (A:0x933333)*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+(A:0x933333)*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP arg, operation Mode is: A*B''.
DSP Report: register B is absorbed into DSP arg.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B''.
DSP Report: register B is absorbed into DSP arg.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B''.
DSP Report: register B is absorbed into DSP arg.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgbAvg2s_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgbxDeltaSum_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl1Rgb_reg[red][8] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl2Rgb_reg[red][-9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgbMax_reg[-9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl2Rgb_reg[red][-9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgbxDeltaSum_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl2Rgb_reg[red][-9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl2Rgb_reg[red][-9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl2Rgb_reg[red][-9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LUM_FRAME_ENABLE.uFl7Rgb_reg[blue][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl1Rgb_reg[red][-8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl2Rgb_reg[red][-8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgbMax_reg[-8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl2Rgb_reg[red][-8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl2Rgb_reg[red][-8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl2Rgb_reg[red][-8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uFl2Rgb_reg[red][-8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oRgb_reg[red][7] )
INFO: [Synth 8-5545] ROM "kCoeffEmbos[k1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffEmbos[kSet]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffBlur[k1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffBlur[kSet]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffSharp[k1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffSharp[kSet]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffX[k1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffX[kSet]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffY[k1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffY[kSet]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffCgain[k1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffCgain[kSet]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffYcbcr[k1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffYcbcr[kSet]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "SQRT_OP.SPD.OP/i_mant_calc.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SQRT_OP.SPD.OP/i_mant_calc.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "kCoeffEmbos[k1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffEmbos[kSet]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffBlur[k1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffBlur[kSet]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffSharp[k1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffSharp[kSet]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffX[k1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffX[kSet]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffY[k1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffY[kSet]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffCgain[k1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffCgain[kSet]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffYcbcr[k1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffYcbcr[kSet]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HSV_FRAME_ENABLE.hsvInst /\satUfTop_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HSL_FRAME_ENABLE.hslInst /\lumValueQuot_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RGBTRIM_FRAME_ENABLE.ColorTrimInst /\uF4Rgb_reg[red][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\SOBEL_FRAME_ENABLE.oRgb_reg[sobel][red][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\SOBEL_FRAME_ENABLE.oRgb_reg[sobel][red][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\SOBEL_FRAME_ENABLE.oRgb_reg[sobel][red][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\SOBEL_FRAME_ENABLE.oRgb_reg[sobel][red][3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "result" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "kCoeffBlur[k1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffBlur[kSet]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffSharp[k1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffSharp[kSet]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffCgain[k1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffCgain[kSet]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffYcbcr[k1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kCoeffYcbcr[kSet]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pointOfInterestInst/gridLockFifoInt/wrDone" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pointOfInterestInst/gridLockFifoInt/rdDone" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design frameProcess__GC0 has port oGridLockData[31] driven by constant 0
WARNING: [Synth 8-3917] design frameProcess__GC0 has port oGridLockData[30] driven by constant 0
WARNING: [Synth 8-3917] design frameProcess__GC0 has port oGridLockData[29] driven by constant 0
WARNING: [Synth 8-3917] design frameProcess__GC0 has port oGridLockData[28] driven by constant 0
WARNING: [Synth 8-3917] design frameProcess__GC0 has port oGridLockData[27] driven by constant 0
WARNING: [Synth 8-3917] design frameProcess__GC0 has port oGridLockData[26] driven by constant 0
WARNING: [Synth 8-3917] design frameProcess__GC0 has port oGridLockData[25] driven by constant 0
WARNING: [Synth 8-3917] design frameProcess__GC0 has port oGridLockData[24] driven by constant 0
WARNING: [Synth 8-3917] design frameProcess__GC0 has port oFifoStatus[31] driven by constant 0
WARNING: [Synth 8-3917] design frameProcess__GC0 has port oFifoStatus[30] driven by constant 0
WARNING: [Synth 8-3917] design frameProcess__GC0 has port oFifoStatus[29] driven by constant 0
WARNING: [Synth 8-3917] design frameProcess__GC0 has port oFifoStatus[28] driven by constant 0
WARNING: [Synth 8-3917] design frameProcess__GC0 has port oFifoStatus[27] driven by constant 0
WARNING: [Synth 8-3917] design frameProcess__GC0 has port oFifoStatus[26] driven by constant 0
WARNING: [Synth 8-3917] design frameProcess__GC0 has port oFifoStatus[25] driven by constant 0
WARNING: [Synth 8-3917] design frameProcess__GC0 has port oFifoStatus[24] driven by constant 0
WARNING: [Synth 8-3917] design frameProcess__GC0 has port oFifoStatus[23] driven by constant 0
WARNING: [Synth 8-3917] design frameProcess__GC0 has port oFifoStatus[22] driven by constant 0
WARNING: [Synth 8-3917] design frameProcess__GC0 has port oFifoStatus[7] driven by constant 0
WARNING: [Synth 8-3917] design frameProcess__GC0 has port oFifoStatus[6] driven by constant 0
WARNING: [Synth 8-3917] design frameProcess__GC0 has port oFifoStatus[5] driven by constant 0
WARNING: [Synth 8-3917] design frameProcess__GC0 has port oFifoStatus[4] driven by constant 0
WARNING: [Synth 8-3917] design frameProcess__GC0 has port oFifoStatus[3] driven by constant 0
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM CameraRawToRgbInst/dataTapsInst/lineD0Inst/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM CameraRawToRgbInst/dataTapsInst/lineD1Inst/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM CameraRawToRgbInst/dataTapsInst/lineD2Inst/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM CameraRawToRgbInst/dataTapsInst/lineD3Inst/rowbuffer_reg to conserve power
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:25:19 ; elapsed = 00:25:16 . Memory (MB): peak = 3799.172 ; gain = 3500.992
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 528, Available = 220. Use report_utilization command for details.

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |KernelCore                        |           4|        13|
|2     |KernelCore__parameterized1        |           3|        11|
|3     |KernelCore__parameterized3__GBM0  |           9|     14872|
|4     |KernelCore__parameterized3__GBM1  |           9|        22|
|5     |KernelCore__parameterized3__GBM2  |           9|      2621|
|6     |KernelCore__parameterized3__GBM3  |           9|       159|
|7     |KernelCore__parameterized5__GBM0  |           9|     25043|
|8     |KernelCore__parameterized5__GBM3  |           9|       349|
|9     |KernelCore__parameterized5__GBM4  |           9|       158|
|10    |KernelCore__parameterized7__GBM0  |           3|     22710|
|11    |KernelCore__parameterized7__GBM1  |           3|       456|
|12    |KernelCore__parameterized7__GBM2  |           3|       915|
|13    |KernelCore__parameterized7__GBM3  |           3|        44|
|14    |KernelCore__parameterized7__GBM4  |           3|       127|
|15    |KernelCore__parameterized7__GBM5  |           3|       169|
|16    |KernelCore__parameterized9__GBM0  |           2|     14238|
|17    |KernelCore__parameterized9__GBM1  |           2|       915|
|18    |KernelCore__parameterized9__GBM2  |           2|        22|
|19    |KernelCore__parameterized9__GBM3  |           2|       200|
|20    |LumValues__GB0                    |           3|      1073|
|21    |LumValues__GB1                    |           2|       513|
|22    |LumValues__GB2                    |           3|      1129|
|23    |LumValues__GB3                    |           3|      1088|
|24    |LumValues__GB4                    |           3|       768|
|25    |LumValues__GB5                    |           3|        10|
|26    |LumValues__GB6                    |           3|         0|
|27    |LumValues__parameterized1__GB0    |           3|      1782|
|28    |LumValues__parameterized1__GB1    |           3|      1007|
|29    |LumValues__parameterized1__GB2    |           2|      1143|
|30    |LumValues__parameterized1__GB3    |           3|        12|
|31    |LumValues__parameterized1__GB4    |           2|       791|
|32    |LumValues__parameterized1__GB5    |           3|         0|
|33    |LumValues__parameterized3__GB0    |           3|     10669|
|34    |LumValues__parameterized3__GB1    |           3|         1|
|35    |LumValues__parameterized3__GB2    |           3|      1181|
|36    |LumValues__parameterized3__GB4    |           2|      1083|
|37    |LumValues__parameterized3__GB5    |           3|      3948|
|38    |SegmentColors__GC0                |           1|       171|
|39    |Kernel__GC0                       |           1|     10048|
|40    |Kernel__parameterized1__GCM0      |           2|      6330|
|41    |Filters__GCB0                     |           1|      2329|
|42    |Filters__GCB1                     |           1|       726|
|43    |Filters__GCB2                     |           1|      2248|
|44    |frameProcess__GC0                 |           1|      5328|
|45    |videoSelect__GC0                  |           1|      1402|
|46    |VideoStream__GC0                  |           1|       206|
|47    |VFP_v1_0__GC0                     |           1|      8753|
|48    |LumValues__parameterized1__GB2__1 |           1|      1210|
|49    |LumValues__GB1__1                 |           1|       513|
|50    |LumValues__parameterized3__GB4__1 |           1|      1063|
|51    |LumValues__parameterized1__GB4__1 |           1|       813|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:25:57 ; elapsed = 00:25:54 . Memory (MB): peak = 3799.172 ; gain = 3500.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:26:07 ; elapsed = 00:26:04 . Memory (MB): peak = 3799.172 ; gain = 3500.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |KernelCore                        |           3|         2|
|2     |KernelCore__parameterized3__GBM0  |           9|      9786|
|3     |KernelCore__parameterized3__GBM2  |           9|       632|
|4     |KernelCore__parameterized3__GBM3  |           9|        14|
|5     |KernelCore__parameterized5__GBM0  |           9|     19572|
|6     |KernelCore__parameterized5__GBM3  |           9|       217|
|7     |KernelCore__parameterized5__GBM4  |           9|        35|
|8     |KernelCore__parameterized7__GBM0  |           3|     11648|
|9     |KernelCore__parameterized7__GBM5  |           3|        28|
|10    |KernelCore__parameterized9__GBM0  |           2|      7778|
|11    |KernelCore__parameterized9__GBM3  |           2|        14|
|12    |LumValues__GB5                    |           1|         9|
|13    |LumValues__parameterized1__GB3    |           1|         9|
|14    |LumValues__parameterized3__GB0    |           1|      8131|
|15    |LumValues__parameterized3__GB2    |           1|         1|
|16    |SegmentColors__GC0                |           1|        19|
|17    |Kernel__GC0                       |           1|      8424|
|18    |Kernel__parameterized1__GCM0      |           2|      2469|
|19    |Filters__GCB0                     |           1|       403|
|20    |Filters__GCB1                     |           1|       726|
|21    |Filters__GCB2                     |           1|      1611|
|22    |frameProcess__GC0                 |           1|      4839|
|23    |videoSelect__GC0                  |           1|      1064|
|24    |VideoStream__GC0                  |           1|       206|
|25    |VFP_v1_0__GC0                     |           1|      7310|
|26    |LumValues__parameterized3__GB0__1 |           2|      5413|
|27    |KernelCore__1                     |           1|        13|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'Kernel__parameterized1__GCM0:/TPDATAWIDTH3_ENABLED.TapsControllerInst/tapLineD0/rowbuffer_reg_1' (RAMB36E1) to 'Kernel__parameterized1__GCM0:/TPDATAWIDTH3_ENABLED.TapsControllerInst/tapLineD0/rowbuffer_reg_0'
INFO: [Synth 8-223] decloning instance 'FiltersInsti_172/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_1' (RAMB36E1) to 'FiltersInsti_172/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0'
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/TPDATAWIDTH3_ENABLED.TapsControllerInst/tapLineD0/rowbuffer_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/TPDATAWIDTH3_ENABLED.TapsControllerInst/tapLineD0/rowbuffer_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/TPDATAWIDTH3_ENABLED.TapsControllerInst/tapLineD0/rowbuffer_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/TPDATAWIDTH3_ENABLED.TapsControllerInst/tapLineD1/rowbuffer_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/TPDATAWIDTH3_ENABLED.TapsControllerInst/tapLineD1/rowbuffer_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/TPDATAWIDTH3_ENABLED.TapsControllerInst/tapLineD1/rowbuffer_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.TapsControllerInst/tapLineD0/rowbuffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/SOBEL_FRAME_ENABLE.TapsControllerInst/tapLineD1/rowbuffer_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/CGA_TO_FILTRS1_FRAME_ENABLE.ImageKernelInst/TPDATAWIDTH3_ENABLED.TapsControllerInst/tapLineD0/rowbuffer_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/CGA_TO_FILTRS1_FRAME_ENABLE.ImageKernelInst/TPDATAWIDTH3_ENABLED.TapsControllerInst/tapLineD0/rowbuffer_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/CGA_TO_FILTRS1_FRAME_ENABLE.ImageKernelInst/TPDATAWIDTH3_ENABLED.TapsControllerInst/tapLineD1/rowbuffer_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/CGA_TO_FILTRS1_FRAME_ENABLE.ImageKernelInst/TPDATAWIDTH3_ENABLED.TapsControllerInst/tapLineD1/rowbuffer_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/CGA_TO_FILTRS1_FRAME_ENABLE.ImageKernelInst/TPDATAWIDTH3_ENABLED.TapsControllerInst/tapLineD1/rowbuffer_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/SHP_TO_FILTRS2_FRAME_ENABLE.ImageKernelInst/TPDATAWIDTH3_ENABLED.TapsControllerInst/tapLineD0/rowbuffer_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/SHP_TO_FILTRS2_FRAME_ENABLE.ImageKernelInst/TPDATAWIDTH3_ENABLED.TapsControllerInst/tapLineD0/rowbuffer_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/SHP_TO_FILTRS2_FRAME_ENABLE.ImageKernelInst/TPDATAWIDTH3_ENABLED.TapsControllerInst/tapLineD1/rowbuffer_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/SHP_TO_FILTRS2_FRAME_ENABLE.ImageKernelInst/TPDATAWIDTH3_ENABLED.TapsControllerInst/tapLineD1/rowbuffer_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/SHP_TO_FILTRS2_FRAME_ENABLE.ImageKernelInst/TPDATAWIDTH3_ENABLED.TapsControllerInst/tapLineD1/rowbuffer_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/HSL_FRAME_ENABLE.TextGenHslInst/textElement2/FontRomInst/fontRow_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/FontRomInst/fontRow_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/SOBEL_FRAME_ENABLE.TextGenSobelInst/textElement2/FontRomInst/fontRow_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/SOBEL_FRAME_ENABLE.TextGenSobelInst/textElement2/FontRomInst/fontRow_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/HSV_FRAME_ENABLE.TextGenHsvInst/textElement2/FontRomInst/fontRow_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/rowbuffer_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/rowbuffer_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/rowbuffer_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:26:28 ; elapsed = 00:26:26 . Memory (MB): peak = 3799.172 ; gain = 3500.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |KernelCore__parameterized5__GBM0 |           9|         0|
|2     |KernelCore__parameterized7__GBM0 |           3|        79|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/HSL_FRAME_ENABLE.TextGenHslInst/textElement2/FontRomInst/fontRow_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/FontRomInst/fontRow_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/SOBEL_FRAME_ENABLE.TextGenSobelInst/textElement2/FontRomInst/fontRow_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/SOBEL_FRAME_ENABLE.TextGenSobelInst/textElement2/FontRomInst/fontRow_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/HSV_FRAME_ENABLE.TextGenHsvInst/textElement2/FontRomInst/fontRow_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/rowbuffer_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/rowbuffer_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/rowbuffer_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt/Mem_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-223] decloning instance 'U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/rowbuffer_reg_1' (RAMB36E1) to 'U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/rowbuffer_reg_0'
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:26:32 ; elapsed = 00:26:30 . Memory (MB): peak = 3799.172 ; gain = 3500.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:26:32 ; elapsed = 00:26:30 . Memory (MB): peak = 3799.172 ; gain = 3500.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:26:34 ; elapsed = 00:26:32 . Memory (MB): peak = 3799.172 ; gain = 3500.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:26:36 ; elapsed = 00:26:34 . Memory (MB): peak = 3799.172 ; gain = 3500.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:26:36 ; elapsed = 00:26:34 . Memory (MB): peak = 3799.172 ; gain = 3500.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:26:36 ; elapsed = 00:26:34 . Memory (MB): peak = 3799.172 ; gain = 3500.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  1561|
|2     |LUT1       |  1690|
|3     |LUT2       |  2266|
|4     |LUT3       |  2076|
|5     |LUT4       |  1288|
|6     |LUT5       |   445|
|7     |LUT6       |  1334|
|8     |MUXCY      |   423|
|9     |MUXF7      |   162|
|10    |MUXF8      |    32|
|11    |RAMB18E1   |     4|
|12    |RAMB18E1_1 |     4|
|13    |RAMB36E1   |     4|
|14    |RAMB36E1_1 |    12|
|15    |RAMB36E1_2 |     3|
|16    |RAMB36E1_3 |     4|
|17    |SRL16E     |    92|
|18    |XORCY      |   397|
|19    |FDCE       |   151|
|20    |FDPE       |     2|
|21    |FDRE       |  5465|
|22    |FDSE       |   208|
|23    |LD         |   182|
|24    |LDC        |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:26:36 ; elapsed = 00:26:34 . Memory (MB): peak = 3799.172 ; gain = 3500.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2040 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:55 ; elapsed = 00:23:21 . Memory (MB): peak = 3799.172 ; gain = 1333.746
Synthesis Optimization Complete : Time (s): cpu = 00:26:36 ; elapsed = 00:26:35 . Memory (MB): peak = 3799.172 ; gain = 3500.992
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2595 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 306 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 123 instances
  LD => LDCE: 182 instances
  LDC => LDCE: 1 instances

1010 Infos, 437 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:26:46 ; elapsed = 00:26:45 . Memory (MB): peak = 3799.172 ; gain = 3504.410
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint 'C:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_VFP_0_synth_1/zynq_soc_VFP_0.dcp' has been generated.
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3799.172 ; gain = 0.000
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VFP_0/zynq_soc_VFP_0.xci
INFO: [Coretcl 2-1174] Renamed 130 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_VFP_0_synth_1/zynq_soc_VFP_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 3799.172 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3799.172 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Aug 29 19:54:14 2019...
