INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:50:58 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.321ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_addr_9_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 1.321ns (22.909%)  route 4.445ns (77.091%))
  Logic Levels:           12  (CARRY4=5 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2430, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X58Y116        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_addr_9_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y116        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_addr_9_q_reg[6]/Q
                         net (fo=15, routed)          0.786     1.548    lsq1/handshake_lsq_lsq1_core/ldq_addr_9_q[6]
    SLICE_X55Y112        LUT6 (Prop_lut6_I0_O)        0.043     1.591 r  lsq1/handshake_lsq_lsq1_core/hist_storeEn_INST_0_i_292/O
                         net (fo=1, routed)           0.000     1.591    lsq1/handshake_lsq_lsq1_core/hist_storeEn_INST_0_i_292_n_0
    SLICE_X55Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     1.779 r  lsq1/handshake_lsq_lsq1_core/hist_storeEn_INST_0_i_151/CO[3]
                         net (fo=7, routed)           0.807     2.586    lsq1/handshake_lsq_lsq1_core/p_14_in689_in
    SLICE_X53Y118        LUT5 (Prop_lut5_I1_O)        0.043     2.629 r  lsq1/handshake_lsq_lsq1_core/ldq_data_9_q[31]_i_63/O
                         net (fo=1, routed)           0.000     2.629    lsq1/handshake_lsq_lsq1_core/ldq_data_9_q[31]_i_63_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.880 r  lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     2.880    lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[31]_i_26_n_0
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.929 r  lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.929    lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[31]_i_28_n_0
    SLICE_X53Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.978 r  lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.978    lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[31]_i_21_n_0
    SLICE_X53Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     3.131 f  lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[31]_i_27/O[1]
                         net (fo=1, routed)           0.598     3.729    lsq1/handshake_lsq_lsq1_core/TEMP_108_double_out1[13]
    SLICE_X57Y126        LUT6 (Prop_lut6_I0_O)        0.119     3.848 r  lsq1/handshake_lsq_lsq1_core/ldq_data_9_q[31]_i_18/O
                         net (fo=33, routed)          0.189     4.036    lsq1/handshake_lsq_lsq1_core/bypass_idx_oh_9_0
    SLICE_X57Y126        LUT6 (Prop_lut6_I0_O)        0.043     4.079 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_9_q_i_10/O
                         net (fo=1, routed)           0.671     4.751    lsq1/handshake_lsq_lsq1_core/bypass_en_vec_9[0]
    SLICE_X46Y126        LUT6 (Prop_lut6_I1_O)        0.043     4.794 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_9_q_i_3/O
                         net (fo=1, routed)           0.405     5.199    lsq1/handshake_lsq_lsq1_core/ldq_issue_9_q_i_3_n_0
    SLICE_X43Y126        LUT6 (Prop_lut6_I0_O)        0.043     5.242 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_9_q_i_2/O
                         net (fo=2, routed)           0.245     5.486    lsq1/handshake_lsq_lsq1_core/p_247_in
    SLICE_X39Y126        LUT6 (Prop_lut6_I0_O)        0.043     5.529 r  lsq1/handshake_lsq_lsq1_core/ldq_data_9_q[31]_i_1/O
                         net (fo=33, routed)          0.745     6.274    lsq1/handshake_lsq_lsq1_core/p_43_in
    SLICE_X19Y119        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=2430, unset)         0.483     3.183    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X19Y119        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[7]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X19Y119        FDRE (Setup_fdre_C_CE)      -0.194     2.953    lsq1/handshake_lsq_lsq1_core/ldq_data_9_q_reg[7]
  -------------------------------------------------------------------
                         required time                          2.953    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                 -3.321    




