{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528658054182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528658054182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 10 21:14:14 2018 " "Processing started: Sun Jun 10 21:14:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528658054182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528658054182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_TOP -c DE1_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_TOP -c DE1_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528658054182 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Quartus II" 0 -1 1528658054527 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1528658055560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE wah_wah.v(34) " "Verilog HDL Declaration information at wah_wah.v(34): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/wah_wah.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528658055605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wah_wah.v 1 1 " "Found 1 design units, including 1 entities, in source file wah_wah.v" { { "Info" "ISGN_ENTITY_NAME" "1 wah_wah " "Found entity 1: wah_wah" {  } { { "wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/wah_wah.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpaddwrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fpaddwrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpAddWrapper " "Found entity 1: fpAddWrapper" {  } { { "fpAddWrapper.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAddWrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpdivwrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fpdivwrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpDivWrapper " "Found entity 1: fpDivWrapper" {  } { { "fpDivWrapper.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpDivWrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpfloat2intwrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fpfloat2intwrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpFloat2IntWrapper " "Found entity 1: fpFloat2IntWrapper" {  } { { "fpFloat2IntWrapper.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2IntWrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpint2floatwrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fpint2floatwrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpInt2FloatWrapper " "Found entity 1: fpInt2FloatWrapper" {  } { { "fpInt2FloatWrapper.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2FloatWrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpmulwrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fpmulwrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpMulWrapper " "Found entity 1: fpMulWrapper" {  } { { "fpMulWrapper.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpMulWrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE tremolo.v(20) " "Verilog HDL Declaration information at tremolo.v(20): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "tremolo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/tremolo.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528658055608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tremolo.v 1 1 " "Found 1 design units, including 1 entities, in source file tremolo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tremolo " "Found entity 1: tremolo" {  } { { "tremolo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/tremolo.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I2F i2f fpUnit.v(11) " "Verilog HDL Declaration information at fpUnit.v(11): object \"I2F\" differs only in case from object \"i2f\" in the same scope" {  } { { "fpUnit.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpUnit.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528658055608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpunit.v 1 1 " "Found 1 design units, including 1 entities, in source file fpunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpUnit " "Found entity 1: fpUnit" {  } { { "fpUnit.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055608 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "noise_fitler.v(32) " "Verilog HDL information at noise_fitler.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "noise_fitler.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/noise_fitler.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1528658055624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noise_fitler.v 1 1 " "Found 1 design units, including 1 entities, in source file noise_fitler.v" { { "Info" "ISGN_ENTITY_NAME" "1 noise_filter " "Found entity 1: noise_filter" {  } { { "noise_fitler.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/noise_fitler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055624 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE1_TOP.v(360) " "Verilog HDL Module Instantiation warning at DE1_TOP.v(360): ignored dangling comma in List of Port Connections" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 360 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1528658055624 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE1_TOP.v(811) " "Verilog HDL warning at DE1_TOP.v(811): extended using \"x\" or \"z\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 811 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1528658055624 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE1_TOP.v(844) " "Verilog HDL warning at DE1_TOP.v(844): extended using \"x\" or \"z\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 844 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1528658055624 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE1_TOP.v(845) " "Verilog HDL warning at DE1_TOP.v(845): extended using \"x\" or \"z\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 845 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1528658055624 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE1_TOP.v(846) " "Verilog HDL warning at DE1_TOP.v(846): extended using \"x\" or \"z\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 846 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1528658055624 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tremolo TREMOLO DE1_TOP.v(436) " "Verilog HDL Declaration information at DE1_TOP.v(436): object \"tremolo\" differs only in case from object \"TREMOLO\" in the same scope" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 436 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528658055624 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wahwah WAHWAH DE1_TOP.v(400) " "Verilog HDL Declaration information at DE1_TOP.v(400): object \"wahwah\" differs only in case from object \"WAHWAH\" in the same scope" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 400 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528658055624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_TOP " "Found entity 1: DE1_TOP" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_core.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_core " "Found entity 1: audio_core" {  } { { "audio_core.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_core/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_core/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "audio_core/altera_up_audio_bit_counter.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_audio_bit_counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_core/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_core/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "audio_core/altera_up_audio_in_deserializer.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_audio_in_deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_core/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_core/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "audio_core/altera_up_audio_out_serializer.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_audio_out_serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_core/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_core/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "audio_core/altera_up_clock_edge.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_clock_edge.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055624 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(157) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(157): ignored dangling comma in List of Port Connections" {  } { { "audio_core/altera_up_sync_fifo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_sync_fifo.v" 157 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1528658055639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_core/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_core/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "audio_core/altera_up_sync_fifo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_sync_fifo.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_core/audio_core_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_core/audio_core_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_core_0002 " "Found entity 1: audio_core_0002" {  } { { "audio_core/audio_core_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/audio_core_0002.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 av_config " "Found entity 1: av_config" {  } { { "av_config.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "av_config/altera_up_av_config_serial_bus_controller.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_serial_bus_controller.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "av_config/altera_up_slow_clock_generator.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_slow_clock_generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055655 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(70) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(70): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "av_config/altera_up_av_config_auto_init.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init.v" 70 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658055655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "av_config/altera_up_av_config_auto_init.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "av_config/altera_up_av_config_auto_init_dc2.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init_dc2.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "av_config/altera_up_av_config_auto_init_d5m.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init_d5m.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "av_config/altera_up_av_config_auto_init_lcm.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init_lcm.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "av_config/altera_up_av_config_auto_init_ltm.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init_ltm.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init_ob_de2_35.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init_ob_de2_35.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_35 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_35" {  } { { "av_config/altera_up_av_config_auto_init_ob_de2_35.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init_ob_de2_35.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "av_config/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init_ob_adv7181.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init_ob_de2_70.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init_ob_de2_70.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_70 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_70" {  } { { "av_config/altera_up_av_config_auto_init_ob_de2_70.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init_ob_de2_70.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "av_config/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init_ob_de2_115.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "av_config/altera_up_av_config_auto_init_ob_audio.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init_ob_audio.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "av_config/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init_ob_adv7180.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/av_config_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/av_config_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 av_config_0002 " "Found entity 1: av_config_0002" {  } { { "av_config/av_config_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/av_config_0002.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_clock_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_clock_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clock_gen " "Found entity 1: audio_clock_gen" {  } { { "audio_clock_gen.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_clock_gen/audio_clock_gen_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_clock_gen/audio_clock_gen_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clock_gen_0002 " "Found entity 1: audio_clock_gen_0002" {  } { { "audio_clock_gen/audio_clock_gen_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen/audio_clock_gen_0002.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smart_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file smart_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 smart_ram " "Found entity 1: smart_ram" {  } { { "smart_ram.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/smart_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/test_smart_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file tests/test_smart_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_smart_ram " "Found entity 1: test_smart_ram" {  } { { "Tests/test_smart_ram.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/Tests/test_smart_ram.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE echo.v(27) " "Verilog HDL Declaration information at echo.v(27): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "echo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/echo.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528658055716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo.v 1 1 " "Found 1 design units, including 1 entities, in source file echo.v" { { "Info" "ISGN_ENTITY_NAME" "1 echo " "Found entity 1: echo" {  } { { "echo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/echo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/test_echo.v 1 1 " "Found 1 design units, including 1 entities, in source file tests/test_echo.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_echo " "Found entity 1: test_echo" {  } { { "Tests/test_echo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/Tests/test_echo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinus.v 32 32 " "Found 32 design units, including 32 entities, in source file sinus.v" { { "Info" "ISGN_ENTITY_NAME" "1 sinus_altfp_sincos_cordic_atan_08b " "Found entity 1: sinus_altfp_sincos_cordic_atan_08b" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""} { "Info" "ISGN_ENTITY_NAME" "2 sinus_altfp_sincos_cordic_atan_h9b " "Found entity 2: sinus_altfp_sincos_cordic_atan_h9b" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""} { "Info" "ISGN_ENTITY_NAME" "3 sinus_altfp_sincos_cordic_atan_i9b " "Found entity 3: sinus_altfp_sincos_cordic_atan_i9b" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""} { "Info" "ISGN_ENTITY_NAME" "4 sinus_altfp_sincos_cordic_atan_j9b " "Found entity 4: sinus_altfp_sincos_cordic_atan_j9b" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""} { "Info" "ISGN_ENTITY_NAME" "5 sinus_altfp_sincos_cordic_atan_k9b " "Found entity 5: sinus_altfp_sincos_cordic_atan_k9b" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""} { "Info" "ISGN_ENTITY_NAME" "6 sinus_altfp_sincos_cordic_atan_18b " "Found entity 6: sinus_altfp_sincos_cordic_atan_18b" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""} { "Info" "ISGN_ENTITY_NAME" "7 sinus_altfp_sincos_cordic_atan_28b " "Found entity 7: sinus_altfp_sincos_cordic_atan_28b" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""} { "Info" "ISGN_ENTITY_NAME" "8 sinus_altfp_sincos_cordic_atan_38b " "Found entity 8: sinus_altfp_sincos_cordic_atan_38b" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""} { "Info" "ISGN_ENTITY_NAME" "9 sinus_altfp_sincos_cordic_atan_48b " "Found entity 9: sinus_altfp_sincos_cordic_atan_48b" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""} { "Info" "ISGN_ENTITY_NAME" "10 sinus_altfp_sincos_cordic_atan_58b " "Found entity 10: sinus_altfp_sincos_cordic_atan_58b" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""} { "Info" "ISGN_ENTITY_NAME" "11 sinus_altfp_sincos_cordic_atan_68b " "Found entity 11: sinus_altfp_sincos_cordic_atan_68b" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""} { "Info" "ISGN_ENTITY_NAME" "12 sinus_altfp_sincos_cordic_atan_78b " "Found entity 12: sinus_altfp_sincos_cordic_atan_78b" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""} { "Info" "ISGN_ENTITY_NAME" "13 sinus_altfp_sincos_cordic_atan_88b " "Found entity 13: sinus_altfp_sincos_cordic_atan_88b" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""} { "Info" "ISGN_ENTITY_NAME" "14 sinus_altfp_sincos_cordic_atan_98b " "Found entity 14: sinus_altfp_sincos_cordic_atan_98b" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 457 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""} { "Info" "ISGN_ENTITY_NAME" "15 sinus_altfp_sincos_cordic_start_339 " "Found entity 15: sinus_altfp_sincos_cordic_start_339" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 488 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""} { "Info" "ISGN_ENTITY_NAME" "16 sinus_altfp_sincos_cordic_m_a8e " "Found entity 16: sinus_altfp_sincos_cordic_m_a8e" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""} { "Info" "ISGN_ENTITY_NAME" "17 sinus_altfp_sincos_srrt_gra " "Found entity 17: sinus_altfp_sincos_srrt_gra" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""} { "Info" "ISGN_ENTITY_NAME" "18 sinus_altpriority_encoder_3e8 " "Found entity 18: sinus_altpriority_encoder_3e8" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2783 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""} { "Info" "ISGN_ENTITY_NAME" "19 sinus_altpriority_encoder_3v7 " "Found entity 19: sinus_altpriority_encoder_3v7" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2806 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""} { "Info" "ISGN_ENTITY_NAME" "20 sinus_altpriority_encoder_6v7 " "Found entity 20: sinus_altpriority_encoder_6v7" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""} { "Info" "ISGN_ENTITY_NAME" "21 sinus_altpriority_encoder_6e8 " "Found entity 21: sinus_altpriority_encoder_6e8" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2854 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""} { "Info" "ISGN_ENTITY_NAME" "22 sinus_altpriority_encoder_bv7 " "Found entity 22: sinus_altpriority_encoder_bv7" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2887 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""} { "Info" "ISGN_ENTITY_NAME" "23 sinus_altpriority_encoder_be8 " "Found entity 23: sinus_altpriority_encoder_be8" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""} { "Info" "ISGN_ENTITY_NAME" "24 sinus_altpriority_encoder_r08 " "Found entity 24: sinus_altpriority_encoder_r08" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2952 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""} { "Info" "ISGN_ENTITY_NAME" "25 sinus_altpriority_encoder_rf8 " "Found entity 25: sinus_altpriority_encoder_rf8" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2984 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""} { "Info" "ISGN_ENTITY_NAME" "26 sinus_altpriority_encoder_qb6 " "Found entity 26: sinus_altpriority_encoder_qb6" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3017 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""} { "Info" "ISGN_ENTITY_NAME" "27 sinus_altfp_sincos_range_79c " "Found entity 27: sinus_altfp_sincos_range_79c" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3045 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""} { "Info" "ISGN_ENTITY_NAME" "28 sinus_altpriority_encoder_q08 " "Found entity 28: sinus_altpriority_encoder_q08" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3641 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""} { "Info" "ISGN_ENTITY_NAME" "29 sinus_altpriority_encoder_qf8 " "Found entity 29: sinus_altpriority_encoder_qf8" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3673 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""} { "Info" "ISGN_ENTITY_NAME" "30 sinus_altpriority_encoder_0c6 " "Found entity 30: sinus_altpriority_encoder_0c6" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3706 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""} { "Info" "ISGN_ENTITY_NAME" "31 sinus_altfp_sincos_cue " "Found entity 31: sinus_altfp_sincos_cue" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3734 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""} { "Info" "ISGN_ENTITY_NAME" "32 sinus " "Found entity 32: sinus" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 4402 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin.v 1 1 " "Found 1 design units, including 1 entities, in source file sin.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin " "Found entity 1: sin" {  } { { "sin.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE vibrato.v(42) " "Verilog HDL Declaration information at vibrato.v(42): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/vibrato.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528658055761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vibrato.v 1 1 " "Found 1 design units, including 1 entities, in source file vibrato.v" { { "Info" "ISGN_ENTITY_NAME" "1 vibrato " "Found entity 1: vibrato" {  } { { "vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/vibrato.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpadd.v 22 22 " "Found 22 design units, including 22 entities, in source file fpadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpAdd_altbarrel_shift_h0e " "Found entity 1: fpAdd_altbarrel_shift_h0e" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055810 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpAdd_altbarrel_shift_6hb " "Found entity 2: fpAdd_altbarrel_shift_6hb" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055810 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpAdd_altpriority_encoder_3e8 " "Found entity 3: fpAdd_altpriority_encoder_3e8" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055810 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpAdd_altpriority_encoder_6e8 " "Found entity 4: fpAdd_altpriority_encoder_6e8" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055810 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpAdd_altpriority_encoder_be8 " "Found entity 5: fpAdd_altpriority_encoder_be8" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055810 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpAdd_altpriority_encoder_3v7 " "Found entity 6: fpAdd_altpriority_encoder_3v7" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055810 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpAdd_altpriority_encoder_6v7 " "Found entity 7: fpAdd_altpriority_encoder_6v7" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055810 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpAdd_altpriority_encoder_bv7 " "Found entity 8: fpAdd_altpriority_encoder_bv7" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055810 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpAdd_altpriority_encoder_r08 " "Found entity 9: fpAdd_altpriority_encoder_r08" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055810 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpAdd_altpriority_encoder_rf8 " "Found entity 10: fpAdd_altpriority_encoder_rf8" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055810 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpAdd_altpriority_encoder_qb6 " "Found entity 11: fpAdd_altpriority_encoder_qb6" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055810 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpAdd_altpriority_encoder_nh8 " "Found entity 12: fpAdd_altpriority_encoder_nh8" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055810 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpAdd_altpriority_encoder_qh8 " "Found entity 13: fpAdd_altpriority_encoder_qh8" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 466 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055810 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpAdd_altpriority_encoder_vh8 " "Found entity 14: fpAdd_altpriority_encoder_vh8" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055810 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpAdd_altpriority_encoder_fj8 " "Found entity 15: fpAdd_altpriority_encoder_fj8" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 532 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055810 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpAdd_altpriority_encoder_n28 " "Found entity 16: fpAdd_altpriority_encoder_n28" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055810 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpAdd_altpriority_encoder_q28 " "Found entity 17: fpAdd_altpriority_encoder_q28" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055810 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpAdd_altpriority_encoder_v28 " "Found entity 18: fpAdd_altpriority_encoder_v28" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055810 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpAdd_altpriority_encoder_f48 " "Found entity 19: fpAdd_altpriority_encoder_f48" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055810 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpAdd_altpriority_encoder_e48 " "Found entity 20: fpAdd_altpriority_encoder_e48" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055810 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpAdd_altfp_add_sub_etk " "Found entity 21: fpAdd_altfp_add_sub_etk" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 709 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055810 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpAdd " "Found entity 22: fpAdd" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 2664 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpint2float.v 12 12 " "Found 12 design units, including 12 entities, in source file fpint2float.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpInt2Float_altbarrel_shift_brf " "Found entity 1: fpInt2Float_altbarrel_shift_brf" {  } { { "fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055839 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpInt2Float_altpriority_encoder_3e8 " "Found entity 2: fpInt2Float_altpriority_encoder_3e8" {  } { { "fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055839 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpInt2Float_altpriority_encoder_6e8 " "Found entity 3: fpInt2Float_altpriority_encoder_6e8" {  } { { "fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055839 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpInt2Float_altpriority_encoder_be8 " "Found entity 4: fpInt2Float_altpriority_encoder_be8" {  } { { "fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055839 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpInt2Float_altpriority_encoder_rf8 " "Found entity 5: fpInt2Float_altpriority_encoder_rf8" {  } { { "fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055839 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpInt2Float_altpriority_encoder_3v7 " "Found entity 6: fpInt2Float_altpriority_encoder_3v7" {  } { { "fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055839 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpInt2Float_altpriority_encoder_6v7 " "Found entity 7: fpInt2Float_altpriority_encoder_6v7" {  } { { "fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055839 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpInt2Float_altpriority_encoder_bv7 " "Found entity 8: fpInt2Float_altpriority_encoder_bv7" {  } { { "fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055839 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpInt2Float_altpriority_encoder_r08 " "Found entity 9: fpInt2Float_altpriority_encoder_r08" {  } { { "fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055839 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpInt2Float_altpriority_encoder_qb6 " "Found entity 10: fpInt2Float_altpriority_encoder_qb6" {  } { { "fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055839 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpInt2Float_altfp_convert_fhn " "Found entity 11: fpInt2Float_altfp_convert_fhn" {  } { { "fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055839 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpInt2Float " "Found entity 12: fpInt2Float" {  } { { "fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpfloat2int.v 3 3 " "Found 3 design units, including 3 entities, in source file fpfloat2int.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpFloat2Int_altbarrel_shift_grf " "Found entity 1: fpFloat2Int_altbarrel_shift_grf" {  } { { "fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055875 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpFloat2Int_altfp_convert_fhn " "Found entity 2: fpFloat2Int_altfp_convert_fhn" {  } { { "fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055875 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpFloat2Int " "Found entity 3: fpFloat2Int" {  } { { "fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpmult.v 2 2 " "Found 2 design units, including 2 entities, in source file fpmult.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpMult_altfp_mult_nbo " "Found entity 1: fpMult_altfp_mult_nbo" {  } { { "fpMult.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpMult.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055903 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpMult " "Found entity 2: fpMult" {  } { { "fpMult.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpMult.v" 516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpdiv.v 3 3 " "Found 3 design units, including 3 entities, in source file fpdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpDiv_altfp_div_pst_jge " "Found entity 1: fpDiv_altfp_div_pst_jge" {  } { { "fpDiv.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpDiv.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055940 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpDiv_altfp_div_jth " "Found entity 2: fpDiv_altfp_div_jth" {  } { { "fpDiv.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpDiv.v" 1536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055940 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpDiv " "Found entity 3: fpDiv" {  } { { "fpDiv.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpDiv.v" 1577 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE chorus.v(21) " "Verilog HDL Declaration information at chorus.v(21): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "chorus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/chorus.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528658055942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chorus.v 1 1 " "Found 1 design units, including 1 entities, in source file chorus.v" { { "Info" "ISGN_ENTITY_NAME" "1 chorus " "Found entity 1: chorus" {  } { { "chorus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/chorus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sram.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram/sram_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file sram/sram_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_0002 " "Found entity 1: sram_0002" {  } { { "sram/sram_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sram/sram_0002.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpcompare.v 2 2 " "Found 2 design units, including 2 entities, in source file fpcompare.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpCompare_altfp_compare_eld " "Found entity 1: fpCompare_altfp_compare_eld" {  } { { "fpCompare.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpCompare.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055978 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpCompare " "Found entity 2: fpCompare" {  } { { "fpCompare.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpCompare.v" 443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpcomparewrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fpcomparewrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpCompareWrapper " "Found entity 1: fpCompareWrapper" {  } { { "fpCompareWrapper.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpCompareWrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055980 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test_fpunit.v(67) " "Verilog HDL information at test_fpunit.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "Tests/test_fpunit.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/Tests/test_fpunit.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1528658055982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/test_fpunit.v 1 1 " "Found 1 design units, including 1 entities, in source file tests/test_fpunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_fpunit " "Found entity 1: test_fpunit" {  } { { "Tests/test_fpunit.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/Tests/test_fpunit.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658055982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658055982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpexp.v 2 2 " "Found 2 design units, including 2 entities, in source file fpexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpExp_altfp_exp_d6d " "Found entity 1: fpExp_altfp_exp_d6d" {  } { { "fpExp.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpExp.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658056016 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpExp " "Found entity 2: fpExp" {  } { { "fpExp.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpExp.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658056016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658056016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpexpwrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fpexpwrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpExpWrapper " "Found entity 1: fpExpWrapper" {  } { { "fpExpWrapper.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpExpWrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658056018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658056018 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset test_echo.v(69) " "Verilog HDL Implicit Net warning at test_echo.v(69): created implicit net for \"reset\"" {  } { { "Tests/test_echo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/Tests/test_echo.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658056018 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ageb fpCompareWrapper.v(23) " "Verilog HDL Implicit Net warning at fpCompareWrapper.v(23): created implicit net for \"ageb\"" {  } { { "fpCompareWrapper.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpCompareWrapper.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658056018 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_TOP " "Elaborating entity \"DE1_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1528658056316 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_right DE1_TOP.v(552) " "Verilog HDL or VHDL warning at DE1_TOP.v(552): object \"data_right\" assigned a value but never read" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 552 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1528658056324 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_right DE1_TOP.v(559) " "Verilog HDL or VHDL warning at DE1_TOP.v(559): object \"counter_right\" assigned a value but never read" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 559 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1528658056324 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(562) " "Verilog HDL assignment warning at DE1_TOP.v(562): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658056324 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(605) " "Verilog HDL assignment warning at DE1_TOP.v(605): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658056324 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(619) " "Verilog HDL assignment warning at DE1_TOP.v(619): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658056324 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(623) " "Verilog HDL assignment warning at DE1_TOP.v(623): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658056324 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(631) " "Verilog HDL assignment warning at DE1_TOP.v(631): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658056324 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(636) " "Verilog HDL assignment warning at DE1_TOP.v(636): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658056324 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(642) " "Verilog HDL assignment warning at DE1_TOP.v(642): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658056324 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(645) " "Verilog HDL assignment warning at DE1_TOP.v(645): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658056324 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(652) " "Verilog HDL assignment warning at DE1_TOP.v(652): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658056324 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(655) " "Verilog HDL assignment warning at DE1_TOP.v(655): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658056324 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(662) " "Verilog HDL assignment warning at DE1_TOP.v(662): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658056324 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(665) " "Verilog HDL assignment warning at DE1_TOP.v(665): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658056324 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(672) " "Verilog HDL assignment warning at DE1_TOP.v(672): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658056324 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(675) " "Verilog HDL assignment warning at DE1_TOP.v(675): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658056324 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(682) " "Verilog HDL assignment warning at DE1_TOP.v(682): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658056325 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(685) " "Verilog HDL assignment warning at DE1_TOP.v(685): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658056325 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(692) " "Verilog HDL assignment warning at DE1_TOP.v(692): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658056325 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(695) " "Verilog HDL assignment warning at DE1_TOP.v(695): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658056325 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(720) " "Verilog HDL assignment warning at DE1_TOP.v(720): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658056325 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(731) " "Verilog HDL assignment warning at DE1_TOP.v(731): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658056325 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(857) " "Verilog HDL assignment warning at DE1_TOP.v(857): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658056325 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..3\] DE1_TOP.v(142) " "Output port \"LEDG\[7..3\]\" at DE1_TOP.v(142) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 142 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1528658056325 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE1_TOP.v(149) " "Output port \"DRAM_ADDR\" at DE1_TOP.v(149) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 149 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1528658056325 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE1_TOP.v(162) " "Output port \"FL_ADDR\" at DE1_TOP.v(162) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 162 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1528658056325 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE1_TOP.v(194) " "Output port \"VGA_R\" at DE1_TOP.v(194) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1528658056325 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE1_TOP.v(195) " "Output port \"VGA_G\" at DE1_TOP.v(195) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1528658056325 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE1_TOP.v(196) " "Output port \"VGA_B\" at DE1_TOP.v(196) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1528658056325 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE1_TOP.v(145) " "Output port \"UART_TXD\" at DE1_TOP.v(145) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 145 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1528658056325 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_TOP.v(150) " "Output port \"DRAM_LDQM\" at DE1_TOP.v(150) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1528658056325 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_TOP.v(151) " "Output port \"DRAM_UDQM\" at DE1_TOP.v(151) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1528658056325 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE1_TOP.v(152) " "Output port \"DRAM_WE_N\" at DE1_TOP.v(152) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1528658056325 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE1_TOP.v(153) " "Output port \"DRAM_CAS_N\" at DE1_TOP.v(153) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1528658056325 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE1_TOP.v(154) " "Output port \"DRAM_RAS_N\" at DE1_TOP.v(154) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1528658056325 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE1_TOP.v(155) " "Output port \"DRAM_CS_N\" at DE1_TOP.v(155) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1528658056325 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 DE1_TOP.v(156) " "Output port \"DRAM_BA_0\" at DE1_TOP.v(156) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1528658056325 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 DE1_TOP.v(157) " "Output port \"DRAM_BA_1\" at DE1_TOP.v(157) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1528658056325 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE1_TOP.v(158) " "Output port \"DRAM_CLK\" at DE1_TOP.v(158) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 158 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1528658056325 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE1_TOP.v(159) " "Output port \"DRAM_CKE\" at DE1_TOP.v(159) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1528658056325 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE1_TOP.v(163) " "Output port \"FL_WE_N\" at DE1_TOP.v(163) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 163 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1528658056325 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE1_TOP.v(164) " "Output port \"FL_RST_N\" at DE1_TOP.v(164) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1528658056325 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE1_TOP.v(165) " "Output port \"FL_OE_N\" at DE1_TOP.v(165) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1528658056325 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE1_TOP.v(166) " "Output port \"FL_CE_N\" at DE1_TOP.v(166) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 166 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1528658056325 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE1_TOP.v(179) " "Output port \"SD_CLK\" at DE1_TOP.v(179) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 179 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1528658056325 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO DE1_TOP.v(190) " "Output port \"TDO\" at DE1_TOP.v(190) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1528658056325 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE1_TOP.v(192) " "Output port \"VGA_HS\" at DE1_TOP.v(192) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1528658056325 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE1_TOP.v(193) " "Output port \"VGA_VS\" at DE1_TOP.v(193) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1528658056326 "|DE1_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpUnit fpUnit:u0 " "Elaborating entity \"fpUnit\" for hierarchy \"fpUnit:u0\"" {  } { { "DE1_TOP.v" "u0" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056328 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fpUnit.v(73) " "Verilog HDL assignment warning at fpUnit.v(73): truncated value with size 32 to match size of target (1)" {  } { { "fpUnit.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpUnit.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658056330 "|DE1_TOP|fpUnit:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fpUnit.v(74) " "Verilog HDL assignment warning at fpUnit.v(74): truncated value with size 32 to match size of target (1)" {  } { { "fpUnit.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpUnit.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658056330 "|DE1_TOP|fpUnit:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fpUnit.v(75) " "Verilog HDL assignment warning at fpUnit.v(75): truncated value with size 32 to match size of target (1)" {  } { { "fpUnit.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpUnit.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658056330 "|DE1_TOP|fpUnit:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fpUnit.v(76) " "Verilog HDL assignment warning at fpUnit.v(76): truncated value with size 32 to match size of target (1)" {  } { { "fpUnit.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpUnit.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658056330 "|DE1_TOP|fpUnit:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fpUnit.v(77) " "Verilog HDL assignment warning at fpUnit.v(77): truncated value with size 32 to match size of target (1)" {  } { { "fpUnit.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpUnit.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658056330 "|DE1_TOP|fpUnit:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAddWrapper fpUnit:u0\|fpAddWrapper:fadd " "Elaborating entity \"fpAddWrapper\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\"" {  } { { "fpUnit.v" "fadd" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpUnit.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst " "Elaborating entity \"fpAdd\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\"" {  } { { "fpAddWrapper.v" "fpAdd_inst" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAddWrapper.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altfp_add_sub_etk fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component " "Elaborating entity \"fpAdd_altfp_add_sub_etk\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\"" {  } { { "fpAdd.v" "fpAdd_altfp_add_sub_etk_component" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 2688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altbarrel_shift_h0e fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altbarrel_shift_h0e:lbarrel_shift " "Elaborating entity \"fpAdd_altbarrel_shift_h0e\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altbarrel_shift_h0e:lbarrel_shift\"" {  } { { "fpAdd.v" "lbarrel_shift" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 1339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altbarrel_shift_6hb fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altbarrel_shift_6hb:rbarrel_shift " "Elaborating entity \"fpAdd_altbarrel_shift_6hb\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altbarrel_shift_6hb:rbarrel_shift\"" {  } { { "fpAdd.v" "rbarrel_shift" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 1344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_qb6 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"fpAdd_altpriority_encoder_qb6\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "fpAdd.v" "leading_zeroes_cnt" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 1348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_r08 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"fpAdd_altpriority_encoder_r08\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "fpAdd.v" "altpriority_encoder7" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_be8 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_r08:altpriority_encoder7\|fpAdd_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"fpAdd_altpriority_encoder_be8\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_r08:altpriority_encoder7\|fpAdd_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "fpAdd.v" "altpriority_encoder10" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_6e8 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_r08:altpriority_encoder7\|fpAdd_altpriority_encoder_be8:altpriority_encoder10\|fpAdd_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"fpAdd_altpriority_encoder_6e8\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_r08:altpriority_encoder7\|fpAdd_altpriority_encoder_be8:altpriority_encoder10\|fpAdd_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "fpAdd.v" "altpriority_encoder11" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_3e8 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_r08:altpriority_encoder7\|fpAdd_altpriority_encoder_be8:altpriority_encoder10\|fpAdd_altpriority_encoder_6e8:altpriority_encoder11\|fpAdd_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"fpAdd_altpriority_encoder_3e8\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_r08:altpriority_encoder7\|fpAdd_altpriority_encoder_be8:altpriority_encoder10\|fpAdd_altpriority_encoder_6e8:altpriority_encoder11\|fpAdd_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "fpAdd.v" "altpriority_encoder13" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_bv7 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_r08:altpriority_encoder7\|fpAdd_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"fpAdd_altpriority_encoder_bv7\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_r08:altpriority_encoder7\|fpAdd_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "fpAdd.v" "altpriority_encoder9" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_6v7 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_r08:altpriority_encoder7\|fpAdd_altpriority_encoder_bv7:altpriority_encoder9\|fpAdd_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"fpAdd_altpriority_encoder_6v7\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_r08:altpriority_encoder7\|fpAdd_altpriority_encoder_bv7:altpriority_encoder9\|fpAdd_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "fpAdd.v" "altpriority_encoder15" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_3v7 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_r08:altpriority_encoder7\|fpAdd_altpriority_encoder_bv7:altpriority_encoder9\|fpAdd_altpriority_encoder_6v7:altpriority_encoder15\|fpAdd_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"fpAdd_altpriority_encoder_3v7\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_r08:altpriority_encoder7\|fpAdd_altpriority_encoder_bv7:altpriority_encoder9\|fpAdd_altpriority_encoder_6v7:altpriority_encoder15\|fpAdd_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "fpAdd.v" "altpriority_encoder17" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_rf8 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"fpAdd_altpriority_encoder_rf8\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "fpAdd.v" "altpriority_encoder8" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_e48 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"fpAdd_altpriority_encoder_e48\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "fpAdd.v" "trailing_zeros_cnt" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 1352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_fj8 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"fpAdd_altpriority_encoder_fj8\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "fpAdd.v" "altpriority_encoder21" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_vh8 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_fj8:altpriority_encoder21\|fpAdd_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"fpAdd_altpriority_encoder_vh8\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_fj8:altpriority_encoder21\|fpAdd_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "fpAdd.v" "altpriority_encoder23" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_qh8 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_fj8:altpriority_encoder21\|fpAdd_altpriority_encoder_vh8:altpriority_encoder23\|fpAdd_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"fpAdd_altpriority_encoder_qh8\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_fj8:altpriority_encoder21\|fpAdd_altpriority_encoder_vh8:altpriority_encoder23\|fpAdd_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "fpAdd.v" "altpriority_encoder25" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_nh8 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_fj8:altpriority_encoder21\|fpAdd_altpriority_encoder_vh8:altpriority_encoder23\|fpAdd_altpriority_encoder_qh8:altpriority_encoder25\|fpAdd_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"fpAdd_altpriority_encoder_nh8\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_fj8:altpriority_encoder21\|fpAdd_altpriority_encoder_vh8:altpriority_encoder23\|fpAdd_altpriority_encoder_qh8:altpriority_encoder25\|fpAdd_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "fpAdd.v" "altpriority_encoder27" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_f48 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"fpAdd_altpriority_encoder_f48\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "fpAdd.v" "altpriority_encoder22" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_v28 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_f48:altpriority_encoder22\|fpAdd_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"fpAdd_altpriority_encoder_v28\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_f48:altpriority_encoder22\|fpAdd_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "fpAdd.v" "altpriority_encoder30" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_q28 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_f48:altpriority_encoder22\|fpAdd_altpriority_encoder_v28:altpriority_encoder30\|fpAdd_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"fpAdd_altpriority_encoder_q28\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_f48:altpriority_encoder22\|fpAdd_altpriority_encoder_v28:altpriority_encoder30\|fpAdd_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "fpAdd.v" "altpriority_encoder32" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_n28 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_f48:altpriority_encoder22\|fpAdd_altpriority_encoder_v28:altpriority_encoder30\|fpAdd_altpriority_encoder_q28:altpriority_encoder32\|fpAdd_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"fpAdd_altpriority_encoder_n28\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_f48:altpriority_encoder22\|fpAdd_altpriority_encoder_v28:altpriority_encoder30\|fpAdd_altpriority_encoder_q28:altpriority_encoder32\|fpAdd_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "fpAdd.v" "altpriority_encoder34" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub1\"" {  } { { "fpAdd.v" "add_sub1" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 1827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub1\"" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 1827 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658056643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056644 ""}  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 1827 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658056644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ore.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ore.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ore " "Found entity 1: add_sub_ore" {  } { { "db/add_sub_ore.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_ore.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658056682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658056682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ore fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub1\|add_sub_ore:auto_generated " "Elaborating entity \"add_sub_ore\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub1\|add_sub_ore:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub3\"" {  } { { "fpAdd.v" "add_sub3" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 1877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub3\"" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 1877 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658056695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056695 ""}  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 1877 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658056695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lre.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lre.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lre " "Found entity 1: add_sub_lre" {  } { { "db/add_sub_lre.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_lre.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658056733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658056733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lre fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub3\|add_sub_lre:auto_generated " "Elaborating entity \"add_sub_lre\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub3\|add_sub_lre:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub4\"" {  } { { "fpAdd.v" "add_sub4" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 1902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub4\"" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 1902 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658056740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056740 ""}  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 1902 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658056740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nqe " "Found entity 1: add_sub_nqe" {  } { { "db/add_sub_nqe.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_nqe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658056777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658056777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nqe fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub4\|add_sub_nqe:auto_generated " "Elaborating entity \"add_sub_nqe\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub4\|add_sub_nqe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub5\"" {  } { { "fpAdd.v" "add_sub5" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 1927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub5\"" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 1927 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658056784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056784 ""}  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 1927 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658056784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l8j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l8j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l8j " "Found entity 1: add_sub_l8j" {  } { { "db/add_sub_l8j.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_l8j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658056823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658056823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_l8j fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub5\|add_sub_l8j:auto_generated " "Elaborating entity \"add_sub_l8j\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub5\|add_sub_l8j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "fpAdd.v" "man_2comp_res_lower" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 1971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 1971 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658056835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056835 ""}  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 1971 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658056835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l1j " "Found entity 1: add_sub_l1j" {  } { { "db/add_sub_l1j.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_l1j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658056877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658056877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_l1j fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_l1j:auto_generated " "Elaborating entity \"add_sub_l1j\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_l1j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "fpAdd.v" "man_2comp_res_upper0" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 1989 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658056885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056885 ""}  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 1989 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658056885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qii " "Found entity 1: add_sub_qii" {  } { { "db/add_sub_qii.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_qii.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658056923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658056923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qii fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_qii:auto_generated " "Elaborating entity \"add_sub_qii\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_qii:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "fpAdd.v" "man_2comp_res_upper1" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 2007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 2007 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658056932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056932 ""}  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 2007 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658056932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "fpAdd.v" "man_res_rounding_add_sub_lower" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 2087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 2087 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658056955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056955 ""}  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 2087 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658056955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_taf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_taf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_taf " "Found entity 1: add_sub_taf" {  } { { "db/add_sub_taf.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_taf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658056995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658056995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_taf fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_taf:auto_generated " "Elaborating entity \"add_sub_taf\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_taf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658056997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "fpAdd.v" "man_res_rounding_add_sub_upper1" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 2112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 2112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658057003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057003 ""}  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 2112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658057003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6jf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6jf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6jf " "Found entity 1: add_sub_6jf" {  } { { "db/add_sub_6jf.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_6jf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658057043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658057043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6jf fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_6jf:auto_generated " "Elaborating entity \"add_sub_6jf\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_6jf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "fpAdd.v" "trailing_zeros_limit_comparator" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 2138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 2138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658057063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057063 ""}  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 2138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658057063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_aag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_aag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_aag " "Found entity 1: cmpr_aag" {  } { { "db/cmpr_aag.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/cmpr_aag.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658057100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658057100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_aag fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_aag:auto_generated " "Elaborating entity \"cmpr_aag\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_aag:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpMulWrapper fpUnit:u0\|fpMulWrapper:fmul " "Elaborating entity \"fpMulWrapper\" for hierarchy \"fpUnit:u0\|fpMulWrapper:fmul\"" {  } { { "fpUnit.v" "fmul" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpUnit.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpMult fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst " "Elaborating entity \"fpMult\" for hierarchy \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\"" {  } { { "fpMulWrapper.v" "fpMult_inst" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpMulWrapper.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpMult_altfp_mult_nbo fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component " "Elaborating entity \"fpMult_altfp_mult_nbo\" for hierarchy \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\"" {  } { { "fpMult.v" "fpMult_altfp_mult_nbo_component" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpMult.v" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_add_adder\"" {  } { { "fpMult.v" "exp_add_adder" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpMult.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_add_adder\"" {  } { { "fpMult.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpMult.v" 383 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658057125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057125 ""}  } { { "fpMult.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpMult.v" 383 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658057125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pvd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pvd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pvd " "Found entity 1: add_sub_pvd" {  } { { "db/add_sub_pvd.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_pvd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658057162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658057162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pvd fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_add_adder\|add_sub_pvd:auto_generated " "Elaborating entity \"add_sub_pvd\" for hierarchy \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_add_adder\|add_sub_pvd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "fpMult.v" "exp_adj_adder" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpMult.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "fpMult.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpMult.v" 407 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658057170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057170 ""}  } { { "fpMult.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpMult.v" 407 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658057170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gna.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gna.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gna " "Found entity 1: add_sub_gna" {  } { { "db/add_sub_gna.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_gna.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658057209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658057209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gna fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_adj_adder\|add_sub_gna:auto_generated " "Elaborating entity \"add_sub_gna\" for hierarchy \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_adj_adder\|add_sub_gna:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "fpMult.v" "exp_bias_subtr" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpMult.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "fpMult.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpMult.v" 430 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658057218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057218 ""}  } { { "fpMult.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpMult.v" 430 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658057218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_egg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_egg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_egg " "Found entity 1: add_sub_egg" {  } { { "db/add_sub_egg.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_egg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658057256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658057256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_egg fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_bias_subtr\|add_sub_egg:auto_generated " "Elaborating entity \"add_sub_egg\" for hierarchy \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_bias_subtr\|add_sub_egg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:man_round_adder\"" {  } { { "fpMult.v" "man_round_adder" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpMult.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:man_round_adder\"" {  } { { "fpMult.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpMult.v" 456 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658057265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057265 ""}  } { { "fpMult.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpMult.v" 456 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658057265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pb " "Found entity 1: add_sub_7pb" {  } { { "db/add_sub_7pb.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_7pb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658057303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658057303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pb fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:man_round_adder\|add_sub_7pb:auto_generated " "Elaborating entity \"add_sub_7pb\" for hierarchy \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:man_round_adder\|add_sub_7pb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_mult:man_product2_mult\"" {  } { { "fpMult.v" "man_product2_mult" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpMult.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_mult:man_product2_mult\"" {  } { { "fpMult.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpMult.v" 477 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658057326 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057326 ""}  } { { "fpMult.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpMult.v" 477 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658057326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_01t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_01t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_01t " "Found entity 1: mult_01t" {  } { { "db/mult_01t.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/mult_01t.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658057365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658057365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_01t fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_mult:man_product2_mult\|mult_01t:auto_generated " "Elaborating entity \"mult_01t\" for hierarchy \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_mult:man_product2_mult\|mult_01t:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpFloat2IntWrapper fpUnit:u0\|fpFloat2IntWrapper:fti " "Elaborating entity \"fpFloat2IntWrapper\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\"" {  } { { "fpUnit.v" "fti" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpUnit.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpFloat2Int fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst " "Elaborating entity \"fpFloat2Int\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\"" {  } { { "fpFloat2IntWrapper.v" "fpFloat2Int_inst" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2IntWrapper.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpFloat2Int_altfp_convert_fhn fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component " "Elaborating entity \"fpFloat2Int_altfp_convert_fhn\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\"" {  } { { "fpFloat2Int.v" "fpFloat2Int_altfp_convert_fhn_component" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpFloat2Int_altbarrel_shift_grf fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|fpFloat2Int_altbarrel_shift_grf:altbarrel_shift6 " "Elaborating entity \"fpFloat2Int_altbarrel_shift_grf\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|fpFloat2Int_altbarrel_shift_grf:altbarrel_shift6\"" {  } { { "fpFloat2Int.v" "altbarrel_shift6" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub4\"" {  } { { "fpFloat2Int.v" "add_sub4" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub4\"" {  } { { "fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 626 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658057397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057397 ""}  } { { "fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 626 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658057397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8se.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8se.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8se " "Found entity 1: add_sub_8se" {  } { { "db/add_sub_8se.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_8se.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658057436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658057436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8se fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub4\|add_sub_8se:auto_generated " "Elaborating entity \"add_sub_8se\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub4\|add_sub_8se:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub5\"" {  } { { "fpFloat2Int.v" "add_sub5" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub5\"" {  } { { "fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 651 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658057445 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057445 ""}  } { { "fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 651 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658057445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5re.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5re.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5re " "Found entity 1: add_sub_5re" {  } { { "db/add_sub_5re.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_5re.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658057484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658057484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5re fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub5\|add_sub_5re:auto_generated " "Elaborating entity \"add_sub_5re\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub5\|add_sub_5re:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub7\"" {  } { { "fpFloat2Int.v" "add_sub7" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub7\"" {  } { { "fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 676 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658057493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057493 ""}  } { { "fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 676 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658057493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ebf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ebf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ebf " "Found entity 1: add_sub_ebf" {  } { { "db/add_sub_ebf.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_ebf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658057530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658057530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ebf fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub7\|add_sub_ebf:auto_generated " "Elaborating entity \"add_sub_ebf\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub7\|add_sub_ebf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub8\"" {  } { { "fpFloat2Int.v" "add_sub8" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057536 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub8\"" {  } { { "fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 701 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658057540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057540 ""}  } { { "fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 701 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658057540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gbf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gbf " "Found entity 1: add_sub_gbf" {  } { { "db/add_sub_gbf.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_gbf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658057577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658057577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gbf fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub8\|add_sub_gbf:auto_generated " "Elaborating entity \"add_sub_gbf\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub8\|add_sub_gbf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub9 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub9\"" {  } { { "fpFloat2Int.v" "add_sub9" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub9 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub9\"" {  } { { "fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 726 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658057582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub9 " "Instantiated megafunction \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057582 ""}  } { { "fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 726 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658057582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mse " "Found entity 1: add_sub_mse" {  } { { "db/add_sub_mse.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_mse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658057613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658057613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mse fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub9\|add_sub_mse:auto_generated " "Elaborating entity \"add_sub_mse\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub9\|add_sub_mse:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr1\"" {  } { { "fpFloat2Int.v" "cmpr1" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr1\"" {  } { { "fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 752 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658057632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057632 ""}  } { { "fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 752 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658057632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_nrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_nrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_nrg " "Found entity 1: cmpr_nrg" {  } { { "db/cmpr_nrg.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/cmpr_nrg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658057668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658057668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_nrg fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr1\|cmpr_nrg:auto_generated " "Elaborating entity \"cmpr_nrg\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr1\|cmpr_nrg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr2\"" {  } { { "fpFloat2Int.v" "cmpr2" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr2\"" {  } { { "fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 777 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658057675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr2 " "Instantiated megafunction \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057675 ""}  } { { "fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 777 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658057675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dhg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_dhg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dhg " "Found entity 1: cmpr_dhg" {  } { { "db/cmpr_dhg.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/cmpr_dhg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658057714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658057714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_dhg fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr2\|cmpr_dhg:auto_generated " "Elaborating entity \"cmpr_dhg\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr2\|cmpr_dhg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr3 " "Elaborating entity \"lpm_compare\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr3\"" {  } { { "fpFloat2Int.v" "cmpr3" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr3 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr3\"" {  } { { "fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 802 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658057721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr3 " "Instantiated megafunction \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057721 ""}  } { { "fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 802 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658057721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_khg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_khg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_khg " "Found entity 1: cmpr_khg" {  } { { "db/cmpr_khg.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/cmpr_khg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658057760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658057760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_khg fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr3\|cmpr_khg:auto_generated " "Elaborating entity \"cmpr_khg\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr3\|cmpr_khg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:max_shift_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:max_shift_compare\"" {  } { { "fpFloat2Int.v" "max_shift_compare" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:max_shift_compare " "Elaborated megafunction instantiation \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:max_shift_compare\"" {  } { { "fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 827 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658057767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:max_shift_compare " "Instantiated megafunction \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:max_shift_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057767 ""}  } { { "fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 827 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658057767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ehg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ehg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ehg " "Found entity 1: cmpr_ehg" {  } { { "db/cmpr_ehg.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/cmpr_ehg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658057804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658057804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ehg fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:max_shift_compare\|cmpr_ehg:auto_generated " "Elaborating entity \"cmpr_ehg\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:max_shift_compare\|cmpr_ehg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpInt2FloatWrapper fpUnit:u0\|fpInt2FloatWrapper:i2f " "Elaborating entity \"fpInt2FloatWrapper\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\"" {  } { { "fpUnit.v" "i2f" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpUnit.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpInt2Float fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst " "Elaborating entity \"fpInt2Float\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\"" {  } { { "fpInt2FloatWrapper.v" "fpInt2Float_inst" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2FloatWrapper.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpInt2Float_altfp_convert_fhn fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component " "Elaborating entity \"fpInt2Float_altfp_convert_fhn\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\"" {  } { { "fpInt2Float.v" "fpInt2Float_altfp_convert_fhn_component" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpInt2Float_altbarrel_shift_brf fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altbarrel_shift_brf:altbarrel_shift5 " "Elaborating entity \"fpInt2Float_altbarrel_shift_brf\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altbarrel_shift_brf:altbarrel_shift5\"" {  } { { "fpInt2Float.v" "altbarrel_shift5" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpInt2Float_altpriority_encoder_qb6 fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2 " "Elaborating entity \"fpInt2Float_altpriority_encoder_qb6\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\"" {  } { { "fpInt2Float.v" "altpriority_encoder2" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpInt2Float_altpriority_encoder_rf8 fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_rf8:altpriority_encoder10 " "Elaborating entity \"fpInt2Float_altpriority_encoder_rf8\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_rf8:altpriority_encoder10\"" {  } { { "fpInt2Float.v" "altpriority_encoder10" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpInt2Float_altpriority_encoder_be8 fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_rf8:altpriority_encoder10\|fpInt2Float_altpriority_encoder_be8:altpriority_encoder11 " "Elaborating entity \"fpInt2Float_altpriority_encoder_be8\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_rf8:altpriority_encoder10\|fpInt2Float_altpriority_encoder_be8:altpriority_encoder11\"" {  } { { "fpInt2Float.v" "altpriority_encoder11" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpInt2Float_altpriority_encoder_6e8 fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_rf8:altpriority_encoder10\|fpInt2Float_altpriority_encoder_be8:altpriority_encoder11\|fpInt2Float_altpriority_encoder_6e8:altpriority_encoder13 " "Elaborating entity \"fpInt2Float_altpriority_encoder_6e8\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_rf8:altpriority_encoder10\|fpInt2Float_altpriority_encoder_be8:altpriority_encoder11\|fpInt2Float_altpriority_encoder_6e8:altpriority_encoder13\"" {  } { { "fpInt2Float.v" "altpriority_encoder13" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpInt2Float_altpriority_encoder_3e8 fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_rf8:altpriority_encoder10\|fpInt2Float_altpriority_encoder_be8:altpriority_encoder11\|fpInt2Float_altpriority_encoder_6e8:altpriority_encoder13\|fpInt2Float_altpriority_encoder_3e8:altpriority_encoder15 " "Elaborating entity \"fpInt2Float_altpriority_encoder_3e8\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_rf8:altpriority_encoder10\|fpInt2Float_altpriority_encoder_be8:altpriority_encoder11\|fpInt2Float_altpriority_encoder_6e8:altpriority_encoder13\|fpInt2Float_altpriority_encoder_3e8:altpriority_encoder15\"" {  } { { "fpInt2Float.v" "altpriority_encoder15" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpInt2Float_altpriority_encoder_r08 fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_r08:altpriority_encoder9 " "Elaborating entity \"fpInt2Float_altpriority_encoder_r08\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_r08:altpriority_encoder9\"" {  } { { "fpInt2Float.v" "altpriority_encoder9" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpInt2Float_altpriority_encoder_bv7 fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_r08:altpriority_encoder9\|fpInt2Float_altpriority_encoder_bv7:altpriority_encoder17 " "Elaborating entity \"fpInt2Float_altpriority_encoder_bv7\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_r08:altpriority_encoder9\|fpInt2Float_altpriority_encoder_bv7:altpriority_encoder17\"" {  } { { "fpInt2Float.v" "altpriority_encoder17" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpInt2Float_altpriority_encoder_6v7 fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_r08:altpriority_encoder9\|fpInt2Float_altpriority_encoder_bv7:altpriority_encoder17\|fpInt2Float_altpriority_encoder_6v7:altpriority_encoder19 " "Elaborating entity \"fpInt2Float_altpriority_encoder_6v7\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_r08:altpriority_encoder9\|fpInt2Float_altpriority_encoder_bv7:altpriority_encoder17\|fpInt2Float_altpriority_encoder_6v7:altpriority_encoder19\"" {  } { { "fpInt2Float.v" "altpriority_encoder19" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpInt2Float_altpriority_encoder_3v7 fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_r08:altpriority_encoder9\|fpInt2Float_altpriority_encoder_bv7:altpriority_encoder17\|fpInt2Float_altpriority_encoder_6v7:altpriority_encoder19\|fpInt2Float_altpriority_encoder_3v7:altpriority_encoder21 " "Elaborating entity \"fpInt2Float_altpriority_encoder_3v7\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_r08:altpriority_encoder9\|fpInt2Float_altpriority_encoder_bv7:altpriority_encoder17\|fpInt2Float_altpriority_encoder_6v7:altpriority_encoder19\|fpInt2Float_altpriority_encoder_3v7:altpriority_encoder21\"" {  } { { "fpInt2Float.v" "altpriority_encoder21" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub1\"" {  } { { "fpInt2Float.v" "add_sub1" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub1\"" {  } { { "fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 658 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658057954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057954 ""}  } { { "fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 658 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658057954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jse " "Found entity 1: add_sub_jse" {  } { { "db/add_sub_jse.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_jse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658057995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658057995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jse fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub1\|add_sub_jse:auto_generated " "Elaborating entity \"add_sub_jse\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub1\|add_sub_jse:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658057997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub6\"" {  } { { "fpInt2Float.v" "add_sub6" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub6\"" {  } { { "fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 708 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658058012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058012 ""}  } { { "fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 708 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658058012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dbf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dbf " "Found entity 1: add_sub_dbf" {  } { { "db/add_sub_dbf.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_dbf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658058049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658058049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dbf fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub6\|add_sub_dbf:auto_generated " "Elaborating entity \"add_sub_dbf\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub6\|add_sub_dbf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub8\"" {  } { { "fpInt2Float.v" "add_sub8" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub8\"" {  } { { "fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 758 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658058064 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058064 ""}  } { { "fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 758 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658058064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7re.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7re.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7re " "Found entity 1: add_sub_7re" {  } { { "db/add_sub_7re.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_7re.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658058101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658058101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7re fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub8\|add_sub_7re:auto_generated " "Elaborating entity \"add_sub_7re\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub8\|add_sub_7re:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpCompareWrapper fpUnit:u0\|fpCompareWrapper:fcmp " "Elaborating entity \"fpCompareWrapper\" for hierarchy \"fpUnit:u0\|fpCompareWrapper:fcmp\"" {  } { { "fpUnit.v" "fcmp" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpUnit.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpCompare fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst " "Elaborating entity \"fpCompare\" for hierarchy \"fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\"" {  } { { "fpCompareWrapper.v" "fpCompare_inst" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpCompareWrapper.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpCompare_altfp_compare_eld fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component " "Elaborating entity \"fpCompare_altfp_compare_eld\" for hierarchy \"fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\"" {  } { { "fpCompare.v" "fpCompare_altfp_compare_eld_component" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpCompare.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr1\"" {  } { { "fpCompare.v" "cmpr1" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpCompare.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr1\"" {  } { { "fpCompare.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpCompare.v" 289 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658058127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058127 ""}  } { { "fpCompare.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpCompare.v" 289 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658058127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_saj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_saj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_saj " "Found entity 1: cmpr_saj" {  } { { "db/cmpr_saj.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/cmpr_saj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658058164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658058164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_saj fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr1\|cmpr_saj:auto_generated " "Elaborating entity \"cmpr_saj\" for hierarchy \"fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr1\|cmpr_saj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr4\"" {  } { { "fpCompare.v" "cmpr4" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpCompare.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr4\"" {  } { { "fpCompare.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpCompare.v" 343 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658058180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058180 ""}  } { { "fpCompare.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpCompare.v" 343 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658058180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_raj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_raj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_raj " "Found entity 1: cmpr_raj" {  } { { "db/cmpr_raj.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/cmpr_raj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658058219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658058219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_raj fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr4\|cmpr_raj:auto_generated " "Elaborating entity \"cmpr_raj\" for hierarchy \"fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr4\|cmpr_raj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin sin:iSinus " "Elaborating entity \"sin\" for hierarchy \"sin:iSinus\"" {  } { { "DE1_TOP.v" "iSinus" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus sin:iSinus\|sinus:s " "Elaborating entity \"sinus\" for hierarchy \"sin:iSinus\|sinus:s\"" {  } { { "sin.v" "s" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sin.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cue sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component " "Elaborating entity \"sinus_altfp_sincos_cue\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\"" {  } { { "sinus.v" "sinus_altfp_sincos_cue_component" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 4420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_m_a8e sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m " "Elaborating entity \"sinus_altfp_sincos_cordic_m_a8e\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\"" {  } { { "sinus.v" "ccc_cordic_m" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_atan_08b sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_08b:cata_0_cordic_atan " "Elaborating entity \"sinus_altfp_sincos_cordic_atan_08b\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_08b:cata_0_cordic_atan\"" {  } { { "sinus.v" "cata_0_cordic_atan" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_atan_h9b sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_h9b:cata_10_cordic_atan " "Elaborating entity \"sinus_altfp_sincos_cordic_atan_h9b\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_h9b:cata_10_cordic_atan\"" {  } { { "sinus.v" "cata_10_cordic_atan" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_atan_i9b sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_i9b:cata_11_cordic_atan " "Elaborating entity \"sinus_altfp_sincos_cordic_atan_i9b\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_i9b:cata_11_cordic_atan\"" {  } { { "sinus.v" "cata_11_cordic_atan" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_atan_j9b sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_j9b:cata_12_cordic_atan " "Elaborating entity \"sinus_altfp_sincos_cordic_atan_j9b\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_j9b:cata_12_cordic_atan\"" {  } { { "sinus.v" "cata_12_cordic_atan" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_atan_k9b sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_k9b:cata_13_cordic_atan " "Elaborating entity \"sinus_altfp_sincos_cordic_atan_k9b\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_k9b:cata_13_cordic_atan\"" {  } { { "sinus.v" "cata_13_cordic_atan" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_atan_18b sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_18b:cata_1_cordic_atan " "Elaborating entity \"sinus_altfp_sincos_cordic_atan_18b\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_18b:cata_1_cordic_atan\"" {  } { { "sinus.v" "cata_1_cordic_atan" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_atan_28b sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_28b:cata_2_cordic_atan " "Elaborating entity \"sinus_altfp_sincos_cordic_atan_28b\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_28b:cata_2_cordic_atan\"" {  } { { "sinus.v" "cata_2_cordic_atan" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_atan_38b sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_38b:cata_3_cordic_atan " "Elaborating entity \"sinus_altfp_sincos_cordic_atan_38b\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_38b:cata_3_cordic_atan\"" {  } { { "sinus.v" "cata_3_cordic_atan" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_atan_48b sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_48b:cata_4_cordic_atan " "Elaborating entity \"sinus_altfp_sincos_cordic_atan_48b\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_48b:cata_4_cordic_atan\"" {  } { { "sinus.v" "cata_4_cordic_atan" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_atan_58b sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_58b:cata_5_cordic_atan " "Elaborating entity \"sinus_altfp_sincos_cordic_atan_58b\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_58b:cata_5_cordic_atan\"" {  } { { "sinus.v" "cata_5_cordic_atan" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_atan_68b sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_68b:cata_6_cordic_atan " "Elaborating entity \"sinus_altfp_sincos_cordic_atan_68b\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_68b:cata_6_cordic_atan\"" {  } { { "sinus.v" "cata_6_cordic_atan" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_atan_78b sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_78b:cata_7_cordic_atan " "Elaborating entity \"sinus_altfp_sincos_cordic_atan_78b\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_78b:cata_7_cordic_atan\"" {  } { { "sinus.v" "cata_7_cordic_atan" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_atan_88b sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_88b:cata_8_cordic_atan " "Elaborating entity \"sinus_altfp_sincos_cordic_atan_88b\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_88b:cata_8_cordic_atan\"" {  } { { "sinus.v" "cata_8_cordic_atan" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_atan_98b sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_98b:cata_9_cordic_atan " "Elaborating entity \"sinus_altfp_sincos_cordic_atan_98b\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_98b:cata_9_cordic_atan\"" {  } { { "sinus.v" "cata_9_cordic_atan" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_start_339 sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_start_339:cxs " "Elaborating entity \"sinus_altfp_sincos_cordic_start_339\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_start_339:cxs\"" {  } { { "sinus.v" "cxs" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_start_339:cxs\|lpm_mux:mux1 " "Elaborating entity \"lpm_mux\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_start_339:cxs\|lpm_mux:mux1\"" {  } { { "sinus.v" "mux1" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_start_339:cxs\|lpm_mux:mux1 " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_start_339:cxs\|lpm_mux:mux1\"" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 535 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658058339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_start_339:cxs\|lpm_mux:mux1 " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_start_339:cxs\|lpm_mux:mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 16 " "Parameter \"lpm_size\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 34 " "Parameter \"lpm_width\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 4 " "Parameter \"lpm_widths\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058339 ""}  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 535 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658058339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3qc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3qc " "Found entity 1: mux_3qc" {  } { { "db/mux_3qc.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/mux_3qc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658058379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658058379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3qc sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_start_339:cxs\|lpm_mux:mux1\|mux_3qc:auto_generated " "Elaborating entity \"mux_3qc\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_start_339:cxs\|lpm_mux:mux1\|mux_3qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:sincos_add " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:sincos_add\"" {  } { { "sinus.v" "sincos_add" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 1513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:sincos_add " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:sincos_add\"" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 1513 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658058395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:sincos_add " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:sincos_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 34 " "Parameter \"lpm_width\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058395 ""}  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 1513 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658058395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2ef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2ef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2ef " "Found entity 1: add_sub_2ef" {  } { { "db/add_sub_2ef.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_2ef.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658058449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658058449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2ef sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:sincos_add\|add_sub_2ef:auto_generated " "Elaborating entity \"add_sub_2ef\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:sincos_add\|add_sub_2ef:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add\"" {  } { { "sinus.v" "y_pipeff1_add" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 1838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add\"" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 1838 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658058520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 34 " "Parameter \"lpm_width\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058520 ""}  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 1838 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658058520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_83f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_83f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_83f " "Found entity 1: add_sub_83f" {  } { { "db/add_sub_83f.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_83f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658058558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658058558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_83f sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add\|add_sub_83f:auto_generated " "Elaborating entity \"add_sub_83f\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add\|add_sub_83f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub\"" {  } { { "sinus.v" "z_pipeff1_sub" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub\"" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2163 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658058630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 34 " "Parameter \"lpm_width\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058630 ""}  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2163 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658058630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_94f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_94f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_94f " "Found entity 1: add_sub_94f" {  } { { "db/add_sub_94f.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_94f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658058669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658058669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_94f sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub\|add_sub_94f:auto_generated " "Elaborating entity \"add_sub_94f\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub\|add_sub_94f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_mult:cmx " "Elaborating entity \"lpm_mult\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_mult:cmx\"" {  } { { "sinus.v" "cmx" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_mult:cmx " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_mult:cmx\"" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2485 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658058740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_mult:cmx " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_mult:cmx\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 34 " "Parameter \"lpm_widtha\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 34 " "Parameter \"lpm_widthb\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 68 " "Parameter \"lpm_widthp\" = \"68\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058740 ""}  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2485 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658058740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_feo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_feo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_feo " "Found entity 1: mult_feo" {  } { { "db/mult_feo.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/mult_feo.tdf" 35 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658058771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658058771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_feo sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_mult:cmx\|mult_feo:auto_generated " "Elaborating entity \"mult_feo\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_mult:cmx\|mult_feo:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_range_79c sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1 " "Elaborating entity \"sinus_altfp_sincos_range_79c\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\"" {  } { { "sinus.v" "crr_fp_range1" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_srrt_gra sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altfp_sincos_srrt_gra:fp_range_table1 " "Elaborating entity \"sinus_altfp_sincos_srrt_gra\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altfp_sincos_srrt_gra:fp_range_table1\"" {  } { { "sinus.v" "fp_range_table1" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altfp_sincos_srrt_gra:fp_range_table1\|lpm_mux:mux2 " "Elaborating entity \"lpm_mux\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altfp_sincos_srrt_gra:fp_range_table1\|lpm_mux:mux2\"" {  } { { "sinus.v" "mux2" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altfp_sincos_srrt_gra:fp_range_table1\|lpm_mux:mux2 " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altfp_sincos_srrt_gra:fp_range_table1\|lpm_mux:mux2\"" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2747 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658058856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altfp_sincos_srrt_gra:fp_range_table1\|lpm_mux:mux2 " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altfp_sincos_srrt_gra:fp_range_table1\|lpm_mux:mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 256 " "Parameter \"lpm_size\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 100 " "Parameter \"lpm_width\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 8 " "Parameter \"lpm_widths\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658058856 ""}  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2747 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658058856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ctc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ctc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ctc " "Found entity 1: mux_ctc" {  } { { "db/mux_ctc.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/mux_ctc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658060099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658060099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ctc sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altfp_sincos_srrt_gra:fp_range_table1\|lpm_mux:mux2\|mux_ctc:auto_generated " "Elaborating entity \"mux_ctc\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altfp_sincos_srrt_gra:fp_range_table1\|lpm_mux:mux2\|mux_ctc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658060101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altpriority_encoder_qb6 sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23 " "Elaborating entity \"sinus_altpriority_encoder_qb6\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\"" {  } { { "sinus.v" "clz23" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658060759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altpriority_encoder_r08 sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_r08:altpriority_encoder3 " "Elaborating entity \"sinus_altpriority_encoder_r08\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_r08:altpriority_encoder3\"" {  } { { "sinus.v" "altpriority_encoder3" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658060763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altpriority_encoder_bv7 sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_r08:altpriority_encoder3\|sinus_altpriority_encoder_bv7:altpriority_encoder5 " "Elaborating entity \"sinus_altpriority_encoder_bv7\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_r08:altpriority_encoder3\|sinus_altpriority_encoder_bv7:altpriority_encoder5\"" {  } { { "sinus.v" "altpriority_encoder5" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658060767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altpriority_encoder_6v7 sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_r08:altpriority_encoder3\|sinus_altpriority_encoder_bv7:altpriority_encoder5\|sinus_altpriority_encoder_6v7:altpriority_encoder7 " "Elaborating entity \"sinus_altpriority_encoder_6v7\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_r08:altpriority_encoder3\|sinus_altpriority_encoder_bv7:altpriority_encoder5\|sinus_altpriority_encoder_6v7:altpriority_encoder7\"" {  } { { "sinus.v" "altpriority_encoder7" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658060770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altpriority_encoder_3e8 sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_r08:altpriority_encoder3\|sinus_altpriority_encoder_bv7:altpriority_encoder5\|sinus_altpriority_encoder_6v7:altpriority_encoder7\|sinus_altpriority_encoder_3e8:altpriority_encoder10 " "Elaborating entity \"sinus_altpriority_encoder_3e8\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_r08:altpriority_encoder3\|sinus_altpriority_encoder_bv7:altpriority_encoder5\|sinus_altpriority_encoder_6v7:altpriority_encoder7\|sinus_altpriority_encoder_3e8:altpriority_encoder10\"" {  } { { "sinus.v" "altpriority_encoder10" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658060774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altpriority_encoder_3v7 sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_r08:altpriority_encoder3\|sinus_altpriority_encoder_bv7:altpriority_encoder5\|sinus_altpriority_encoder_6v7:altpriority_encoder7\|sinus_altpriority_encoder_3v7:altpriority_encoder9 " "Elaborating entity \"sinus_altpriority_encoder_3v7\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_r08:altpriority_encoder3\|sinus_altpriority_encoder_bv7:altpriority_encoder5\|sinus_altpriority_encoder_6v7:altpriority_encoder7\|sinus_altpriority_encoder_3v7:altpriority_encoder9\"" {  } { { "sinus.v" "altpriority_encoder9" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658060778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altpriority_encoder_6e8 sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_r08:altpriority_encoder3\|sinus_altpriority_encoder_bv7:altpriority_encoder5\|sinus_altpriority_encoder_6e8:altpriority_encoder8 " "Elaborating entity \"sinus_altpriority_encoder_6e8\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_r08:altpriority_encoder3\|sinus_altpriority_encoder_bv7:altpriority_encoder5\|sinus_altpriority_encoder_6e8:altpriority_encoder8\"" {  } { { "sinus.v" "altpriority_encoder8" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658060782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altpriority_encoder_be8 sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_r08:altpriority_encoder3\|sinus_altpriority_encoder_be8:altpriority_encoder6 " "Elaborating entity \"sinus_altpriority_encoder_be8\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_r08:altpriority_encoder3\|sinus_altpriority_encoder_be8:altpriority_encoder6\"" {  } { { "sinus.v" "altpriority_encoder6" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658060793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altpriority_encoder_rf8 sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_rf8:altpriority_encoder4 " "Elaborating entity \"sinus_altpriority_encoder_rf8\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_rf8:altpriority_encoder4\"" {  } { { "sinus.v" "altpriority_encoder4" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658060820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:circle_add " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:circle_add\"" {  } { { "sinus.v" "circle_add" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658060860 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:circle_add " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:circle_add\"" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3362 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658060876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:circle_add " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:circle_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658060876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658060876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 37 " "Parameter \"lpm_width\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658060876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658060876 ""}  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3362 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658060876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_b3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_b3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_b3f " "Found entity 1: add_sub_b3f" {  } { { "db/add_sub_b3f.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_b3f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658060918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658060918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_b3f sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:circle_add\|add_sub_b3f:auto_generated " "Elaborating entity \"add_sub_b3f\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:circle_add\|add_sub_b3f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658060921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:exponent_adjust_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:exponent_adjust_sub\"" {  } { { "sinus.v" "exponent_adjust_sub" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658060921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:exponent_adjust_sub " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:exponent_adjust_sub\"" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3387 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658060921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:exponent_adjust_sub " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:exponent_adjust_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658060921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658060921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658060921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658060921 ""}  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3387 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658060921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r2f " "Found entity 1: add_sub_r2f" {  } { { "db/add_sub_r2f.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_r2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658060974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658060974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_r2f sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:exponent_adjust_sub\|add_sub_r2f:auto_generated " "Elaborating entity \"add_sub_r2f\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:exponent_adjust_sub\|add_sub_r2f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658060976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negbasedractiondel_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negbasedractiondel_sub\"" {  } { { "sinus.v" "negbasedractiondel_sub" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658060980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negbasedractiondel_sub " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negbasedractiondel_sub\"" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3412 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658060985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negbasedractiondel_sub " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negbasedractiondel_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658060985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658060985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 36 " "Parameter \"lpm_width\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658060985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658060985 ""}  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3412 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658060985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgf " "Found entity 1: add_sub_lgf" {  } { { "db/add_sub_lgf.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_lgf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658061011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658061011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lgf sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negbasedractiondel_sub\|add_sub_lgf:auto_generated " "Elaborating entity \"add_sub_lgf\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negbasedractiondel_sub\|add_sub_lgf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negcircle_add " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negcircle_add\"" {  } { { "sinus.v" "negcircle_add" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061027 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negcircle_add " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negcircle_add\"" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3437 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658061036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negcircle_add " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negcircle_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 37 " "Parameter \"lpm_width\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061036 ""}  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3437 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658061036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5ef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5ef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5ef " "Found entity 1: add_sub_5ef" {  } { { "db/add_sub_5ef.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_5ef.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658061075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658061075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5ef sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negcircle_add\|add_sub_5ef:auto_generated " "Elaborating entity \"add_sub_5ef\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negcircle_add\|add_sub_5ef:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negrangeexponent_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negrangeexponent_sub5\"" {  } { { "sinus.v" "negrangeexponent_sub5" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negrangeexponent_sub5 " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negrangeexponent_sub5\"" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3487 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658061091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negrangeexponent_sub5 " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negrangeexponent_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061091 ""}  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3487 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658061091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_q1f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_q1f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_q1f " "Found entity 1: add_sub_q1f" {  } { { "db/add_sub_q1f.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_q1f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658061131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658061131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_q1f sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negrangeexponent_sub5\|add_sub_q1f:auto_generated " "Elaborating entity \"add_sub_q1f\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negrangeexponent_sub5\|add_sub_q1f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:csftin " "Elaborating entity \"lpm_clshift\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:csftin\"" {  } { { "sinus.v" "csftin" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:csftin " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:csftin\"" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3561 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658061160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:csftin " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:csftin\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 23 " "Parameter \"lpm_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_clshift " "Parameter \"lpm_type\" = \"lpm_clshift\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061160 ""}  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3561 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658061160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_qc9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_qc9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_qc9 " "Found entity 1: lpm_clshift_qc9" {  } { { "db/lpm_clshift_qc9.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/lpm_clshift_qc9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658061171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658061171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_qc9 sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:csftin\|lpm_clshift_qc9:auto_generated " "Elaborating entity \"lpm_clshift_qc9\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:csftin\|lpm_clshift_qc9:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:fp_lsft_rsft78 " "Elaborating entity \"lpm_clshift\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:fp_lsft_rsft78\"" {  } { { "sinus.v" "fp_lsft_rsft78" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:fp_lsft_rsft78 " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:fp_lsft_rsft78\"" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3576 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658061172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:fp_lsft_rsft78 " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:fp_lsft_rsft78\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 78 " "Parameter \"lpm_width\" = \"78\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 7 " "Parameter \"lpm_widthdist\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_clshift " "Parameter \"lpm_type\" = \"lpm_clshift\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061172 ""}  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3576 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658061172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_e9d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_e9d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_e9d " "Found entity 1: lpm_clshift_e9d" {  } { { "db/lpm_clshift_e9d.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/lpm_clshift_e9d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658061188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658061188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_e9d sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:fp_lsft_rsft78\|lpm_clshift_e9d:auto_generated " "Elaborating entity \"lpm_clshift_e9d\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:fp_lsft_rsft78\|lpm_clshift_e9d:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_mult:mult23x56 " "Elaborating entity \"lpm_mult\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_mult:mult23x56\"" {  } { { "sinus.v" "mult23x56" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_mult:mult23x56 " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_mult:mult23x56\"" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3598 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658061188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_mult:mult23x56 " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_mult:mult23x56\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 4 " "Parameter \"lpm_pipeline\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 23 " "Parameter \"lpm_widtha\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 56 " "Parameter \"lpm_widthb\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 79 " "Parameter \"lpm_widthp\" = \"79\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061188 ""}  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3598 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658061188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_nlo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_nlo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_nlo " "Found entity 1: mult_nlo" {  } { { "db/mult_nlo.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/mult_nlo.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658061252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658061252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_nlo sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_mult:mult23x56\|mult_nlo:auto_generated " "Elaborating entity \"mult_nlo\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_mult:mult23x56\|mult_nlo:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altpriority_encoder_0c6 sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altpriority_encoder_0c6:clz " "Elaborating entity \"sinus_altpriority_encoder_0c6\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altpriority_encoder_0c6:clz\"" {  } { { "sinus.v" "clz" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altpriority_encoder_q08 sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altpriority_encoder_0c6:clz\|sinus_altpriority_encoder_q08:altpriority_encoder17 " "Elaborating entity \"sinus_altpriority_encoder_q08\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altpriority_encoder_0c6:clz\|sinus_altpriority_encoder_q08:altpriority_encoder17\"" {  } { { "sinus.v" "altpriority_encoder17" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altpriority_encoder_qf8 sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altpriority_encoder_0c6:clz\|sinus_altpriority_encoder_qf8:altpriority_encoder18 " "Elaborating entity \"sinus_altpriority_encoder_qf8\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altpriority_encoder_0c6:clz\|sinus_altpriority_encoder_qf8:altpriority_encoder18\"" {  } { { "sinus.v" "altpriority_encoder18" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnorm_add " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnorm_add\"" {  } { { "sinus.v" "exponentnorm_add" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 4239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnorm_add " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnorm_add\"" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 4239 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658061503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnorm_add " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnorm_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061503 ""}  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 4239 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658061503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p1f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p1f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p1f " "Found entity 1: add_sub_p1f" {  } { { "db/add_sub_p1f.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_p1f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658061539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658061539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_p1f sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnorm_add\|add_sub_p1f:auto_generated " "Elaborating entity \"add_sub_p1f\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnorm_add\|add_sub_p1f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnormmode_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnormmode_sub\"" {  } { { "sinus.v" "exponentnormmode_sub" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 4264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnormmode_sub " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnormmode_sub\"" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 4264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658061539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnormmode_sub " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnormmode_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061539 ""}  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 4264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658061539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_q2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_q2f " "Found entity 1: add_sub_q2f" {  } { { "db/add_sub_q2f.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_q2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658061586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658061586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_q2f sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnormmode_sub\|add_sub_q2f:auto_generated " "Elaborating entity \"add_sub_q2f\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnormmode_sub\|add_sub_q2f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:mantissanorm_add " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:mantissanorm_add\"" {  } { { "sinus.v" "mantissanorm_add" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 4289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:mantissanorm_add " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:mantissanorm_add\"" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 4289 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658061601 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:mantissanorm_add " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:mantissanorm_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 23 " "Parameter \"lpm_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061601 ""}  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 4289 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658061601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_63f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_63f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_63f " "Found entity 1: add_sub_63f" {  } { { "db/add_sub_63f.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_63f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658061643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658061643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_63f sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:mantissanorm_add\|add_sub_63f:auto_generated " "Elaborating entity \"add_sub_63f\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:mantissanorm_add\|add_sub_63f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:quadrantsum_add " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:quadrantsum_add\"" {  } { { "sinus.v" "quadrantsum_add" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 4314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:quadrantsum_add " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:quadrantsum_add\"" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 4314 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658061654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:quadrantsum_add " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:quadrantsum_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 36 " "Parameter \"lpm_width\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061654 ""}  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 4314 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658061654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4ef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4ef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4ef " "Found entity 1: add_sub_4ef" {  } { { "db/add_sub_4ef.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_4ef.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658061694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658061694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4ef sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:quadrantsum_add\|add_sub_4ef:auto_generated " "Elaborating entity \"add_sub_4ef\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:quadrantsum_add\|add_sub_4ef:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_clshift:sft " "Elaborating entity \"lpm_clshift\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_clshift:sft\"" {  } { { "sinus.v" "sft" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 4338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_clshift:sft " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_clshift:sft\"" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 4338 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658061700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_clshift:sft " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_clshift:sft\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 36 " "Parameter \"lpm_width\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 6 " "Parameter \"lpm_widthdist\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_clshift " "Parameter \"lpm_type\" = \"lpm_clshift\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061700 ""}  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 4338 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658061700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_vc9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_vc9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_vc9 " "Found entity 1: lpm_clshift_vc9" {  } { { "db/lpm_clshift_vc9.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/lpm_clshift_vc9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658061712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658061712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_vc9 sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_clshift:sft\|lpm_clshift_vc9:auto_generated " "Elaborating entity \"lpm_clshift_vc9\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_clshift:sft\|lpm_clshift_vc9:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_mult:cmul " "Elaborating entity \"lpm_mult\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_mult:cmul\"" {  } { { "sinus.v" "cmul" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 4359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_mult:cmul " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_mult:cmul\"" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 4359 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658061721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_mult:cmul " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_mult:cmul\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 36 " "Parameter \"lpm_widtha\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 36 " "Parameter \"lpm_widthb\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 34 " "Parameter \"lpm_widthp\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061721 ""}  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 4359 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658061721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_d7o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_d7o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_d7o " "Found entity 1: mult_d7o" {  } { { "db/mult_d7o.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/mult_d7o.tdf" 35 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658061765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658061765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_d7o sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_mult:cmul\|mult_d7o:auto_generated " "Elaborating entity \"mult_d7o\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_mult:cmul\|mult_d7o:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smart_ram smart_ram:smv1 " "Elaborating entity \"smart_ram\" for hierarchy \"smart_ram:smv1\"" {  } { { "DE1_TOP.v" "smv1" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061772 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_calculated smart_ram.v(159) " "Verilog HDL or VHDL warning at smart_ram.v(159): object \"address_calculated\" assigned a value but never read" {  } { { "smart_ram.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/smart_ram.v" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1528658061773 "|DE1_TOP|smart_ram:smv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 smart_ram.v(113) " "Verilog HDL assignment warning at smart_ram.v(113): truncated value with size 32 to match size of target (18)" {  } { { "smart_ram.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/smart_ram.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658061773 "|DE1_TOP|smart_ram:smv1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram smart_ram:smv1\|sram:r " "Elaborating entity \"sram\" for hierarchy \"smart_ram:smv1\|sram:r\"" {  } { { "smart_ram.v" "r" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/smart_ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_0002 smart_ram:smv1\|sram:r\|sram_0002:sram_inst " "Elaborating entity \"sram_0002\" for hierarchy \"smart_ram:smv1\|sram:r\|sram_0002:sram_inst\"" {  } { { "sram.v" "sram_inst" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sram.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_core audio_core:ac " "Elaborating entity \"audio_core\" for hierarchy \"audio_core:ac\"" {  } { { "DE1_TOP.v" "ac" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_core_0002 audio_core:ac\|audio_core_0002:audio_core_inst " "Elaborating entity \"audio_core_0002\" for hierarchy \"audio_core:ac\|audio_core_0002:audio_core_inst\"" {  } { { "audio_core.v" "audio_core_inst" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "audio_core/audio_core_0002.v" "Bit_Clock_Edges" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/audio_core_0002.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_in_deserializer audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer " "Elaborating entity \"altera_up_audio_in_deserializer\" for hierarchy \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\"" {  } { { "audio_core/audio_core_0002.v" "Audio_In_Deserializer" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/audio_core_0002.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_bit_counter audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter " "Elaborating entity \"altera_up_audio_bit_counter\" for hierarchy \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter\"" {  } { { "audio_core/altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_audio_in_deserializer.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\"" {  } { { "audio_core/altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_audio_in_deserializer.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "audio_core/altera_up_sync_fifo.v" "Sync_FIFO" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_sync_fifo.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "audio_core/altera_up_sync_fifo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_sync_fifo.v" 157 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658061845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061845 ""}  } { { "audio_core/altera_up_sync_fifo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_sync_fifo.v" 157 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658061845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7041.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7041.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7041 " "Found entity 1: scfifo_7041" {  } { { "db/scfifo_7041.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/scfifo_7041.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658061877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658061877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7041 audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated " "Elaborating entity \"scfifo_7041\" for hierarchy \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_qn31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_qn31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_qn31 " "Found entity 1: a_dpfifo_qn31" {  } { { "db/a_dpfifo_qn31.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/a_dpfifo_qn31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658061892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658061892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_qn31 audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo " "Elaborating entity \"a_dpfifo_qn31\" for hierarchy \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\"" {  } { { "db/scfifo_7041.tdf" "dpfifo" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/scfifo_7041.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vc81 " "Found entity 1: altsyncram_vc81" {  } { { "db/altsyncram_vc81.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/altsyncram_vc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658061946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658061946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vc81 audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram " "Elaborating entity \"altsyncram_vc81\" for hierarchy \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\"" {  } { { "db/a_dpfifo_qn31.tdf" "FIFOram" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/a_dpfifo_qn31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2o8 " "Found entity 1: cmpr_2o8" {  } { { "db/cmpr_2o8.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/cmpr_2o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658061989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658061989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|cmpr_2o8:almost_full_comparer " "Elaborating entity \"cmpr_2o8\" for hierarchy \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|cmpr_2o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_qn31.tdf" "almost_full_comparer" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/a_dpfifo_qn31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|cmpr_2o8:three_comparison " "Elaborating entity \"cmpr_2o8\" for hierarchy \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|cmpr_2o8:three_comparison\"" {  } { { "db/a_dpfifo_qn31.tdf" "three_comparison" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/a_dpfifo_qn31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658061995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5b " "Found entity 1: cntr_d5b" {  } { { "db/cntr_d5b.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/cntr_d5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658062035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658062035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d5b audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|cntr_d5b:rd_ptr_msb " "Elaborating entity \"cntr_d5b\" for hierarchy \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|cntr_d5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_qn31.tdf" "rd_ptr_msb" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/a_dpfifo_qn31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q57 " "Found entity 1: cntr_q57" {  } { { "db/cntr_q57.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/cntr_q57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658062078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658062078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q57 audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|cntr_q57:usedw_counter " "Elaborating entity \"cntr_q57\" for hierarchy \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|cntr_q57:usedw_counter\"" {  } { { "db/a_dpfifo_qn31.tdf" "usedw_counter" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/a_dpfifo_qn31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e5b " "Found entity 1: cntr_e5b" {  } { { "db/cntr_e5b.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/cntr_e5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658062121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658062121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e5b audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|cntr_e5b:wr_ptr " "Elaborating entity \"cntr_e5b\" for hierarchy \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|cntr_e5b:wr_ptr\"" {  } { { "db/a_dpfifo_qn31.tdf" "wr_ptr" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/a_dpfifo_qn31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "audio_core/audio_core_0002.v" "Audio_Out_Serializer" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/audio_core_0002.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_config av_config:avconfig " "Elaborating entity \"av_config\" for hierarchy \"av_config:avconfig\"" {  } { { "DE1_TOP.v" "avconfig" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_config_0002 av_config:avconfig\|av_config_0002:av_config_inst " "Elaborating entity \"av_config_0002\" for hierarchy \"av_config:avconfig\|av_config_0002:av_config_inst\"" {  } { { "av_config.v" "av_config_inst" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init av_config:avconfig\|av_config_0002:av_config_inst\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"av_config:avconfig\|av_config_0002:av_config_inst\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "av_config/av_config_0002.v" "AV_Config_Auto_Init" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/av_config_0002.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062280 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(156) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(156): truncated value with size 32 to match size of target (6)" {  } { { "av_config/altera_up_av_config_auto_init.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658062281 "|DE1_TOP|av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio av_config:avconfig\|av_config_0002:av_config_inst\|altera_up_av_config_auto_init_ob_audio:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"av_config:avconfig\|av_config_0002:av_config_inst\|altera_up_av_config_auto_init_ob_audio:Auto_Init_OB_Devices_ROM\"" {  } { { "av_config/av_config_0002.v" "Auto_Init_OB_Devices_ROM" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/av_config_0002.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller av_config:avconfig\|av_config_0002:av_config_inst\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"av_config:avconfig\|av_config_0002:av_config_inst\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "av_config/av_config_0002.v" "Serial_Bus_Controller" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/av_config_0002.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062285 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(260) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(260): truncated value with size 32 to match size of target (5)" {  } { { "av_config/altera_up_av_config_serial_bus_controller.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_serial_bus_controller.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658062287 "|DE1_TOP|av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator av_config:avconfig\|av_config_0002:av_config_inst\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"av_config:avconfig\|av_config_0002:av_config_inst\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "av_config/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_serial_bus_controller.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062289 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(128) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(128): truncated value with size 32 to match size of target (11)" {  } { { "av_config/altera_up_slow_clock_generator.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_slow_clock_generator.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658062289 "|DE1_TOP|av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_clock_gen audio_clock_gen:gen " "Elaborating entity \"audio_clock_gen\" for hierarchy \"audio_clock_gen:gen\"" {  } { { "DE1_TOP.v" "gen" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_clock_gen_0002 audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst " "Elaborating entity \"audio_clock_gen_0002\" for hierarchy \"audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\"" {  } { { "audio_clock_gen.v" "audio_clock_gen_inst" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062289 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "video_in_clk audio_clock_gen_0002.v(104) " "Verilog HDL or VHDL warning at audio_clock_gen_0002.v(104): object \"video_in_clk\" assigned a value but never read" {  } { { "audio_clock_gen/audio_clock_gen_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen/audio_clock_gen_0002.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1528658062289 "|DE1_TOP|audio_clock_gen:gen|audio_clock_gen_0002:audio_clock_gen_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_CLK audio_clock_gen_0002.v(105) " "Verilog HDL or VHDL warning at audio_clock_gen_0002.v(105): object \"VGA_CLK\" assigned a value but never read" {  } { { "audio_clock_gen/audio_clock_gen_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen/audio_clock_gen_0002.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1528658062289 "|DE1_TOP|audio_clock_gen:gen|audio_clock_gen_0002:audio_clock_gen_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_System\"" {  } { { "audio_clock_gen/audio_clock_gen_0002.v" "DE_Clock_Generator_System" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen/audio_clock_gen_0002.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_System\"" {  } { { "audio_clock_gen/audio_clock_gen_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen/audio_clock_gen_0002.v" 172 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062321 ""}  } { { "audio_clock_gen/audio_clock_gen_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen/audio_clock_gen_0002.v" 172 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658062321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_Audio " "Elaborating entity \"altpll\" for hierarchy \"audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_Audio\"" {  } { { "audio_clock_gen/audio_clock_gen_0002.v" "DE_Clock_Generator_Audio" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen/audio_clock_gen_0002.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_Audio " "Elaborated megafunction instantiation \"audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_Audio\"" {  } { { "audio_clock_gen/audio_clock_gen_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen/audio_clock_gen_0002.v" 270 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_Audio " "Instantiated megafunction \"audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_Audio\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 31 " "Parameter \"clk1_divide_by\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 14 " "Parameter \"clk1_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062344 ""}  } { { "audio_clock_gen/audio_clock_gen_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen/audio_clock_gen_0002.v" 270 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658062344 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE distortion.v(20) " "Verilog HDL Declaration information at distortion.v(20): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "distortion.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/distortion.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528658062358 ""}
{ "Warning" "WSGN_SEARCH_FILE" "distortion.v 1 1 " "Using design file distortion.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 distortion " "Found entity 1: distortion" {  } { { "distortion.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/distortion.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658062359 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1528658062359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "distortion distortion:distt " "Elaborating entity \"distortion\" for hierarchy \"distortion:distt\"" {  } { { "DE1_TOP.v" "distt" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062361 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "distortion.v(59) " "Verilog HDL Case Statement warning at distortion.v(59): can't check case statement for completeness because the case expression has too many possible states" {  } { { "distortion.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/distortion.v" 59 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1528658062362 "|DE1_TOP|distortion:distt"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "distortion.v(59) " "Verilog HDL Case Statement warning at distortion.v(59): incomplete case statement has no default case item" {  } { { "distortion.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/distortion.v" 59 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1528658062362 "|DE1_TOP|distortion:distt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wah_wah wah_wah:wahwah " "Elaborating entity \"wah_wah\" for hierarchy \"wah_wah:wahwah\"" {  } { { "DE1_TOP.v" "wahwah" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062364 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmp_result wah_wah.v(113) " "Verilog HDL or VHDL warning at wah_wah.v(113): object \"cmp_result\" assigned a value but never read" {  } { { "wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/wah_wah.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1528658062372 "|DE1_TOP|wah_wah:wahwah"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "wah_wah.v(142) " "Verilog HDL Case Statement warning at wah_wah.v(142): can't check case statement for completeness because the case expression has too many possible states" {  } { { "wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/wah_wah.v" 142 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1528658062372 "|DE1_TOP|wah_wah:wahwah"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "wah_wah.v(165) " "Verilog HDL Case Statement warning at wah_wah.v(165): can't check case statement for completeness because the case expression has too many possible states" {  } { { "wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/wah_wah.v" 165 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1528658062372 "|DE1_TOP|wah_wah:wahwah"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "wah_wah.v(178) " "Verilog HDL Case Statement warning at wah_wah.v(178): can't check case statement for completeness because the case expression has too many possible states" {  } { { "wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/wah_wah.v" 178 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1528658062372 "|DE1_TOP|wah_wah:wahwah"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wah_wah.v(178) " "Verilog HDL Case Statement information at wah_wah.v(178): all case item expressions in this case statement are onehot" {  } { { "wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/wah_wah.v" 178 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1528658062372 "|DE1_TOP|wah_wah:wahwah"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "wah_wah.v(188) " "Verilog HDL Case Statement warning at wah_wah.v(188): can't check case statement for completeness because the case expression has too many possible states" {  } { { "wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/wah_wah.v" 188 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1528658062372 "|DE1_TOP|wah_wah:wahwah"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wah_wah.v(188) " "Verilog HDL Case Statement information at wah_wah.v(188): all case item expressions in this case statement are onehot" {  } { { "wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/wah_wah.v" 188 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1528658062372 "|DE1_TOP|wah_wah:wahwah"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "wah_wah.v(201) " "Verilog HDL Case Statement warning at wah_wah.v(201): can't check case statement for completeness because the case expression has too many possible states" {  } { { "wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/wah_wah.v" 201 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1528658062372 "|DE1_TOP|wah_wah:wahwah"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "wah_wah.v(140) " "Verilog HDL Case Statement warning at wah_wah.v(140): can't check case statement for completeness because the case expression has too many possible states" {  } { { "wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/wah_wah.v" 140 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1528658062372 "|DE1_TOP|wah_wah:wahwah"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "wah_wah.v(236) " "Verilog HDL Case Statement warning at wah_wah.v(236): can't check case statement for completeness because the case expression has too many possible states" {  } { { "wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/wah_wah.v" 236 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1528658062372 "|DE1_TOP|wah_wah:wahwah"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "wah_wah.v(256) " "Verilog HDL Case Statement warning at wah_wah.v(256): can't check case statement for completeness because the case expression has too many possible states" {  } { { "wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/wah_wah.v" 256 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1528658062372 "|DE1_TOP|wah_wah:wahwah"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "wah_wah.v(271) " "Verilog HDL Case Statement warning at wah_wah.v(271): can't check case statement for completeness because the case expression has too many possible states" {  } { { "wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/wah_wah.v" 271 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1528658062372 "|DE1_TOP|wah_wah:wahwah"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wah_wah.v(271) " "Verilog HDL Case Statement information at wah_wah.v(271): all case item expressions in this case statement are onehot" {  } { { "wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/wah_wah.v" 271 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1528658062372 "|DE1_TOP|wah_wah:wahwah"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "wah_wah.v(286) " "Verilog HDL Case Statement warning at wah_wah.v(286): can't check case statement for completeness because the case expression has too many possible states" {  } { { "wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/wah_wah.v" 286 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1528658062372 "|DE1_TOP|wah_wah:wahwah"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wah_wah.v(286) " "Verilog HDL Case Statement information at wah_wah.v(286): all case item expressions in this case statement are onehot" {  } { { "wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/wah_wah.v" 286 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1528658062372 "|DE1_TOP|wah_wah:wahwah"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "wah_wah.v(306) " "Verilog HDL Case Statement warning at wah_wah.v(306): can't check case statement for completeness because the case expression has too many possible states" {  } { { "wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/wah_wah.v" 306 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1528658062372 "|DE1_TOP|wah_wah:wahwah"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "wah_wah.v(228) " "Verilog HDL Case Statement warning at wah_wah.v(228): can't check case statement for completeness because the case expression has too many possible states" {  } { { "wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/wah_wah.v" 228 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1528658062372 "|DE1_TOP|wah_wah:wahwah"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tremolo tremolo:tremolo " "Elaborating entity \"tremolo\" for hierarchy \"tremolo:tremolo\"" {  } { { "DE1_TOP.v" "tremolo" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062375 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "tremolo.v(127) " "Verilog HDL Case Statement warning at tremolo.v(127): can't check case statement for completeness because the case expression has too many possible states" {  } { { "tremolo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/tremolo.v" 127 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1528658062380 "|DE1_TOP|tremolo:tremolo"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "tremolo.v(159) " "Verilog HDL Case Statement warning at tremolo.v(159): can't check case statement for completeness because the case expression has too many possible states" {  } { { "tremolo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/tremolo.v" 159 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1528658062380 "|DE1_TOP|tremolo:tremolo"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "tremolo.v(125) " "Verilog HDL Case Statement warning at tremolo.v(125): can't check case statement for completeness because the case expression has too many possible states" {  } { { "tremolo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/tremolo.v" 125 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1528658062381 "|DE1_TOP|tremolo:tremolo"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "tremolo.v(188) " "Verilog HDL Case Statement warning at tremolo.v(188): can't check case statement for completeness because the case expression has too many possible states" {  } { { "tremolo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/tremolo.v" 188 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1528658062381 "|DE1_TOP|tremolo:tremolo"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tremolo.v(188) " "Verilog HDL Case Statement warning at tremolo.v(188): incomplete case statement has no default case item" {  } { { "tremolo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/tremolo.v" 188 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1528658062381 "|DE1_TOP|tremolo:tremolo"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "tremolo.v(217) " "Verilog HDL Case Statement warning at tremolo.v(217): can't check case statement for completeness because the case expression has too many possible states" {  } { { "tremolo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/tremolo.v" 217 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1528658062381 "|DE1_TOP|tremolo:tremolo"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tremolo.v(217) " "Verilog HDL Case Statement warning at tremolo.v(217): incomplete case statement has no default case item" {  } { { "tremolo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/tremolo.v" 217 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1528658062381 "|DE1_TOP|tremolo:tremolo"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "tremolo.v(186) " "Verilog HDL Case Statement warning at tremolo.v(186): can't check case statement for completeness because the case expression has too many possible states" {  } { { "tremolo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/tremolo.v" 186 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1528658062381 "|DE1_TOP|tremolo:tremolo"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tremolo.v(186) " "Verilog HDL Case Statement warning at tremolo.v(186): incomplete case statement has no default case item" {  } { { "tremolo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/tremolo.v" 186 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1528658062381 "|DE1_TOP|tremolo:tremolo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chorus chorus:ch " "Elaborating entity \"chorus\" for hierarchy \"chorus:ch\"" {  } { { "DE1_TOP.v" "ch" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062383 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 chorus.v(27) " "Verilog HDL assignment warning at chorus.v(27): truncated value with size 32 to match size of target (18)" {  } { { "chorus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/chorus.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658062384 "|DE1_TOP|chorus:ch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 chorus.v(70) " "Verilog HDL assignment warning at chorus.v(70): truncated value with size 32 to match size of target (4)" {  } { { "chorus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/chorus.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658062384 "|DE1_TOP|chorus:ch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 chorus.v(71) " "Verilog HDL assignment warning at chorus.v(71): truncated value with size 32 to match size of target (4)" {  } { { "chorus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/chorus.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658062384 "|DE1_TOP|chorus:ch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 chorus.v(72) " "Verilog HDL assignment warning at chorus.v(72): truncated value with size 32 to match size of target (4)" {  } { { "chorus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/chorus.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658062385 "|DE1_TOP|chorus:ch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "delays.data_a 0 chorus.v(45) " "Net \"delays.data_a\" at chorus.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "chorus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/chorus.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1528658062385 "|DE1_TOP|chorus:ch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "delays.waddr_a 0 chorus.v(45) " "Net \"delays.waddr_a\" at chorus.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "chorus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/chorus.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1528658062385 "|DE1_TOP|chorus:ch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "delays.we_a 0 chorus.v(45) " "Net \"delays.we_a\" at chorus.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "chorus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/chorus.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1528658062385 "|DE1_TOP|chorus:ch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vibrato vibrato:vib " "Elaborating entity \"vibrato\" for hierarchy \"vibrato:vib\"" {  } { { "DE1_TOP.v" "vib" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062387 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vibrato.v(167) " "Verilog HDL Case Statement warning at vibrato.v(167): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/vibrato.v" 167 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1528658062393 "|DE1_TOP|vibrato:vib"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vibrato.v(201) " "Verilog HDL Case Statement warning at vibrato.v(201): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/vibrato.v" 201 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1528658062396 "|DE1_TOP|vibrato:vib"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 vibrato.v(48) " "Verilog HDL assignment warning at vibrato.v(48): truncated value with size 32 to match size of target (18)" {  } { { "vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/vibrato.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658062397 "|DE1_TOP|vibrato:vib"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vibrato.v(234) " "Verilog HDL Case Statement warning at vibrato.v(234): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/vibrato.v" 234 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1528658062399 "|DE1_TOP|vibrato:vib"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vibrato.v(164) " "Verilog HDL Case Statement warning at vibrato.v(164): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/vibrato.v" 164 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1528658062400 "|DE1_TOP|vibrato:vib"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vibrato.v(300) " "Verilog HDL Case Statement warning at vibrato.v(300): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/vibrato.v" 300 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1528658062403 "|DE1_TOP|vibrato:vib"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vibrato.v(300) " "Verilog HDL Case Statement warning at vibrato.v(300): incomplete case statement has no default case item" {  } { { "vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/vibrato.v" 300 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1528658062403 "|DE1_TOP|vibrato:vib"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vibrato.v(332) " "Verilog HDL Case Statement warning at vibrato.v(332): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/vibrato.v" 332 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1528658062404 "|DE1_TOP|vibrato:vib"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vibrato.v(332) " "Verilog HDL Case Statement warning at vibrato.v(332): incomplete case statement has no default case item" {  } { { "vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/vibrato.v" 332 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1528658062404 "|DE1_TOP|vibrato:vib"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vibrato.v(354) " "Verilog HDL Case Statement warning at vibrato.v(354): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/vibrato.v" 354 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1528658062405 "|DE1_TOP|vibrato:vib"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vibrato.v(354) " "Verilog HDL Case Statement warning at vibrato.v(354): incomplete case statement has no default case item" {  } { { "vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/vibrato.v" 354 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1528658062405 "|DE1_TOP|vibrato:vib"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vibrato.v(297) " "Verilog HDL Case Statement warning at vibrato.v(297): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/vibrato.v" 297 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1528658062406 "|DE1_TOP|vibrato:vib"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vibrato.v(297) " "Verilog HDL Case Statement warning at vibrato.v(297): incomplete case statement has no default case item" {  } { { "vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/vibrato.v" 297 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1528658062406 "|DE1_TOP|vibrato:vib"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "modfreqs.data_a 0 vibrato.v(96) " "Net \"modfreqs.data_a\" at vibrato.v(96) has no driver or initial value, using a default initial value '0'" {  } { { "vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/vibrato.v" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1528658062415 "|DE1_TOP|vibrato:vib"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "modfreqs.waddr_a 0 vibrato.v(96) " "Net \"modfreqs.waddr_a\" at vibrato.v(96) has no driver or initial value, using a default initial value '0'" {  } { { "vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/vibrato.v" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1528658062415 "|DE1_TOP|vibrato:vib"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "modfreqs.we_a 0 vibrato.v(96) " "Net \"modfreqs.we_a\" at vibrato.v(96) has no driver or initial value, using a default initial value '0'" {  } { { "vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/vibrato.v" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1528658062415 "|DE1_TOP|vibrato:vib"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo echo:ech " "Elaborating entity \"echo\" for hierarchy \"echo:ech\"" {  } { { "DE1_TOP.v" "ech" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062520 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 echo.v(64) " "Verilog HDL assignment warning at echo.v(64): truncated value with size 32 to match size of target (18)" {  } { { "echo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/echo.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658062520 "|DE1_TOP|echo:ech"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noise_filter noise_filter:nf " "Elaborating entity \"noise_filter\" for hierarchy \"noise_filter:nf\"" {  } { { "DE1_TOP.v" "nf" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658062520 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "summed_debug noise_fitler.v(14) " "Verilog HDL or VHDL warning at noise_fitler.v(14): object \"summed_debug\" assigned a value but never read" {  } { { "noise_fitler.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/noise_fitler.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1528658062520 "|DE1_TOP|noise_filter:nf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signal_debug noise_fitler.v(15) " "Verilog HDL or VHDL warning at noise_fitler.v(15): object \"signal_debug\" assigned a value but never read" {  } { { "noise_fitler.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/noise_fitler.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1528658062520 "|DE1_TOP|noise_filter:nf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 noise_fitler.v(44) " "Verilog HDL assignment warning at noise_fitler.v(44): truncated value with size 32 to match size of target (6)" {  } { { "noise_fitler.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/noise_fitler.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528658062520 "|DE1_TOP|noise_filter:nf"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_Audio 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_Audio\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "audio_clock_gen/audio_clock_gen_0002.v" "DE_Clock_Generator_Audio" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen/audio_clock_gen_0002.v" 270 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1528658066564 "|DE1_TOP|audio_clock_gen:gen|audio_clock_gen_0002:audio_clock_gen_inst|altpll:DE_Clock_Generator_Audio"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "audio_clock_gen/audio_clock_gen_0002.v" "DE_Clock_Generator_System" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen/audio_clock_gen_0002.v" 172 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1528658066565 "|DE1_TOP|audio_clock_gen:gen|audio_clock_gen_0002:audio_clock_gen_inst|altpll:DE_Clock_Generator_System"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "restart_counter Serial_Bus_Controller 32 5 " "Port \"restart_counter\" on the entity instantiation of \"Serial_Bus_Controller\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "av_config/av_config_0002.v" "Serial_Bus_Controller" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/av_config_0002.v" 483 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1528658066566 "|DE1_TOP|av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[0\] " "Synthesized away node \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_vc81.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/altsyncram_vc81.tdf" 37 2 0 } } { "db/a_dpfifo_qn31.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/a_dpfifo_qn31.tdf" 45 2 0 } } { "db/scfifo_7041.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/scfifo_7041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio_core/altera_up_sync_fifo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_sync_fifo.v" 157 0 0 } } { "audio_core/altera_up_audio_in_deserializer.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_audio_in_deserializer.v" 244 0 0 } } { "audio_core/audio_core_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/audio_core_0002.v" 264 0 0 } } { "audio_core.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core.v" 50 0 0 } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658069406 "|DE1_TOP|audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[1\] " "Synthesized away node \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_vc81.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/altsyncram_vc81.tdf" 67 2 0 } } { "db/a_dpfifo_qn31.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/a_dpfifo_qn31.tdf" 45 2 0 } } { "db/scfifo_7041.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/scfifo_7041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio_core/altera_up_sync_fifo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_sync_fifo.v" 157 0 0 } } { "audio_core/altera_up_audio_in_deserializer.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_audio_in_deserializer.v" 244 0 0 } } { "audio_core/audio_core_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/audio_core_0002.v" 264 0 0 } } { "audio_core.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core.v" 50 0 0 } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658069406 "|DE1_TOP|audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[2\] " "Synthesized away node \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_vc81.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/altsyncram_vc81.tdf" 97 2 0 } } { "db/a_dpfifo_qn31.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/a_dpfifo_qn31.tdf" 45 2 0 } } { "db/scfifo_7041.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/scfifo_7041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio_core/altera_up_sync_fifo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_sync_fifo.v" 157 0 0 } } { "audio_core/altera_up_audio_in_deserializer.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_audio_in_deserializer.v" 244 0 0 } } { "audio_core/audio_core_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/audio_core_0002.v" 264 0 0 } } { "audio_core.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core.v" 50 0 0 } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658069406 "|DE1_TOP|audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[3\] " "Synthesized away node \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_vc81.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/altsyncram_vc81.tdf" 127 2 0 } } { "db/a_dpfifo_qn31.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/a_dpfifo_qn31.tdf" 45 2 0 } } { "db/scfifo_7041.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/scfifo_7041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio_core/altera_up_sync_fifo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_sync_fifo.v" 157 0 0 } } { "audio_core/altera_up_audio_in_deserializer.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_audio_in_deserializer.v" 244 0 0 } } { "audio_core/audio_core_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/audio_core_0002.v" 264 0 0 } } { "audio_core.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core.v" 50 0 0 } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658069406 "|DE1_TOP|audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[4\] " "Synthesized away node \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_vc81.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/altsyncram_vc81.tdf" 157 2 0 } } { "db/a_dpfifo_qn31.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/a_dpfifo_qn31.tdf" 45 2 0 } } { "db/scfifo_7041.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/scfifo_7041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio_core/altera_up_sync_fifo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_sync_fifo.v" 157 0 0 } } { "audio_core/altera_up_audio_in_deserializer.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_audio_in_deserializer.v" 244 0 0 } } { "audio_core/audio_core_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/audio_core_0002.v" 264 0 0 } } { "audio_core.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core.v" 50 0 0 } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658069406 "|DE1_TOP|audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[5\] " "Synthesized away node \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_vc81.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/altsyncram_vc81.tdf" 187 2 0 } } { "db/a_dpfifo_qn31.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/a_dpfifo_qn31.tdf" 45 2 0 } } { "db/scfifo_7041.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/scfifo_7041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio_core/altera_up_sync_fifo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_sync_fifo.v" 157 0 0 } } { "audio_core/altera_up_audio_in_deserializer.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_audio_in_deserializer.v" 244 0 0 } } { "audio_core/audio_core_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/audio_core_0002.v" 264 0 0 } } { "audio_core.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core.v" 50 0 0 } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658069406 "|DE1_TOP|audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[6\] " "Synthesized away node \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_vc81.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/altsyncram_vc81.tdf" 217 2 0 } } { "db/a_dpfifo_qn31.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/a_dpfifo_qn31.tdf" 45 2 0 } } { "db/scfifo_7041.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/scfifo_7041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio_core/altera_up_sync_fifo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_sync_fifo.v" 157 0 0 } } { "audio_core/altera_up_audio_in_deserializer.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_audio_in_deserializer.v" 244 0 0 } } { "audio_core/audio_core_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/audio_core_0002.v" 264 0 0 } } { "audio_core.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core.v" 50 0 0 } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658069406 "|DE1_TOP|audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[7\] " "Synthesized away node \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_vc81.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/altsyncram_vc81.tdf" 247 2 0 } } { "db/a_dpfifo_qn31.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/a_dpfifo_qn31.tdf" 45 2 0 } } { "db/scfifo_7041.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/scfifo_7041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio_core/altera_up_sync_fifo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_sync_fifo.v" 157 0 0 } } { "audio_core/altera_up_audio_in_deserializer.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_audio_in_deserializer.v" 244 0 0 } } { "audio_core/audio_core_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/audio_core_0002.v" 264 0 0 } } { "audio_core.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core.v" 50 0 0 } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658069406 "|DE1_TOP|audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[8\] " "Synthesized away node \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_vc81.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/altsyncram_vc81.tdf" 277 2 0 } } { "db/a_dpfifo_qn31.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/a_dpfifo_qn31.tdf" 45 2 0 } } { "db/scfifo_7041.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/scfifo_7041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio_core/altera_up_sync_fifo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_sync_fifo.v" 157 0 0 } } { "audio_core/altera_up_audio_in_deserializer.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_audio_in_deserializer.v" 244 0 0 } } { "audio_core/audio_core_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/audio_core_0002.v" 264 0 0 } } { "audio_core.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core.v" 50 0 0 } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658069406 "|DE1_TOP|audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[9\] " "Synthesized away node \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_vc81.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/altsyncram_vc81.tdf" 307 2 0 } } { "db/a_dpfifo_qn31.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/a_dpfifo_qn31.tdf" 45 2 0 } } { "db/scfifo_7041.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/scfifo_7041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio_core/altera_up_sync_fifo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_sync_fifo.v" 157 0 0 } } { "audio_core/altera_up_audio_in_deserializer.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_audio_in_deserializer.v" 244 0 0 } } { "audio_core/audio_core_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/audio_core_0002.v" 264 0 0 } } { "audio_core.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core.v" 50 0 0 } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658069406 "|DE1_TOP|audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[10\] " "Synthesized away node \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_vc81.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/altsyncram_vc81.tdf" 337 2 0 } } { "db/a_dpfifo_qn31.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/a_dpfifo_qn31.tdf" 45 2 0 } } { "db/scfifo_7041.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/scfifo_7041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio_core/altera_up_sync_fifo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_sync_fifo.v" 157 0 0 } } { "audio_core/altera_up_audio_in_deserializer.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_audio_in_deserializer.v" 244 0 0 } } { "audio_core/audio_core_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/audio_core_0002.v" 264 0 0 } } { "audio_core.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core.v" 50 0 0 } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658069406 "|DE1_TOP|audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[11\] " "Synthesized away node \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_vc81.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/altsyncram_vc81.tdf" 367 2 0 } } { "db/a_dpfifo_qn31.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/a_dpfifo_qn31.tdf" 45 2 0 } } { "db/scfifo_7041.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/scfifo_7041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio_core/altera_up_sync_fifo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_sync_fifo.v" 157 0 0 } } { "audio_core/altera_up_audio_in_deserializer.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_audio_in_deserializer.v" 244 0 0 } } { "audio_core/audio_core_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/audio_core_0002.v" 264 0 0 } } { "audio_core.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core.v" 50 0 0 } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658069406 "|DE1_TOP|audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[12\] " "Synthesized away node \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_vc81.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/altsyncram_vc81.tdf" 397 2 0 } } { "db/a_dpfifo_qn31.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/a_dpfifo_qn31.tdf" 45 2 0 } } { "db/scfifo_7041.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/scfifo_7041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio_core/altera_up_sync_fifo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_sync_fifo.v" 157 0 0 } } { "audio_core/altera_up_audio_in_deserializer.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_audio_in_deserializer.v" 244 0 0 } } { "audio_core/audio_core_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/audio_core_0002.v" 264 0 0 } } { "audio_core.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core.v" 50 0 0 } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658069406 "|DE1_TOP|audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[13\] " "Synthesized away node \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_vc81.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/altsyncram_vc81.tdf" 427 2 0 } } { "db/a_dpfifo_qn31.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/a_dpfifo_qn31.tdf" 45 2 0 } } { "db/scfifo_7041.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/scfifo_7041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio_core/altera_up_sync_fifo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_sync_fifo.v" 157 0 0 } } { "audio_core/altera_up_audio_in_deserializer.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_audio_in_deserializer.v" 244 0 0 } } { "audio_core/audio_core_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/audio_core_0002.v" 264 0 0 } } { "audio_core.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core.v" 50 0 0 } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658069406 "|DE1_TOP|audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[14\] " "Synthesized away node \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_vc81.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/altsyncram_vc81.tdf" 457 2 0 } } { "db/a_dpfifo_qn31.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/a_dpfifo_qn31.tdf" 45 2 0 } } { "db/scfifo_7041.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/scfifo_7041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio_core/altera_up_sync_fifo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_sync_fifo.v" 157 0 0 } } { "audio_core/altera_up_audio_in_deserializer.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_audio_in_deserializer.v" 244 0 0 } } { "audio_core/audio_core_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/audio_core_0002.v" 264 0 0 } } { "audio_core.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core.v" 50 0 0 } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658069406 "|DE1_TOP|audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[15\] " "Synthesized away node \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_vc81.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/altsyncram_vc81.tdf" 487 2 0 } } { "db/a_dpfifo_qn31.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/a_dpfifo_qn31.tdf" 45 2 0 } } { "db/scfifo_7041.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/scfifo_7041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio_core/altera_up_sync_fifo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_sync_fifo.v" 157 0 0 } } { "audio_core/altera_up_audio_in_deserializer.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_audio_in_deserializer.v" 244 0 0 } } { "audio_core/audio_core_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/audio_core_0002.v" 264 0 0 } } { "audio_core.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core.v" 50 0 0 } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658069406 "|DE1_TOP|audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1528658069406 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_System\|_clk0 " "Synthesized away node \"audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_System\|_clk0\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "audio_clock_gen/audio_clock_gen_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen/audio_clock_gen_0002.v" 172 0 0 } } { "audio_clock_gen.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen.v" 26 0 0 } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 341 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658069406 "|DE1_TOP|audio_clock_gen:gen|audio_clock_gen_0002:audio_clock_gen_inst|altpll:DE_Clock_Generator_System|pll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1528658069406 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1528658069406 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1106 " "Ignored 1106 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1106 " "Ignored 1106 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1528658077090 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1528658077090 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[31\] " "Converted tri-state buffer \"fpu_datab\[31\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[30\] " "Converted tri-state buffer \"fpu_datab\[30\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[29\] " "Converted tri-state buffer \"fpu_datab\[29\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[28\] " "Converted tri-state buffer \"fpu_datab\[28\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[27\] " "Converted tri-state buffer \"fpu_datab\[27\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[26\] " "Converted tri-state buffer \"fpu_datab\[26\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[25\] " "Converted tri-state buffer \"fpu_datab\[25\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[24\] " "Converted tri-state buffer \"fpu_datab\[24\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[23\] " "Converted tri-state buffer \"fpu_datab\[23\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[22\] " "Converted tri-state buffer \"fpu_datab\[22\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[21\] " "Converted tri-state buffer \"fpu_datab\[21\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[20\] " "Converted tri-state buffer \"fpu_datab\[20\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[19\] " "Converted tri-state buffer \"fpu_datab\[19\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[18\] " "Converted tri-state buffer \"fpu_datab\[18\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[17\] " "Converted tri-state buffer \"fpu_datab\[17\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[16\] " "Converted tri-state buffer \"fpu_datab\[16\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[15\] " "Converted tri-state buffer \"fpu_datab\[15\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[14\] " "Converted tri-state buffer \"fpu_datab\[14\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[13\] " "Converted tri-state buffer \"fpu_datab\[13\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[12\] " "Converted tri-state buffer \"fpu_datab\[12\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[11\] " "Converted tri-state buffer \"fpu_datab\[11\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[10\] " "Converted tri-state buffer \"fpu_datab\[10\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[9\] " "Converted tri-state buffer \"fpu_datab\[9\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[8\] " "Converted tri-state buffer \"fpu_datab\[8\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[7\] " "Converted tri-state buffer \"fpu_datab\[7\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[6\] " "Converted tri-state buffer \"fpu_datab\[6\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[5\] " "Converted tri-state buffer \"fpu_datab\[5\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[4\] " "Converted tri-state buffer \"fpu_datab\[4\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[3\] " "Converted tri-state buffer \"fpu_datab\[3\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[2\] " "Converted tri-state buffer \"fpu_datab\[2\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[1\] " "Converted tri-state buffer \"fpu_datab\[1\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_datab\[0\] " "Converted tri-state buffer \"fpu_datab\[0\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 231 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_operation\[2\] " "Converted tri-state buffer \"fpu_operation\[2\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 232 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_operation\[1\] " "Converted tri-state buffer \"fpu_operation\[1\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 232 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_operation\[0\] " "Converted tri-state buffer \"fpu_operation\[0\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 232 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_clk_en " "Converted tri-state buffer \"fpu_clk_en\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 233 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[0\] " "Converted tri-state buffer \"fpu_dataa\[0\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[1\] " "Converted tri-state buffer \"fpu_dataa\[1\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[2\] " "Converted tri-state buffer \"fpu_dataa\[2\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[3\] " "Converted tri-state buffer \"fpu_dataa\[3\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[4\] " "Converted tri-state buffer \"fpu_dataa\[4\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[5\] " "Converted tri-state buffer \"fpu_dataa\[5\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[6\] " "Converted tri-state buffer \"fpu_dataa\[6\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[7\] " "Converted tri-state buffer \"fpu_dataa\[7\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[8\] " "Converted tri-state buffer \"fpu_dataa\[8\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[9\] " "Converted tri-state buffer \"fpu_dataa\[9\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[10\] " "Converted tri-state buffer \"fpu_dataa\[10\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[11\] " "Converted tri-state buffer \"fpu_dataa\[11\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[12\] " "Converted tri-state buffer \"fpu_dataa\[12\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[13\] " "Converted tri-state buffer \"fpu_dataa\[13\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[14\] " "Converted tri-state buffer \"fpu_dataa\[14\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[15\] " "Converted tri-state buffer \"fpu_dataa\[15\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[16\] " "Converted tri-state buffer \"fpu_dataa\[16\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[17\] " "Converted tri-state buffer \"fpu_dataa\[17\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[18\] " "Converted tri-state buffer \"fpu_dataa\[18\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[19\] " "Converted tri-state buffer \"fpu_dataa\[19\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[20\] " "Converted tri-state buffer \"fpu_dataa\[20\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[21\] " "Converted tri-state buffer \"fpu_dataa\[21\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[22\] " "Converted tri-state buffer \"fpu_dataa\[22\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[23\] " "Converted tri-state buffer \"fpu_dataa\[23\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[24\] " "Converted tri-state buffer \"fpu_dataa\[24\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[25\] " "Converted tri-state buffer \"fpu_dataa\[25\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[26\] " "Converted tri-state buffer \"fpu_dataa\[26\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[27\] " "Converted tri-state buffer \"fpu_dataa\[27\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[28\] " "Converted tri-state buffer \"fpu_dataa\[28\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[29\] " "Converted tri-state buffer \"fpu_dataa\[29\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[30\] " "Converted tri-state buffer \"fpu_dataa\[30\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fpu_dataa\[31\] " "Converted tri-state buffer \"fpu_dataa\[31\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 230 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_clk_en_value " "Converted tri-state buffer \"sinus_clk_en_value\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 247 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[0\] " "Converted tri-state buffer \"sinus_data_value\[0\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[1\] " "Converted tri-state buffer \"sinus_data_value\[1\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[2\] " "Converted tri-state buffer \"sinus_data_value\[2\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[3\] " "Converted tri-state buffer \"sinus_data_value\[3\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[4\] " "Converted tri-state buffer \"sinus_data_value\[4\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[5\] " "Converted tri-state buffer \"sinus_data_value\[5\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[6\] " "Converted tri-state buffer \"sinus_data_value\[6\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[7\] " "Converted tri-state buffer \"sinus_data_value\[7\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[8\] " "Converted tri-state buffer \"sinus_data_value\[8\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[9\] " "Converted tri-state buffer \"sinus_data_value\[9\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[10\] " "Converted tri-state buffer \"sinus_data_value\[10\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[11\] " "Converted tri-state buffer \"sinus_data_value\[11\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[12\] " "Converted tri-state buffer \"sinus_data_value\[12\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[13\] " "Converted tri-state buffer \"sinus_data_value\[13\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[14\] " "Converted tri-state buffer \"sinus_data_value\[14\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[15\] " "Converted tri-state buffer \"sinus_data_value\[15\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[16\] " "Converted tri-state buffer \"sinus_data_value\[16\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[17\] " "Converted tri-state buffer \"sinus_data_value\[17\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[18\] " "Converted tri-state buffer \"sinus_data_value\[18\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[19\] " "Converted tri-state buffer \"sinus_data_value\[19\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[20\] " "Converted tri-state buffer \"sinus_data_value\[20\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[21\] " "Converted tri-state buffer \"sinus_data_value\[21\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[22\] " "Converted tri-state buffer \"sinus_data_value\[22\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[23\] " "Converted tri-state buffer \"sinus_data_value\[23\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[24\] " "Converted tri-state buffer \"sinus_data_value\[24\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[25\] " "Converted tri-state buffer \"sinus_data_value\[25\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[26\] " "Converted tri-state buffer \"sinus_data_value\[26\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[27\] " "Converted tri-state buffer \"sinus_data_value\[27\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[28\] " "Converted tri-state buffer \"sinus_data_value\[28\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[29\] " "Converted tri-state buffer \"sinus_data_value\[29\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[30\] " "Converted tri-state buffer \"sinus_data_value\[30\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sinus_data_value\[31\] " "Converted tri-state buffer \"sinus_data_value\[31\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 248 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_data_in\[0\] " "Converted tri-state buffer \"sram_data_in\[0\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 260 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_data_in\[1\] " "Converted tri-state buffer \"sram_data_in\[1\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 260 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_data_in\[2\] " "Converted tri-state buffer \"sram_data_in\[2\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 260 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_data_in\[3\] " "Converted tri-state buffer \"sram_data_in\[3\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 260 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_data_in\[4\] " "Converted tri-state buffer \"sram_data_in\[4\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 260 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_data_in\[5\] " "Converted tri-state buffer \"sram_data_in\[5\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 260 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_data_in\[6\] " "Converted tri-state buffer \"sram_data_in\[6\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 260 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_data_in\[7\] " "Converted tri-state buffer \"sram_data_in\[7\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 260 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_data_in\[8\] " "Converted tri-state buffer \"sram_data_in\[8\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 260 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_data_in\[9\] " "Converted tri-state buffer \"sram_data_in\[9\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 260 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_data_in\[10\] " "Converted tri-state buffer \"sram_data_in\[10\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 260 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_data_in\[11\] " "Converted tri-state buffer \"sram_data_in\[11\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 260 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_data_in\[12\] " "Converted tri-state buffer \"sram_data_in\[12\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 260 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_data_in\[13\] " "Converted tri-state buffer \"sram_data_in\[13\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 260 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_data_in\[14\] " "Converted tri-state buffer \"sram_data_in\[14\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 260 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram_data_in\[15\] " "Converted tri-state buffer \"sram_data_in\[15\]\" feeding internal logic into a wire" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 260 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528658077237 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1528658077237 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "noise_filter:nf\|fifo " "RAM logic \"noise_filter:nf\|fifo\" is uninferred due to asynchronous read logic" {  } { { "noise_fitler.v" "fifo" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/noise_fitler.v" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1528658088030 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "chorus:ch\|delays " "RAM logic \"chorus:ch\|delays\" is uninferred due to inappropriate RAM size" {  } { { "chorus.v" "delays" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/chorus.v" 45 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1528658088030 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "vibrato:vib\|modfreqs " "RAM logic \"vibrato:vib\|modfreqs\" is uninferred due to inappropriate RAM size" {  } { { "vibrato.v" "modfreqs" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/vibrato.v" 96 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1528658088030 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1528658088030 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 5 G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/DE1_TOP.ram0_vibrato_e251f914.hdl.mif " "Memory depth (8) in the design file differs from memory depth (5) in the Memory Initialization File \"G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/DE1_TOP.ram0_vibrato_e251f914.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1528658088065 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|input_delay_ff_2_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|input_delay_ff_2_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1528658119402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 33 " "Parameter TAP_DISTANCE set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1528658119402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1528658119402 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658119402 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|signcalcff_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|signcalcff_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1528658119402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 24 " "Parameter TAP_DISTANCE set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1528658119402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1528658119402 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658119402 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|basefractionff_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|basefractionff_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1528658119402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Parameter TAP_DISTANCE set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1528658119402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 34 " "Parameter WIDTH set to 34" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1528658119402 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658119402 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1528658119402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1528658119402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1528658119402 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658119402 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|cdaff_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|cdaff_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1528658119402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1528658119402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 52 " "Parameter WIDTH set to 52" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1528658119402 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658119402 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1528658119402 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "vibrato:vib\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vibrato:vib\|Mult1\"" {  } { { "vibrato.v" "Mult1" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/vibrato.v" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658119418 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vibrato:vib\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vibrato:vib\|Div1\"" {  } { { "vibrato.v" "Div1" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/vibrato.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658119418 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vibrato:vib\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vibrato:vib\|Mult0\"" {  } { { "vibrato.v" "Mult0" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/vibrato.v" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658119418 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vibrato:vib\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vibrato:vib\|Div0\"" {  } { { "vibrato.v" "Div0" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/vibrato.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658119418 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1528658119418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|altshift_taps:input_delay_ff_2_rtl_0 " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|altshift_taps:input_delay_ff_2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658119449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|altshift_taps:input_delay_ff_2_rtl_0 " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|altshift_taps:input_delay_ff_2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658119449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 33 " "Parameter \"TAP_DISTANCE\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658119449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658119449 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658119449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_okm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_okm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_okm " "Found entity 1: shift_taps_okm" {  } { { "db/shift_taps_okm.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/shift_taps_okm.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658119496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658119496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kc81 " "Found entity 1: altsyncram_kc81" {  } { { "db/altsyncram_kc81.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/altsyncram_kc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658119543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658119543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8mf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8mf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8mf " "Found entity 1: cntr_8mf" {  } { { "db/cntr_8mf.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/cntr_8mf.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658119591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658119591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658119628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658119628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|altshift_taps:signcalcff_rtl_0 " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|altshift_taps:signcalcff_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658119648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|altshift_taps:signcalcff_rtl_0 " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|altshift_taps:signcalcff_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658119648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 24 " "Parameter \"TAP_DISTANCE\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658119648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658119648 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658119648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_5jm " "Found entity 1: shift_taps_5jm" {  } { { "db/shift_taps_5jm.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/shift_taps_5jm.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658119689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658119689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e981.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e981.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e981 " "Found entity 1: altsyncram_e981" {  } { { "db/altsyncram_e981.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/altsyncram_e981.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658119732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658119732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9mf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9mf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9mf " "Found entity 1: cntr_9mf" {  } { { "db/cntr_9mf.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/cntr_9mf.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658119776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658119776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|altshift_taps:basefractionff_rtl_0 " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|altshift_taps:basefractionff_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658119796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|altshift_taps:basefractionff_rtl_0 " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|altshift_taps:basefractionff_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658119796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 7 " "Parameter \"TAP_DISTANCE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658119796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 34 " "Parameter \"WIDTH\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658119796 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658119796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_bjm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_bjm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_bjm " "Found entity 1: shift_taps_bjm" {  } { { "db/shift_taps_bjm.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/shift_taps_bjm.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658119836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658119836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m981.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m981.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m981 " "Found entity 1: altsyncram_m981" {  } { { "db/altsyncram_m981.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/altsyncram_m981.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658119884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658119884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nkf " "Found entity 1: cntr_nkf" {  } { { "db/cntr_nkf.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/cntr_nkf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658119928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658119928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7cc " "Found entity 1: cmpr_7cc" {  } { { "db/cmpr_7cc.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/cmpr_7cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658119958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658119958 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658119985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Instantiated megafunction \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658119985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658119985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658119985 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658119985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_3jm " "Found entity 1: shift_taps_3jm" {  } { { "db/shift_taps_3jm.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/shift_taps_3jm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658120025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658120025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9g31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9g31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9g31 " "Found entity 1: altsyncram_9g31" {  } { { "db/altsyncram_9g31.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/altsyncram_9g31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658120069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658120069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gvd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gvd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gvd " "Found entity 1: add_sub_gvd" {  } { { "db/add_sub_gvd.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_gvd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658120111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658120111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kkf " "Found entity 1: cntr_kkf" {  } { { "db/cntr_kkf.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/cntr_kkf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658120154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658120154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6cc " "Found entity 1: cmpr_6cc" {  } { { "db/cmpr_6cc.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/cmpr_6cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658120196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658120196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|altshift_taps:cdaff_0_rtl_0 " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|altshift_taps:cdaff_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658120246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|altshift_taps:cdaff_0_rtl_0 " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|altshift_taps:cdaff_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658120246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658120246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 52 " "Parameter \"WIDTH\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658120246 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658120246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_7jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_7jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_7jm " "Found entity 1: shift_taps_7jm" {  } { { "db/shift_taps_7jm.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/shift_taps_7jm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658120307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658120307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hg31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hg31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hg31 " "Found entity 1: altsyncram_hg31" {  } { { "db/altsyncram_hg31.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/altsyncram_hg31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658120360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658120360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vibrato:vib\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vibrato:vib\|lpm_mult:Mult1\"" {  } { { "vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/vibrato.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658120378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vibrato:vib\|lpm_mult:Mult1 " "Instantiated megafunction \"vibrato:vib\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658120378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658120378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658120378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658120378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658120378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658120378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658120378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658120378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658120378 ""}  } { { "vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/vibrato.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658120378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_dct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_dct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_dct " "Found entity 1: mult_dct" {  } { { "db/mult_dct.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/mult_dct.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658120418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658120418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vibrato:vib\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"vibrato:vib\|lpm_divide:Div1\"" {  } { { "vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/vibrato.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658120435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vibrato:vib\|lpm_divide:Div1 " "Instantiated megafunction \"vibrato:vib\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658120435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658120435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658120435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658120435 ""}  } { { "vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/vibrato.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658120435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rfm " "Found entity 1: lpm_divide_rfm" {  } { { "db/lpm_divide_rfm.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/lpm_divide_rfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658120482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658120482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658120482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658120482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c5f " "Found entity 1: alt_u_div_c5f" {  } { { "db/alt_u_div_c5f.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/alt_u_div_c5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658120536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658120536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658120590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658120590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528658120632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528658120632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vibrato:vib\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vibrato:vib\|lpm_mult:Mult0\"" {  } { { "vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/vibrato.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658120641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vibrato:vib\|lpm_mult:Mult0 " "Instantiated megafunction \"vibrato:vib\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658120641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658120641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658120641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658120641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658120641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658120641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658120641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658120641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658120641 ""}  } { { "vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/vibrato.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528658120641 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1528658122302 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1528658122574 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1528658122574 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "Bidir \"SD_DAT3\" has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 177 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1528658122663 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 178 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1528658122663 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1528658122663 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[0\] SRAM_DQ\[0\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[0\]\" to the node \"SRAM_DQ\[0\]\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 168 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658122787 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[1\] SRAM_DQ\[1\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[1\]\" to the node \"SRAM_DQ\[1\]\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 168 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658122787 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[2\] SRAM_DQ\[2\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[2\]\" to the node \"SRAM_DQ\[2\]\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 168 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658122787 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[3\] SRAM_DQ\[3\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[3\]\" to the node \"SRAM_DQ\[3\]\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 168 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658122787 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[4\] SRAM_DQ\[4\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[4\]\" to the node \"SRAM_DQ\[4\]\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 168 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658122787 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[5\] SRAM_DQ\[5\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[5\]\" to the node \"SRAM_DQ\[5\]\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 168 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658122787 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[6\] SRAM_DQ\[6\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[6\]\" to the node \"SRAM_DQ\[6\]\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 168 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658122787 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[7\] SRAM_DQ\[7\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[7\]\" to the node \"SRAM_DQ\[7\]\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 168 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658122787 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[8\] SRAM_DQ\[8\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[8\]\" to the node \"SRAM_DQ\[8\]\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 168 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658122787 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[9\] SRAM_DQ\[9\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[9\]\" to the node \"SRAM_DQ\[9\]\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 168 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658122787 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[10\] SRAM_DQ\[10\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[10\]\" to the node \"SRAM_DQ\[10\]\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 168 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658122787 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[11\] SRAM_DQ\[11\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[11\]\" to the node \"SRAM_DQ\[11\]\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 168 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658122787 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[12\] SRAM_DQ\[12\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[12\]\" to the node \"SRAM_DQ\[12\]\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 168 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658122787 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[13\] SRAM_DQ\[13\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[13\]\" to the node \"SRAM_DQ\[13\]\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 168 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658122787 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[14\] SRAM_DQ\[14\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[14\]\" to the node \"SRAM_DQ\[14\]\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 168 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658122787 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[15\] SRAM_DQ\[15\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[15\]\" to the node \"SRAM_DQ\[15\]\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 168 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658122787 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "I2C_SDAT I2C_SDAT " "Removed fan-out from the always-disabled I/O buffer \"I2C_SDAT\" to the node \"I2C_SDAT\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 181 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528658122787 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1528658122787 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 159 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|TDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528658133757 "|DE1_TOP|VGA_B[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1528658133757 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "55 " "55 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1528658143528 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.map.smsg " "Generated suppressed messages file G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1528658144814 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Quartus II" 0 -1 1528658145216 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1528658145712 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658145712 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[0\] " "No output dependent on input pin \"CLOCK_24\[0\]\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658146747 "|DE1_TOP|CLOCK_24[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[1\] " "No output dependent on input pin \"CLOCK_24\[1\]\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658146747 "|DE1_TOP|CLOCK_24[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658146747 "|DE1_TOP|CLOCK_27[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658146747 "|DE1_TOP|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 133 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658146747 "|DE1_TOP|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 133 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658146747 "|DE1_TOP|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 135 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658146747 "|DE1_TOP|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 135 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658146747 "|DE1_TOP|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658146747 "|DE1_TOP|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 187 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658146747 "|DE1_TOP|TDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "No output dependent on input pin \"TCK\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658146747 "|DE1_TOP|TCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "No output dependent on input pin \"TCS\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 189 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658146747 "|DE1_TOP|TCS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658146747 "|DE1_TOP|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528658146747 "|DE1_TOP|PS2_CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1528658146747 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15172 " "Implemented 15172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1528658146747 ""} { "Info" "ICUT_CUT_TM_OPINS" "137 " "Implemented 137 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1528658146747 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "119 " "Implemented 119 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1528658146747 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14662 " "Implemented 14662 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1528658146747 ""} { "Info" "ICUT_CUT_TM_RAMS" "180 " "Implemented 180 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1528658146747 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1528658146747 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "46 " "Implemented 46 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1528658146747 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1528658146747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 397 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 397 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "856 " "Peak virtual memory: 856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528658146890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 10 21:15:46 2018 " "Processing ended: Sun Jun 10 21:15:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528658146890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:32 " "Elapsed time: 00:01:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528658146890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:32 " "Total CPU time (on all processors): 00:01:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528658146890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528658146890 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528658148024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528658148026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 10 21:15:47 2018 " "Processing started: Sun Jun 10 21:15:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528658148026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1528658148026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_TOP -c DE1_TOP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_TOP -c DE1_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1528658148026 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1528658148089 ""}
{ "Info" "0" "" "Project  = DE1_TOP" {  } {  } 0 0 "Project  = DE1_TOP" 0 0 "Fitter" 0 0 1528658148090 ""}
{ "Info" "0" "" "Revision = DE1_TOP" {  } {  } 0 0 "Revision = DE1_TOP" 0 0 "Fitter" 0 0 1528658148090 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Fitter" 0 -1 1528658148682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1528658148735 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_TOP EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"DE1_TOP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1528658148848 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528658148871 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528658148871 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_Audio\|pll clock1 " "Compensate clock of PLL \"audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_Audio\|pll\" has been set to clock1" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 2940 9224 9983 0}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1528658148897 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_Audio\|pll Cyclone II PLL " "Implemented PLL \"audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_Audio\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_Audio\|_clk1 14 31 0 0 " "Implementing clock multiplication of 14, clock division of 31, and phase shift of 0 degrees (0 ps) for audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_Audio\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 2941 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1528658148901 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 2940 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1528658148901 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1528658149114 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1528658149125 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1528658149488 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1528658149488 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1528658149488 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1528658149488 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 30460 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1528658149488 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 30461 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1528658149488 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 30462 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1528658149488 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1528658149488 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1528658149535 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 283 " "No exact pin location assignment(s) for 4 pins of 283 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_DAT3 " "Pin SD_DAT3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SD_DAT3 } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 177 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 790 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528658149786 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_CMD " "Pin SD_CMD not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 178 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 791 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528658149786 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_DAT " "Pin SD_DAT not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SD_DAT } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 176 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 766 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528658149786 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_CLK " "Pin SD_CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SD_CLK } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 179 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 792 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528658149786 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1528658149786 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE1_TOP.sdc " "Synopsys Design Constraints File file not found: 'DE1_TOP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1528658150695 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1528658150695 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1528658150738 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1528658150878 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_Audio\|_clk1 (placed in counter C0 of PLL_3) " "Automatically promoted node audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_Audio\|_clk1 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528658151685 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_clock_gen:gen|audio_clock_gen_0002:audio_clock_gen_inst|altpll:DE_Clock_Generator_Audio|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 2940 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528658151685 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528658151685 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 767 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528658151685 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1528658152737 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1528658152753 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1528658152753 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528658152784 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528658152800 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1528658152816 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1528658153313 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "310 Embedded multiplier block " "Packed 310 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1528658153333 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "188 " "Created 188 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1528658153333 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1528658153333 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 0 1 3 " "Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 3 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1528658153368 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1528658153368 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1528658153368 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 40 1 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1528658153368 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 32 1 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1528658153368 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 28 15 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 28 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1528658153368 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 38 2 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 38 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1528658153368 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 36 3 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1528658153368 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 31 5 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1528658153368 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 36 4 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1528658153368 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 41 2 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 41 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1528658153368 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1528658153368 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1528658153368 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_Audio\|pll compensate_clock 1 " "PLL \"audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_Audio\|pll\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[1\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "audio_clock_gen/audio_clock_gen_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen/audio_clock_gen_0002.v" 270 0 0 } } { "audio_clock_gen.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen.v" 26 0 0 } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 341 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1528658153455 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_Audio\|pll clk\[1\] AUD_XCK " "PLL \"audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_Audio\|pll\" output port clk\[1\] feeds output pin \"AUD_XCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "audio_clock_gen/audio_clock_gen_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen/audio_clock_gen_0002.v" 270 0 0 } } { "audio_clock_gen.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen.v" 26 0 0 } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 341 0 0 } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 203 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1528658153456 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528658153586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1528658154923 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528658158340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1528658158417 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1528658184328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:26 " "Fitter placement operations ending: elapsed time is 00:00:26" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528658184328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1528658185882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "19 " "Router estimated average interconnect usage is 19% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X12_Y0 X24_Y13 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } { { "loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} 12 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1528658193696 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1528658193696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528658197976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1528658197982 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1528658197982 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "13.58 " "Total time spent on timing analysis during the Fitter is 13.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1528658198314 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528658198337 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "256 " "Found 256 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT 0 " "Pin \"SD_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CLK 0 " "Pin \"SD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TDO 0 " "Pin \"TDO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528658198587 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1528658198587 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528658199788 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528658200511 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528658201958 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528658202586 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1528658202766 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "102 " "Following 102 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Pin SD_DAT3 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SD_DAT3 } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 177 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 790 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 178 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 791 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 618 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 619 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 620 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 621 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 622 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 623 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 624 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 625 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 626 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 627 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 628 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 629 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 630 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 631 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 632 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 633 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 161 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 610 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 161 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 611 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 161 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 612 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 161 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 613 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 161 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 614 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 161 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 615 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 161 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 616 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 161 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 617 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Pin SD_DAT has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SD_DAT } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 176 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 766 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 198 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 764 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 200 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 763 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 762 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 558 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 559 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 560 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 561 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 562 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 563 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 564 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 565 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 566 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 567 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 568 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 569 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 570 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 571 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 572 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 573 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 574 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 575 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 576 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 577 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 578 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 579 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 580 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 581 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 582 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 583 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 584 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 585 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 586 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 587 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 588 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 589 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 590 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 591 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[34] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 592 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_0[35] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 205 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 593 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 522 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 523 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 524 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 525 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 526 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 527 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 528 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 529 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 530 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 531 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 532 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 533 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 534 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 535 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 536 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 537 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 538 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 539 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 540 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 541 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 542 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 543 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 544 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 545 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 546 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 547 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 548 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 549 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 550 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 551 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 552 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 553 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 554 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 555 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 556 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 206 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Projects/FPGAGuitarProcessor/DE1_TOP/" { { 0 { 0 ""} 0 557 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1528658202963 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1528658202963 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1528658202971 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.fit.smsg " "Generated suppressed messages file G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1528658203984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "723 " "Peak virtual memory: 723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528658206181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 10 21:16:46 2018 " "Processing ended: Sun Jun 10 21:16:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528658206181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528658206181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:50 " "Total CPU time (on all processors): 00:01:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528658206181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1528658206181 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1528658207166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528658207166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 10 21:16:47 2018 " "Processing started: Sun Jun 10 21:16:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528658207166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1528658207166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE1_TOP -c DE1_TOP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_TOP -c DE1_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1528658207166 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Assembler" 0 -1 1528658207376 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1528658208462 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1528658208515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "420 " "Peak virtual memory: 420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528658208989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 10 21:16:48 2018 " "Processing ended: Sun Jun 10 21:16:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528658208989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528658208989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528658208989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1528658208989 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1528658209725 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1528658210127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528658210128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 10 21:16:49 2018 " "Processing started: Sun Jun 10 21:16:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528658210128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528658210128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_TOP -c DE1_TOP " "Command: quartus_sta DE1_TOP -c DE1_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528658210128 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1528658210199 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Quartus II" 0 -1 1528658210393 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1528658210724 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1528658210764 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1528658210764 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE1_TOP.sdc " "Synopsys Design Constraints File file not found: 'DE1_TOP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1528658211588 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1528658211589 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 37.037 -waveform \{0.000 18.518\} -name CLOCK_27\[0\] CLOCK_27\[0\] " "create_clock -period 37.037 -waveform \{0.000 18.518\} -name CLOCK_27\[0\] CLOCK_27\[0\]" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1528658211640 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{gen\|audio_clock_gen_inst\|DE_Clock_Generator_Audio\|pll\|inclk\[0\]\} -divide_by 31 -multiply_by 14 -duty_cycle 50.00 -name \{gen\|audio_clock_gen_inst\|DE_Clock_Generator_Audio\|pll\|clk\[1\]\} \{gen\|audio_clock_gen_inst\|DE_Clock_Generator_Audio\|pll\|clk\[1\]\} " "create_generated_clock -source \{gen\|audio_clock_gen_inst\|DE_Clock_Generator_Audio\|pll\|inclk\[0\]\} -divide_by 31 -multiply_by 14 -duty_cycle 50.00 -name \{gen\|audio_clock_gen_inst\|DE_Clock_Generator_Audio\|pll\|clk\[1\]\} \{gen\|audio_clock_gen_inst\|DE_Clock_Generator_Audio\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1528658211640 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1528658211640 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1528658211640 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1528658211645 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[3\] KEY\[3\] " "create_clock -period 1.000 -name KEY\[3\] KEY\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1528658211645 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1528658211645 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1528658211724 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1528658211745 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1528658211893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -85.269 " "Worst-case setup slack is -85.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528658211898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528658211898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -85.269    -81412.658 CLOCK_50  " "  -85.269    -81412.658 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528658211898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.536        -1.582 KEY\[3\]  " "   -0.536        -1.582 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528658211898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528658211898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528658211947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528658211947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 CLOCK_50  " "    0.445         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528658211947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 KEY\[3\]  " "    0.445         0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528658211947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528658211947 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1528658211952 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1528658211960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528658211968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528658211968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064    -13617.319 CLOCK_50  " "   -2.064    -13617.319 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528658211968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469        -6.357 KEY\[3\]  " "   -1.469        -6.357 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528658211968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.518         0.000 CLOCK_27\[0\]  " "   18.518         0.000 CLOCK_27\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528658211968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528658211968 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1528658212646 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1528658212648 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1528658213032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -30.312 " "Worst-case setup slack is -30.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528658213038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528658213038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.312    -27657.242 CLOCK_50  " "  -30.312    -27657.242 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528658213038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 KEY\[3\]  " "    0.402         0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528658213038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528658213038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528658213088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528658213088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLOCK_50  " "    0.215         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528658213088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 KEY\[3\]  " "    0.215         0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528658213088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528658213088 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1528658213095 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1528658213102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528658213114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528658213114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627    -11140.806 CLOCK_50  " "   -1.627    -11140.806 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528658213114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -5.222 KEY\[3\]  " "   -1.222        -5.222 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528658213114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.518         0.000 CLOCK_27\[0\]  " "   18.518         0.000 CLOCK_27\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528658213114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528658213114 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1528658213716 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1528658214241 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1528658214252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "525 " "Peak virtual memory: 525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528658214559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 10 21:16:54 2018 " "Processing ended: Sun Jun 10 21:16:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528658214559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528658214559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528658214559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528658214559 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 412 s " "Quartus II Full Compilation was successful. 0 errors, 412 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528658215310 ""}
