{"vcs1":{"timestamp_begin":1750888979.849545115, "rt":0.27, "ut":0.15, "st":0.06}}
{"vcselab":{"timestamp_begin":1750888980.193386751, "rt":0.21, "ut":0.13, "st":0.05}}
{"link":{"timestamp_begin":1750888980.457028222, "rt":0.09, "ut":0.04, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750888979.531532335}
{"VCS_COMP_START_TIME": 1750888979.531532335}
{"VCS_COMP_END_TIME": 1750888980.791276597}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/100ps"}
{"vcs1": {"peak_mem": 2427565}}
{"stitch_vcselab": {"peak_mem": 2427605}}
