ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.RadioOnDioIrq,"ax",%progbits
  16              		.align	1
  17              		.global	RadioOnDioIrq
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	RadioOnDioIrq:
  25              	.LVL0:
  26              	.LFB1166:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.</center></h2>
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****  * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****  * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****  *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****  *
  17:Core/Src/main.c ****  ******************************************************************************
  18:Core/Src/main.c ****  */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "subghz.h"
  23:Core/Src/main.c **** #include "usart.h"
  24:Core/Src/main.c **** #include "gpio.h"
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  27:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* USER CODE END Includes */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 2


  32:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** typedef enum
  35:Core/Src/main.c **** {
  36:Core/Src/main.c **** 	SSTATE_NULL,
  37:Core/Src/main.c **** 	SSTATE_RX,
  38:Core/Src/main.c **** 	SSTATE_TX
  39:Core/Src/main.c **** } substate_e;
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** typedef struct
  42:Core/Src/main.c **** {
  43:Core/Src/main.c **** 	substate_e subState;
  44:Core/Src/main.c **** 	uint32_t rxTimeout;
  45:Core/Src/main.c **** 	uint32_t rxMargin;
  46:Core/Src/main.c **** 	uint32_t randomDelay;
  47:Core/Src/main.c **** 	char rxBuffer[RX_BUFFER_SIZE];
  48:Core/Src/main.c **** 	uint8_t rxSize;
  49:Core/Src/main.c **** } pingPongFSM_t;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** typedef struct
  52:Core/Src/main.c **** {
  53:Core/Src/main.c **** 	uint8_t id;
  54:Core/Src/main.c **** 	uint8_t payload;
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** }packet_t;
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END PTD */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  61:Core/Src/main.c **** /* USER CODE BEGIN PD */
  62:Core/Src/main.c **** /* USER CODE END PD */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  65:Core/Src/main.c **** /* USER CODE BEGIN PM */
  66:Core/Src/main.c **** #define RF_FREQUENCY                                915000000 /* Hz */
  67:Core/Src/main.c **** #define TX_OUTPUT_POWER                             14        /* dBm */
  68:Core/Src/main.c **** #define LORA_BANDWIDTH                              0         /* Hz */
  69:Core/Src/main.c **** #define LORA_SPREADING_FACTOR                       7
  70:Core/Src/main.c **** #define LORA_CODINGRATE                             1
  71:Core/Src/main.c **** #define LORA_PREAMBLE_LENGTH                        8         /* Same for Tx and Rx */
  72:Core/Src/main.c **** #define LORA_SYMBOL_TIMEOUT                         5         /* Symbols */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** #define MASTER_ID									0xE7
  75:Core/Src/main.c **** #define SLAVE_ID									0xB3
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** /* USER CODE END PM */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** /* USER CODE BEGIN PV */
  82:Core/Src/main.c **** void (*volatile eventReceptor)(pingPongFSM_t *const fsm);
  83:Core/Src/main.c **** PacketParams_t packetParams;  // TODO: this is lazy
  84:Core/Src/main.c **** packet_t packet;
  85:Core/Src/main.c **** 
  86:Core/Src/main.c **** volatile uint16_t systickCounter = 0;
  87:Core/Src/main.c **** 
  88:Core/Src/main.c **** extern const RadioLoRaBandwidths_t Bandwidths[];// = { LORA_BW_125, LORA_BW_250, LORA_BW_500 };
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 3


  89:Core/Src/main.c **** /* USER CODE END PV */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  92:Core/Src/main.c **** void SystemClock_Config(void);
  93:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  94:Core/Src/main.c **** void radioInit(void);
  95:Core/Src/main.c **** void RadioOnDioIrq(RadioIrqMasks_t radioIrq);
  96:Core/Src/main.c **** void eventTxDone(pingPongFSM_t *const fsm);
  97:Core/Src/main.c **** void eventRxDone(pingPongFSM_t *const fsm);
  98:Core/Src/main.c **** void eventTxTimeout(pingPongFSM_t *const fsm);
  99:Core/Src/main.c **** void eventRxTimeout(pingPongFSM_t *const fsm);
 100:Core/Src/main.c **** void eventRxError(pingPongFSM_t *const fsm);
 101:Core/Src/main.c **** void enterMasterRx(pingPongFSM_t *const fsm);
 102:Core/Src/main.c **** void enterMasterTx(pingPongFSM_t *const fsm);
 103:Core/Src/main.c **** void transitionRxDone(pingPongFSM_t *const fsm);
 104:Core/Src/main.c **** /* USER CODE END PFP */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 107:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c **** /* USER CODE END 0 */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c **** /**
 112:Core/Src/main.c ****  * @brief  The application entry point.
 113:Core/Src/main.c ****  * @retval int
 114:Core/Src/main.c ****  */
 115:Core/Src/main.c **** int main(void)
 116:Core/Src/main.c **** {
 117:Core/Src/main.c **** 	/* USER CODE BEGIN 1 */
 118:Core/Src/main.c **** 
 119:Core/Src/main.c **** 	pingPongFSM_t fsm;
 120:Core/Src/main.c **** 
 121:Core/Src/main.c **** 	/* USER CODE END 1 */
 122:Core/Src/main.c **** 
 123:Core/Src/main.c **** 	/* MCU Configuration--------------------------------------------------------*/
 124:Core/Src/main.c **** 
 125:Core/Src/main.c **** 	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 126:Core/Src/main.c **** 	HAL_Init();
 127:Core/Src/main.c **** 
 128:Core/Src/main.c **** 	/* USER CODE BEGIN Init */
 129:Core/Src/main.c **** 
 130:Core/Src/main.c **** 	/* USER CODE END Init */
 131:Core/Src/main.c **** 
 132:Core/Src/main.c **** 	/* Configure the system clock */
 133:Core/Src/main.c **** 	SystemClock_Config();
 134:Core/Src/main.c **** 
 135:Core/Src/main.c **** 	/* USER CODE BEGIN SysInit */
 136:Core/Src/main.c **** 
 137:Core/Src/main.c **** 	/*** GPIO Configuration (for debugging) ***/
 138:Core/Src/main.c **** 	/* DEBUG_SUBGHZSPI_NSSOUT = PA4
 139:Core/Src/main.c **** 	 * DEBUG_SUBGHZSPI_SCKOUT = PA5
 140:Core/Src/main.c **** 	 * DEBUG_SUBGHZSPI_MISOOUT = PA6
 141:Core/Src/main.c **** 	 * DEBUG_SUBGHZSPI_MOSIOUT = PA7
 142:Core/Src/main.c **** 	 * DEBUG_RF_HSE32RDY = PA10
 143:Core/Src/main.c **** 	 * DEBUG_RF_NRESET = PA11
 144:Core/Src/main.c **** 	 * DEBUG_RF_SMPSRDY = PB2
 145:Core/Src/main.c **** 	 * DEBUG_RF_DTB1 = PB3 <---- Conflicts with RF_IRQ0
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 4


 146:Core/Src/main.c **** 	 * DEBUG_RF_LDORDY = PB4
 147:Core/Src/main.c **** 	 * RF_BUSY = PA12
 148:Core/Src/main.c **** 	 * RF_IRQ0 = PB3
 149:Core/Src/main.c **** 	 * RF_IRQ1 = PB5
 150:Core/Src/main.c **** 	 * RF_IRQ2 = PB8
 151:Core/Src/main.c **** 	 */
 152:Core/Src/main.c **** 
 153:Core/Src/main.c **** 	//	GPIO_InitTypeDef GPIO_InitStruct = {0};
 154:Core/Src/main.c **** 
 155:Core/Src/main.c **** 	// Enable GPIO Clocks
 156:Core/Src/main.c **** 	__HAL_RCC_GPIOA_CLK_ENABLE();
 157:Core/Src/main.c **** 	__HAL_RCC_GPIOB_CLK_ENABLE();
 158:Core/Src/main.c **** 	/*
 159:Core/Src/main.c **** 	// DEBUG_SUBGHZSPI_{NSSOUT, SCKOUT, MSIOOUT, MOSIOUT} pins
 160:Core/Src/main.c **** 	GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
 161:Core/Src/main.c **** 	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 162:Core/Src/main.c **** 	GPIO_InitStruct.Pull = GPIO_NOPULL;
 163:Core/Src/main.c **** 	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 164:Core/Src/main.c **** 	GPIO_InitStruct.Alternate = GPIO_AF13_DEBUG_SUBGHZSPI;
 165:Core/Src/main.c **** 	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 166:Core/Src/main.c **** 
 167:Core/Src/main.c **** 	// DEBUG_RF_{HSE32RDY, NRESET} pins
 168:Core/Src/main.c **** 	GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_11;
 169:Core/Src/main.c **** 	GPIO_InitStruct.Alternate = GPIO_AF13_DEBUG_RF;
 170:Core/Src/main.c **** 	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 171:Core/Src/main.c **** 
 172:Core/Src/main.c **** 	// DEBUG_RF_{SMPSRDY, LDORDY} pins
 173:Core/Src/main.c **** 	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_4;
 174:Core/Src/main.c **** 	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 175:Core/Src/main.c **** 
 176:Core/Src/main.c **** 	// RF_BUSY pin
 177:Core/Src/main.c **** 	GPIO_InitStruct.Pin = GPIO_PIN_12;
 178:Core/Src/main.c **** 	GPIO_InitStruct.Alternate = GPIO_AF6_RF_BUSY;
 179:Core/Src/main.c **** 	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 180:Core/Src/main.c **** 
 181:Core/Src/main.c **** 	// RF_{IRQ0, IRQ1, IRQ2} pins
 182:Core/Src/main.c **** 	GPIO_InitStruct.Pin = GPIO_PIN_3 | GPIO_PIN_5 | GPIO_PIN_8;
 183:Core/Src/main.c **** 	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 184:Core/Src/main.c **** 	 */
 185:Core/Src/main.c **** 	/* USER CODE END SysInit */
 186:Core/Src/main.c **** 
 187:Core/Src/main.c **** 	/* Initialize all configured peripherals */
 188:Core/Src/main.c **** 	SysTick_Config(SystemCoreClock / 1000);
 189:Core/Src/main.c **** 	cycleCounterInit();
 190:Core/Src/main.c **** 	MX_GPIO_Init();
 191:Core/Src/main.c **** 	MX_USART1_UART_Init();
 192:Core/Src/main.c **** 	MX_SUBGHZ_Init();
 193:Core/Src/main.c **** 	BSP_LED_Init();
 194:Core/Src/main.c **** 	/* USER CODE BEGIN 2 */
 195:Core/Src/main.c **** 
 196:Core/Src/main.c **** 	color(GREEN, YES);
 197:Core/Src/main.c **** 	printf("\n\rPING PONG\r\nAPP_VERSION=0.0.1\r\n---------------\r\n");
 198:Core/Src/main.c **** 	printf("LORA_MODULATION\r\nLORA_BW=%d Hz\r\nLORA_SF=%d\r\n", (1 << LORA_BANDWIDTH) * 125, LORA_SPR
 199:Core/Src/main.c **** 	colorDefault();
 200:Core/Src/main.c **** 	radioInit();
 201:Core/Src/main.c **** 
 202:Core/Src/main.c **** 	/* USER CODE END 2 */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 5


 203:Core/Src/main.c **** 
 204:Core/Src/main.c **** 	/* Infinite loop */
 205:Core/Src/main.c **** 	/* USER CODE BEGIN WHILE */
 206:Core/Src/main.c **** 
 207:Core/Src/main.c **** 	// get random number
 208:Core/Src/main.c **** 	uint32_t rnd = 0;
 209:Core/Src/main.c **** 	SUBGRF_SetDioIrqParams(IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE);
 210:Core/Src/main.c **** 	rnd = SUBGRF_GetRandom();
 211:Core/Src/main.c **** 
 212:Core/Src/main.c **** 	fsm.subState = SSTATE_NULL;
 213:Core/Src/main.c **** 	fsm.rxTimeout = 3000; // 3000 ms
 214:Core/Src/main.c **** 	fsm.rxMargin = 200;   // 200 ms
 215:Core/Src/main.c **** 	fsm.randomDelay = rnd >> 22; // [0, 1023] ms
 216:Core/Src/main.c **** 	printf("rand=%lu\r\n", fsm.randomDelay);
 217:Core/Src/main.c **** 
 218:Core/Src/main.c **** 	delay(fsm.randomDelay);
 219:Core/Src/main.c **** 	SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR,
 220:Core/Src/main.c **** 			IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR,
 221:Core/Src/main.c **** 			IRQ_RADIO_NONE,
 222:Core/Src/main.c **** 			IRQ_RADIO_NONE );
 223:Core/Src/main.c **** 	SUBGRF_SetSwitch(RFO_LP, RFSWITCH_RX);
 224:Core/Src/main.c **** 	SUBGRF_SetRx(fsm.rxTimeout << 6);
 225:Core/Src/main.c **** 	fsm.subState = SSTATE_RX;
 226:Core/Src/main.c **** 
 227:Core/Src/main.c **** 	while (1)
 228:Core/Src/main.c **** 	{
 229:Core/Src/main.c **** 		/* USER CODE END WHILE */
 230:Core/Src/main.c **** 
 231:Core/Src/main.c **** 		/* USER CODE BEGIN 3 */
 232:Core/Src/main.c **** 
 233:Core/Src/main.c **** 		eventReceptor = NULL;
 234:Core/Src/main.c **** 		while (eventReceptor == NULL);
 235:Core/Src/main.c **** 		eventReceptor(&fsm);
 236:Core/Src/main.c **** 	}
 237:Core/Src/main.c **** 	/* USER CODE END 3 */
 238:Core/Src/main.c **** }
 239:Core/Src/main.c **** 
 240:Core/Src/main.c **** /**
 241:Core/Src/main.c ****  * @brief System Clock Configuration
 242:Core/Src/main.c ****  * @retval None
 243:Core/Src/main.c ****  */
 244:Core/Src/main.c **** void SystemClock_Config(void)
 245:Core/Src/main.c **** {
 246:Core/Src/main.c **** 	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 247:Core/Src/main.c **** 	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 248:Core/Src/main.c **** 
 249:Core/Src/main.c **** 	/** Configure LSE Drive Capability
 250:Core/Src/main.c **** 	 */
 251:Core/Src/main.c **** 	HAL_PWR_EnableBkUpAccess();
 252:Core/Src/main.c **** 	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 253:Core/Src/main.c **** 	/** Configure the main internal regulator output voltage
 254:Core/Src/main.c **** 	 */
 255:Core/Src/main.c **** 	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 256:Core/Src/main.c **** 	/** Initializes the CPU, AHB and APB busses clocks
 257:Core/Src/main.c **** 	 */
 258:Core/Src/main.c **** 	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 259:Core/Src/main.c **** 	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 6


 260:Core/Src/main.c **** 	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 261:Core/Src/main.c **** 	RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 262:Core/Src/main.c **** 	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 263:Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 264:Core/Src/main.c **** 	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 265:Core/Src/main.c **** 	{
 266:Core/Src/main.c **** 		Error_Handler();
 267:Core/Src/main.c **** 	}
 268:Core/Src/main.c **** 	/** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
 269:Core/Src/main.c **** 	 */
 270:Core/Src/main.c **** 	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 271:Core/Src/main.c **** 			|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
 272:Core/Src/main.c **** 			|RCC_CLOCKTYPE_PCLK2;
 273:Core/Src/main.c **** 	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 274:Core/Src/main.c **** 	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 275:Core/Src/main.c **** 	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 276:Core/Src/main.c **** 	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 277:Core/Src/main.c **** 	RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 278:Core/Src/main.c **** 
 279:Core/Src/main.c **** 	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 280:Core/Src/main.c **** 	{
 281:Core/Src/main.c **** 		Error_Handler();
 282:Core/Src/main.c **** 	}
 283:Core/Src/main.c **** }
 284:Core/Src/main.c **** 
 285:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 286:Core/Src/main.c **** 
 287:Core/Src/main.c **** /**
 288:Core/Src/main.c ****  * @brief  Initialize the Sub-GHz radio and dependent hardware.
 289:Core/Src/main.c ****  * @retval None
 290:Core/Src/main.c ****  */
 291:Core/Src/main.c **** void radioInit(void)
 292:Core/Src/main.c **** {
 293:Core/Src/main.c **** 	// Initialize the hardware (SPI bus, TCXO control, RF switch)
 294:Core/Src/main.c **** 	SUBGRF_Init(RadioOnDioIrq);
 295:Core/Src/main.c **** 
 296:Core/Src/main.c **** 	// Use DCDC converter if `DCDC_ENABLE` is defined in radio_conf.h
 297:Core/Src/main.c **** 	// "By default, the SMPS clock detection is disabled and must be enabled before enabling the SMPS.
 298:Core/Src/main.c **** 	//	SUBGRF_WriteRegister(SUBGHZ_SMPSC0R, (SUBGRF_ReadRegister(SUBGHZ_SMPSC0R) | SMPS_CLK_DET_ENABLE
 299:Core/Src/main.c **** 	SUBGRF_SetRegulatorMode();
 300:Core/Src/main.c **** 
 301:Core/Src/main.c **** 	// Use the whole 256-byte buffer for both TX and RX
 302:Core/Src/main.c **** 	SUBGRF_SetBufferBaseAddress(0x00, 0x00);
 303:Core/Src/main.c **** 
 304:Core/Src/main.c **** 	SUBGRF_SetRfFrequency(RF_FREQUENCY);
 305:Core/Src/main.c **** 	SUBGRF_SetRfTxPower(TX_OUTPUT_POWER);
 306:Core/Src/main.c **** 	SUBGRF_SetStopRxTimerOnPreambleDetect(false);
 307:Core/Src/main.c **** 
 308:Core/Src/main.c **** 	SUBGRF_SetPacketType(PACKET_TYPE_LORA);
 309:Core/Src/main.c **** 
 310:Core/Src/main.c **** 	SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 311:Core/Src/main.c **** 	SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 312:Core/Src/main.c **** 
 313:Core/Src/main.c **** 	ModulationParams_t modulationParams;
 314:Core/Src/main.c **** 	modulationParams.PacketType = PACKET_TYPE_LORA;
 315:Core/Src/main.c **** 	modulationParams.Params.LoRa.Bandwidth = Bandwidths[LORA_BANDWIDTH];
 316:Core/Src/main.c **** 	modulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t)LORA_CODINGRATE;
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 7


 317:Core/Src/main.c **** 	modulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 318:Core/Src/main.c **** 	modulationParams.Params.LoRa.SpreadingFactor = (RadioLoRaSpreadingFactors_t)LORA_SPREADING_FACTOR;
 319:Core/Src/main.c **** 	SUBGRF_SetModulationParams(&modulationParams);
 320:Core/Src/main.c **** 
 321:Core/Src/main.c **** 	packetParams.PacketType = PACKET_TYPE_LORA;
 322:Core/Src/main.c **** 	packetParams.Params.LoRa.CrcMode = LORA_CRC_ON;
 323:Core/Src/main.c **** 	packetParams.Params.LoRa.HeaderType = LORA_PACKET_VARIABLE_LENGTH;
 324:Core/Src/main.c **** 	packetParams.Params.LoRa.InvertIQ = LORA_IQ_NORMAL;
 325:Core/Src/main.c **** 	packetParams.Params.LoRa.PayloadLength = 0xFF;
 326:Core/Src/main.c **** 	packetParams.Params.LoRa.PreambleLength = LORA_PREAMBLE_LENGTH;
 327:Core/Src/main.c **** 	SUBGRF_SetPacketParams(&packetParams);
 328:Core/Src/main.c **** 
 329:Core/Src/main.c **** 	//SUBGRF_SetLoRaSymbNumTimeout(LORA_SYMBOL_TIMEOUT);
 330:Core/Src/main.c **** 
 331:Core/Src/main.c **** 	// WORKAROUND - Optimizing the Inverted IQ Operation, see DS_SX1261-2_V1.2 datasheet chapter 15.4
 332:Core/Src/main.c **** 	// RegIqPolaritySetup @address 0x0736
 333:Core/Src/main.c **** 	SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 334:Core/Src/main.c **** }
 335:Core/Src/main.c **** 
 336:Core/Src/main.c **** 
 337:Core/Src/main.c **** /**
 338:Core/Src/main.c ****  * @brief  Receive data trough SUBGHZSPI peripheral
 339:Core/Src/main.c ****  * @param  radioIrq  interrupt pending status information
 340:Core/Src/main.c ****  * @retval None
 341:Core/Src/main.c ****  */
 342:Core/Src/main.c **** void RadioOnDioIrq(RadioIrqMasks_t radioIrq)
 343:Core/Src/main.c **** {
  28              		.loc 1 343 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 343 1 is_stmt 0 view .LVU1
  33 0000 08B5     		push	{r3, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
 344:Core/Src/main.c **** 	switch (radioIrq)
  37              		.loc 1 344 2 is_stmt 1 view .LVU2
  38 0002 4028     		cmp	r0, #64
  39 0004 1FD0     		beq	.L2
  40 0006 07D8     		bhi	.L3
  41 0008 0128     		cmp	r0, #1
  42 000a 10D0     		beq	.L4
  43 000c 0228     		cmp	r0, #2
  44 000e 11D1     		bne	.L1
 345:Core/Src/main.c **** 	{
 346:Core/Src/main.c **** 	case IRQ_TX_DONE:
 347:Core/Src/main.c **** 		eventReceptor = eventTxDone;
 348:Core/Src/main.c **** 		break;
 349:Core/Src/main.c **** 	case IRQ_RX_DONE:
 350:Core/Src/main.c **** 		eventReceptor = eventRxDone;
  45              		.loc 1 350 3 view .LVU3
  46              		.loc 1 350 17 is_stmt 0 view .LVU4
  47 0010 0F4B     		ldr	r3, .L10
  48 0012 104A     		ldr	r2, .L10+4
  49 0014 1A60     		str	r2, [r3]
 351:Core/Src/main.c **** 		break;
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 8


  50              		.loc 1 351 3 is_stmt 1 view .LVU5
  51 0016 0DE0     		b	.L1
  52              	.L3:
 344:Core/Src/main.c **** 	switch (radioIrq)
  53              		.loc 1 344 2 is_stmt 0 view .LVU6
  54 0018 B0F5007F 		cmp	r0, #512
  55 001c 0AD1     		bne	.L1
 352:Core/Src/main.c **** 	case IRQ_RX_TX_TIMEOUT:
 353:Core/Src/main.c **** 		if (SUBGRF_GetOperatingMode() == MODE_TX)
  56              		.loc 1 353 3 is_stmt 1 view .LVU7
  57              		.loc 1 353 7 is_stmt 0 view .LVU8
  58 001e FFF7FEFF 		bl	SUBGRF_GetOperatingMode
  59              	.LVL1:
  60              		.loc 1 353 6 view .LVU9
  61 0022 0428     		cmp	r0, #4
  62 0024 07D1     		bne	.L8
 354:Core/Src/main.c **** 		{
 355:Core/Src/main.c **** 			eventReceptor = eventTxTimeout;
  63              		.loc 1 355 4 is_stmt 1 view .LVU10
  64              		.loc 1 355 18 is_stmt 0 view .LVU11
  65 0026 0A4B     		ldr	r3, .L10
  66 0028 0B4A     		ldr	r2, .L10+8
  67 002a 1A60     		str	r2, [r3]
  68 002c 02E0     		b	.L1
  69              	.LVL2:
  70              	.L4:
 347:Core/Src/main.c **** 		break;
  71              		.loc 1 347 3 is_stmt 1 view .LVU12
 347:Core/Src/main.c **** 		break;
  72              		.loc 1 347 17 is_stmt 0 view .LVU13
  73 002e 084B     		ldr	r3, .L10
  74 0030 0A4A     		ldr	r2, .L10+12
  75 0032 1A60     		str	r2, [r3]
 348:Core/Src/main.c **** 	case IRQ_RX_DONE:
  76              		.loc 1 348 3 is_stmt 1 view .LVU14
  77              	.LVL3:
  78              	.L1:
 356:Core/Src/main.c **** 		}
 357:Core/Src/main.c **** 		else if (SUBGRF_GetOperatingMode() == MODE_RX)
 358:Core/Src/main.c **** 		{
 359:Core/Src/main.c **** 			eventReceptor = eventRxTimeout;
 360:Core/Src/main.c **** 		}
 361:Core/Src/main.c **** 		break;
 362:Core/Src/main.c **** 	case IRQ_CRC_ERROR:
 363:Core/Src/main.c **** 		eventReceptor = eventRxError;
 364:Core/Src/main.c **** 		break;
 365:Core/Src/main.c **** 	default:
 366:Core/Src/main.c **** 		break;
 367:Core/Src/main.c **** 	}
 368:Core/Src/main.c **** }
  79              		.loc 1 368 1 is_stmt 0 view .LVU15
  80 0034 08BD     		pop	{r3, pc}
  81              	.L8:
 357:Core/Src/main.c **** 		{
  82              		.loc 1 357 8 is_stmt 1 view .LVU16
 357:Core/Src/main.c **** 		{
  83              		.loc 1 357 12 is_stmt 0 view .LVU17
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 9


  84 0036 FFF7FEFF 		bl	SUBGRF_GetOperatingMode
  85              	.LVL4:
 357:Core/Src/main.c **** 		{
  86              		.loc 1 357 11 view .LVU18
  87 003a 0528     		cmp	r0, #5
  88 003c FAD1     		bne	.L1
 359:Core/Src/main.c **** 		}
  89              		.loc 1 359 4 is_stmt 1 view .LVU19
 359:Core/Src/main.c **** 		}
  90              		.loc 1 359 18 is_stmt 0 view .LVU20
  91 003e 044B     		ldr	r3, .L10
  92 0040 074A     		ldr	r2, .L10+16
  93 0042 1A60     		str	r2, [r3]
  94 0044 F6E7     		b	.L1
  95              	.LVL5:
  96              	.L2:
 363:Core/Src/main.c **** 		break;
  97              		.loc 1 363 3 is_stmt 1 view .LVU21
 363:Core/Src/main.c **** 		break;
  98              		.loc 1 363 17 is_stmt 0 view .LVU22
  99 0046 024B     		ldr	r3, .L10
 100 0048 064A     		ldr	r2, .L10+20
 101 004a 1A60     		str	r2, [r3]
 364:Core/Src/main.c **** 	default:
 102              		.loc 1 364 3 is_stmt 1 view .LVU23
 103              		.loc 1 368 1 is_stmt 0 view .LVU24
 104 004c F2E7     		b	.L1
 105              	.L11:
 106 004e 00BF     		.align	2
 107              	.L10:
 108 0050 00000000 		.word	.LANCHOR0
 109 0054 00000000 		.word	eventRxDone
 110 0058 00000000 		.word	eventTxTimeout
 111 005c 00000000 		.word	eventTxDone
 112 0060 00000000 		.word	eventRxTimeout
 113 0064 00000000 		.word	eventRxError
 114              		.cfi_endproc
 115              	.LFE1166:
 117              		.section	.text.radioInit,"ax",%progbits
 118              		.align	1
 119              		.global	radioInit
 120              		.syntax unified
 121              		.thumb
 122              		.thumb_func
 123              		.fpu softvfp
 125              	radioInit:
 126              	.LFB1165:
 292:Core/Src/main.c **** 	// Initialize the hardware (SPI bus, TCXO control, RF switch)
 127              		.loc 1 292 1 is_stmt 1 view -0
 128              		.cfi_startproc
 129              		@ args = 0, pretend = 0, frame = 32
 130              		@ frame_needed = 0, uses_anonymous_args = 0
 131 0000 30B5     		push	{r4, r5, lr}
 132              		.cfi_def_cfa_offset 12
 133              		.cfi_offset 4, -12
 134              		.cfi_offset 5, -8
 135              		.cfi_offset 14, -4
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 10


 136 0002 89B0     		sub	sp, sp, #36
 137              		.cfi_def_cfa_offset 48
 294:Core/Src/main.c **** 
 138              		.loc 1 294 2 view .LVU26
 139 0004 2448     		ldr	r0, .L14
 140 0006 FFF7FEFF 		bl	SUBGRF_Init
 141              	.LVL6:
 299:Core/Src/main.c **** 
 142              		.loc 1 299 2 view .LVU27
 143 000a FFF7FEFF 		bl	SUBGRF_SetRegulatorMode
 144              	.LVL7:
 302:Core/Src/main.c **** 
 145              		.loc 1 302 2 view .LVU28
 146 000e 0021     		movs	r1, #0
 147 0010 0846     		mov	r0, r1
 148 0012 FFF7FEFF 		bl	SUBGRF_SetBufferBaseAddress
 149              	.LVL8:
 304:Core/Src/main.c **** 	SUBGRF_SetRfTxPower(TX_OUTPUT_POWER);
 150              		.loc 1 304 2 view .LVU29
 151 0016 2148     		ldr	r0, .L14+4
 152 0018 FFF7FEFF 		bl	SUBGRF_SetRfFrequency
 153              	.LVL9:
 305:Core/Src/main.c **** 	SUBGRF_SetStopRxTimerOnPreambleDetect(false);
 154              		.loc 1 305 2 view .LVU30
 155 001c 0E20     		movs	r0, #14
 156 001e FFF7FEFF 		bl	SUBGRF_SetRfTxPower
 157              	.LVL10:
 306:Core/Src/main.c **** 
 158              		.loc 1 306 2 view .LVU31
 159 0022 0020     		movs	r0, #0
 160 0024 FFF7FEFF 		bl	SUBGRF_SetStopRxTimerOnPreambleDetect
 161              	.LVL11:
 308:Core/Src/main.c **** 
 162              		.loc 1 308 2 view .LVU32
 163 0028 0120     		movs	r0, #1
 164 002a FFF7FEFF 		bl	SUBGRF_SetPacketType
 165              	.LVL12:
 310:Core/Src/main.c **** 	SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 166              		.loc 1 310 2 view .LVU33
 167 002e 1421     		movs	r1, #20
 168 0030 4FF4E860 		mov	r0, #1856
 169 0034 FFF7FEFF 		bl	SUBGRF_WriteRegister
 170              	.LVL13:
 311:Core/Src/main.c **** 
 171              		.loc 1 311 2 view .LVU34
 172 0038 2421     		movs	r1, #36
 173 003a 40F24170 		movw	r0, #1857
 174 003e FFF7FEFF 		bl	SUBGRF_WriteRegister
 175              	.LVL14:
 313:Core/Src/main.c **** 	modulationParams.PacketType = PACKET_TYPE_LORA;
 176              		.loc 1 313 2 view .LVU35
 314:Core/Src/main.c **** 	modulationParams.Params.LoRa.Bandwidth = Bandwidths[LORA_BANDWIDTH];
 177              		.loc 1 314 2 view .LVU36
 314:Core/Src/main.c **** 	modulationParams.Params.LoRa.Bandwidth = Bandwidths[LORA_BANDWIDTH];
 178              		.loc 1 314 30 is_stmt 0 view .LVU37
 179 0042 0124     		movs	r4, #1
 180 0044 8DF80440 		strb	r4, [sp, #4]
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 11


 315:Core/Src/main.c **** 	modulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t)LORA_CODINGRATE;
 181              		.loc 1 315 2 is_stmt 1 view .LVU38
 315:Core/Src/main.c **** 	modulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t)LORA_CODINGRATE;
 182              		.loc 1 315 53 is_stmt 0 view .LVU39
 183 0048 154B     		ldr	r3, .L14+8
 184 004a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 315:Core/Src/main.c **** 	modulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t)LORA_CODINGRATE;
 185              		.loc 1 315 41 view .LVU40
 186 004c 8DF81D30 		strb	r3, [sp, #29]
 316:Core/Src/main.c **** 	modulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 187              		.loc 1 316 2 is_stmt 1 view .LVU41
 316:Core/Src/main.c **** 	modulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 188              		.loc 1 316 42 is_stmt 0 view .LVU42
 189 0050 8DF81E40 		strb	r4, [sp, #30]
 317:Core/Src/main.c **** 	modulationParams.Params.LoRa.SpreadingFactor = (RadioLoRaSpreadingFactors_t)LORA_SPREADING_FACTOR;
 190              		.loc 1 317 2 is_stmt 1 view .LVU43
 317:Core/Src/main.c **** 	modulationParams.Params.LoRa.SpreadingFactor = (RadioLoRaSpreadingFactors_t)LORA_SPREADING_FACTOR;
 191              		.loc 1 317 51 is_stmt 0 view .LVU44
 192 0054 0025     		movs	r5, #0
 193 0056 8DF81F50 		strb	r5, [sp, #31]
 318:Core/Src/main.c **** 	SUBGRF_SetModulationParams(&modulationParams);
 194              		.loc 1 318 2 is_stmt 1 view .LVU45
 318:Core/Src/main.c **** 	SUBGRF_SetModulationParams(&modulationParams);
 195              		.loc 1 318 47 is_stmt 0 view .LVU46
 196 005a 0723     		movs	r3, #7
 197 005c 8DF81C30 		strb	r3, [sp, #28]
 319:Core/Src/main.c **** 
 198              		.loc 1 319 2 is_stmt 1 view .LVU47
 199 0060 01A8     		add	r0, sp, #4
 200 0062 FFF7FEFF 		bl	SUBGRF_SetModulationParams
 201              	.LVL15:
 321:Core/Src/main.c **** 	packetParams.Params.LoRa.CrcMode = LORA_CRC_ON;
 202              		.loc 1 321 2 view .LVU48
 321:Core/Src/main.c **** 	packetParams.Params.LoRa.CrcMode = LORA_CRC_ON;
 203              		.loc 1 321 26 is_stmt 0 view .LVU49
 204 0066 0F48     		ldr	r0, .L14+12
 205 0068 0470     		strb	r4, [r0]
 322:Core/Src/main.c **** 	packetParams.Params.LoRa.HeaderType = LORA_PACKET_VARIABLE_LENGTH;
 206              		.loc 1 322 2 is_stmt 1 view .LVU50
 322:Core/Src/main.c **** 	packetParams.Params.LoRa.HeaderType = LORA_PACKET_VARIABLE_LENGTH;
 207              		.loc 1 322 35 is_stmt 0 view .LVU51
 208 006a 8474     		strb	r4, [r0, #18]
 323:Core/Src/main.c **** 	packetParams.Params.LoRa.InvertIQ = LORA_IQ_NORMAL;
 209              		.loc 1 323 2 is_stmt 1 view .LVU52
 323:Core/Src/main.c **** 	packetParams.Params.LoRa.InvertIQ = LORA_IQ_NORMAL;
 210              		.loc 1 323 38 is_stmt 0 view .LVU53
 211 006c 0574     		strb	r5, [r0, #16]
 324:Core/Src/main.c **** 	packetParams.Params.LoRa.PayloadLength = 0xFF;
 212              		.loc 1 324 2 is_stmt 1 view .LVU54
 324:Core/Src/main.c **** 	packetParams.Params.LoRa.PayloadLength = 0xFF;
 213              		.loc 1 324 36 is_stmt 0 view .LVU55
 214 006e C574     		strb	r5, [r0, #19]
 325:Core/Src/main.c **** 	packetParams.Params.LoRa.PreambleLength = LORA_PREAMBLE_LENGTH;
 215              		.loc 1 325 2 is_stmt 1 view .LVU56
 325:Core/Src/main.c **** 	packetParams.Params.LoRa.PreambleLength = LORA_PREAMBLE_LENGTH;
 216              		.loc 1 325 41 is_stmt 0 view .LVU57
 217 0070 FF23     		movs	r3, #255
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 12


 218 0072 4374     		strb	r3, [r0, #17]
 326:Core/Src/main.c **** 	SUBGRF_SetPacketParams(&packetParams);
 219              		.loc 1 326 2 is_stmt 1 view .LVU58
 326:Core/Src/main.c **** 	SUBGRF_SetPacketParams(&packetParams);
 220              		.loc 1 326 42 is_stmt 0 view .LVU59
 221 0074 0823     		movs	r3, #8
 222 0076 C381     		strh	r3, [r0, #14]	@ movhi
 327:Core/Src/main.c **** 
 223              		.loc 1 327 2 is_stmt 1 view .LVU60
 224 0078 FFF7FEFF 		bl	SUBGRF_SetPacketParams
 225              	.LVL16:
 333:Core/Src/main.c **** }
 226              		.loc 1 333 2 view .LVU61
 333:Core/Src/main.c **** }
 227              		.loc 1 333 32 is_stmt 0 view .LVU62
 228 007c 40F23670 		movw	r0, #1846
 229 0080 FFF7FEFF 		bl	SUBGRF_ReadRegister
 230              	.LVL17:
 333:Core/Src/main.c **** }
 231              		.loc 1 333 2 view .LVU63
 232 0084 40F00401 		orr	r1, r0, #4
 233 0088 C9B2     		uxtb	r1, r1
 234 008a 40F23670 		movw	r0, #1846
 235 008e FFF7FEFF 		bl	SUBGRF_WriteRegister
 236              	.LVL18:
 334:Core/Src/main.c **** 
 237              		.loc 1 334 1 view .LVU64
 238 0092 09B0     		add	sp, sp, #36
 239              		.cfi_def_cfa_offset 12
 240              		@ sp needed
 241 0094 30BD     		pop	{r4, r5, pc}
 242              	.L15:
 243 0096 00BF     		.align	2
 244              	.L14:
 245 0098 00000000 		.word	RadioOnDioIrq
 246 009c C0CA8936 		.word	915000000
 247 00a0 00000000 		.word	Bandwidths
 248 00a4 00000000 		.word	.LANCHOR1
 249              		.cfi_endproc
 250              	.LFE1165:
 252              		.section	.rodata.enterMasterTx.str1.4,"aMS",%progbits,1
 253              		.align	2
 254              	.LC0:
 255 0000 53656E64 		.ascii	"Sending: PING\015\000"
 255      696E673A 
 255      2050494E 
 255      470D00
 256 000f 00       		.align	2
 257              	.LC1:
 258 0010 4D617374 		.ascii	"Master Tx start\015\000"
 258      65722054 
 258      78207374 
 258      6172740D 
 258      00
 259 0021 000000   		.align	2
 260              	.LC2:
 261 0024 50494E47 		.ascii	"PING\000"
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 13


 261      00
 262              		.section	.text.enterMasterTx,"ax",%progbits
 263              		.align	1
 264              		.global	enterMasterTx
 265              		.syntax unified
 266              		.thumb
 267              		.thumb_func
 268              		.fpu softvfp
 270              	enterMasterTx:
 271              	.LVL19:
 272              	.LFB1168:
 369:Core/Src/main.c **** 
 370:Core/Src/main.c **** 
 371:Core/Src/main.c **** /**
 372:Core/Src/main.c ****  * @brief  Process the TX Done event
 373:Core/Src/main.c ****  * @param  fsm pointer to FSM context
 374:Core/Src/main.c ****  * @retval None
 375:Core/Src/main.c ****  */
 376:Core/Src/main.c **** void eventTxDone(pingPongFSM_t *const fsm)
 377:Core/Src/main.c **** {
 378:Core/Src/main.c **** 	printf("Event TX Done\r\n\r\n");
 379:Core/Src/main.c **** 	switch (fsm->subState)
 380:Core/Src/main.c **** 	{
 381:Core/Src/main.c **** 	case SSTATE_TX:
 382:Core/Src/main.c **** 		enterMasterRx(fsm);
 383:Core/Src/main.c **** 		fsm->subState = SSTATE_RX;
 384:Core/Src/main.c **** 		break;
 385:Core/Src/main.c **** 	default:
 386:Core/Src/main.c **** 		break;
 387:Core/Src/main.c **** 	}
 388:Core/Src/main.c **** }
 389:Core/Src/main.c **** 
 390:Core/Src/main.c **** 
 391:Core/Src/main.c **** /**
 392:Core/Src/main.c ****  * @brief  Entry actions for the TX sub-state of the Master state
 393:Core/Src/main.c ****  * @param  fsm pointer to FSM context
 394:Core/Src/main.c ****  * @retval None
 395:Core/Src/main.c ****  */
 396:Core/Src/main.c **** void enterMasterTx(pingPongFSM_t *const fsm)
 397:Core/Src/main.c **** {
 273              		.loc 1 397 1 is_stmt 1 view -0
 274              		.cfi_startproc
 275              		@ args = 0, pretend = 0, frame = 0
 276              		@ frame_needed = 0, uses_anonymous_args = 0
 277              		.loc 1 397 1 is_stmt 0 view .LVU66
 278 0000 10B5     		push	{r4, lr}
 279              		.cfi_def_cfa_offset 8
 280              		.cfi_offset 4, -8
 281              		.cfi_offset 14, -4
 398:Core/Src/main.c **** 	delay(fsm->rxMargin);
 282              		.loc 1 398 2 is_stmt 1 view .LVU67
 283 0002 8068     		ldr	r0, [r0, #8]
 284              	.LVL20:
 285              		.loc 1 398 2 is_stmt 0 view .LVU68
 286 0004 FFF7FEFF 		bl	delay
 287              	.LVL21:
 399:Core/Src/main.c **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 14


 400:Core/Src/main.c **** 	color(CYAN, YES);
 288              		.loc 1 400 2 is_stmt 1 view .LVU69
 289 0008 0121     		movs	r1, #1
 290 000a 0620     		movs	r0, #6
 291 000c FFF7FEFF 		bl	color
 292              	.LVL22:
 401:Core/Src/main.c **** 	printf("Sending: PING\r\n");
 293              		.loc 1 401 2 view .LVU70
 294 0010 1448     		ldr	r0, .L18
 295 0012 FFF7FEFF 		bl	puts
 296              	.LVL23:
 402:Core/Src/main.c **** 	colorDefault();
 297              		.loc 1 402 2 view .LVU71
 298 0016 FFF7FEFF 		bl	colorDefault
 299              	.LVL24:
 403:Core/Src/main.c **** 	printf("Master Tx start\r\n");
 300              		.loc 1 403 2 view .LVU72
 301 001a 1348     		ldr	r0, .L18+4
 302 001c FFF7FEFF 		bl	puts
 303              	.LVL25:
 404:Core/Src/main.c **** 	SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
 304              		.loc 1 404 2 view .LVU73
 305 0020 0023     		movs	r3, #0
 306 0022 1A46     		mov	r2, r3
 307 0024 40F20121 		movw	r1, #513
 308 0028 0846     		mov	r0, r1
 309 002a FFF7FEFF 		bl	SUBGRF_SetDioIrqParams
 310              	.LVL26:
 405:Core/Src/main.c **** 			IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
 406:Core/Src/main.c **** 			IRQ_RADIO_NONE,
 407:Core/Src/main.c **** 			IRQ_RADIO_NONE );
 408:Core/Src/main.c **** 	SUBGRF_SetSwitch(RFO_LP, RFSWITCH_TX);
 311              		.loc 1 408 2 view .LVU74
 312 002e 0121     		movs	r1, #1
 313 0030 0846     		mov	r0, r1
 314 0032 FFF7FEFF 		bl	SUBGRF_SetSwitch
 315              	.LVL27:
 409:Core/Src/main.c **** 	// Workaround 5.1 in DS.SX1261-2.W.APP (before each packet transmission)
 410:Core/Src/main.c **** 	SUBGRF_WriteRegister(0x0889, (SUBGRF_ReadRegister(0x0889) | 0x04));
 316              		.loc 1 410 2 view .LVU75
 317              		.loc 1 410 32 is_stmt 0 view .LVU76
 318 0036 40F68900 		movw	r0, #2185
 319 003a FFF7FEFF 		bl	SUBGRF_ReadRegister
 320              	.LVL28:
 321              		.loc 1 410 2 view .LVU77
 322 003e 40F00401 		orr	r1, r0, #4
 323 0042 C9B2     		uxtb	r1, r1
 324 0044 40F68900 		movw	r0, #2185
 325 0048 FFF7FEFF 		bl	SUBGRF_WriteRegister
 326              	.LVL29:
 411:Core/Src/main.c **** 	packetParams.Params.LoRa.PayloadLength = 0x4;
 327              		.loc 1 411 2 is_stmt 1 view .LVU78
 328              		.loc 1 411 41 is_stmt 0 view .LVU79
 329 004c 0748     		ldr	r0, .L18+8
 330 004e 0424     		movs	r4, #4
 331 0050 4474     		strb	r4, [r0, #17]
 412:Core/Src/main.c **** 	SUBGRF_SetPacketParams(&packetParams);
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 15


 332              		.loc 1 412 2 is_stmt 1 view .LVU80
 333 0052 FFF7FEFF 		bl	SUBGRF_SetPacketParams
 334              	.LVL30:
 413:Core/Src/main.c **** 	SUBGRF_SendPayload((uint8_t*)"PING", 4, 0);
 335              		.loc 1 413 2 view .LVU81
 336 0056 0022     		movs	r2, #0
 337 0058 2146     		mov	r1, r4
 338 005a 0548     		ldr	r0, .L18+12
 339 005c FFF7FEFF 		bl	SUBGRF_SendPayload
 340              	.LVL31:
 414:Core/Src/main.c **** }
 341              		.loc 1 414 1 is_stmt 0 view .LVU82
 342 0060 10BD     		pop	{r4, pc}
 343              	.L19:
 344 0062 00BF     		.align	2
 345              	.L18:
 346 0064 00000000 		.word	.LC0
 347 0068 10000000 		.word	.LC1
 348 006c 00000000 		.word	.LANCHOR1
 349 0070 24000000 		.word	.LC2
 350              		.cfi_endproc
 351              	.LFE1168:
 353              		.section	.rodata.eventRxTimeout.str1.4,"aMS",%progbits,1
 354              		.align	2
 355              	.LC3:
 356 0000 4576656E 		.ascii	"Event RX Timeout\015\000"
 356      74205258 
 356      2054696D 
 356      656F7574 
 356      0D00
 357              		.section	.text.eventRxTimeout,"ax",%progbits
 358              		.align	1
 359              		.global	eventRxTimeout
 360              		.syntax unified
 361              		.thumb
 362              		.thumb_func
 363              		.fpu softvfp
 365              	eventRxTimeout:
 366              	.LVL32:
 367              	.LFB1173:
 415:Core/Src/main.c **** 
 416:Core/Src/main.c **** 
 417:Core/Src/main.c **** /**
 418:Core/Src/main.c ****  * @brief  Process the RX Done event
 419:Core/Src/main.c ****  * @param  fsm pointer to FSM context
 420:Core/Src/main.c ****  * @retval None
 421:Core/Src/main.c ****  */
 422:Core/Src/main.c **** void eventRxDone(pingPongFSM_t *const fsm)
 423:Core/Src/main.c **** {
 424:Core/Src/main.c **** 	printf("Event RX Done\r\n");
 425:Core/Src/main.c **** 	switch (fsm->subState)
 426:Core/Src/main.c **** 	{
 427:Core/Src/main.c **** 	case SSTATE_RX:
 428:Core/Src/main.c **** 		transitionRxDone(fsm);
 429:Core/Src/main.c **** 		if (strtol(fsm->rxBuffer, NULL, 10) != NULL)
 430:Core/Src/main.c **** 		{
 431:Core/Src/main.c **** 			BSP_LED_Toggle();
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 16


 432:Core/Src/main.c **** 			while((systickCounter % 1000) != 0);
 433:Core/Src/main.c **** 			enterMasterTx(fsm);
 434:Core/Src/main.c **** 			fsm->subState = SSTATE_TX;
 435:Core/Src/main.c **** 		}
 436:Core/Src/main.c **** 		else
 437:Core/Src/main.c **** 		{
 438:Core/Src/main.c **** 			enterMasterRx(fsm);
 439:Core/Src/main.c **** 		}
 440:Core/Src/main.c **** 		break;
 441:Core/Src/main.c **** 	default:
 442:Core/Src/main.c **** 		break;
 443:Core/Src/main.c **** 	}
 444:Core/Src/main.c **** }
 445:Core/Src/main.c **** 
 446:Core/Src/main.c **** 
 447:Core/Src/main.c **** /**
 448:Core/Src/main.c ****  * @brief  Entry actions for the RX sub-state of the Master state
 449:Core/Src/main.c ****  * @param  fsm pointer to FSM context
 450:Core/Src/main.c ****  * @retval None
 451:Core/Src/main.c ****  */
 452:Core/Src/main.c **** void enterMasterRx(pingPongFSM_t *const fsm)
 453:Core/Src/main.c **** {
 454:Core/Src/main.c **** 	printf("Master Rx start\r\n");
 455:Core/Src/main.c **** 	SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR,
 456:Core/Src/main.c **** 			IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR,
 457:Core/Src/main.c **** 			IRQ_RADIO_NONE,
 458:Core/Src/main.c **** 			IRQ_RADIO_NONE );
 459:Core/Src/main.c **** 	SUBGRF_SetSwitch(RFO_LP, RFSWITCH_RX);
 460:Core/Src/main.c **** 	packetParams.Params.LoRa.PayloadLength = 0xFF;
 461:Core/Src/main.c **** 	SUBGRF_SetPacketParams(&packetParams);
 462:Core/Src/main.c **** 	SUBGRF_SetRx(fsm->rxTimeout << 6);
 463:Core/Src/main.c **** }
 464:Core/Src/main.c **** 
 465:Core/Src/main.c **** 
 466:Core/Src/main.c **** /**
 467:Core/Src/main.c ****  * @brief  Transition actions executed on every RX Done event (helper function)
 468:Core/Src/main.c ****  * @param  fsm pointer to FSM context
 469:Core/Src/main.c ****  * @retval None
 470:Core/Src/main.c ****  */
 471:Core/Src/main.c **** void transitionRxDone(pingPongFSM_t *const fsm)
 472:Core/Src/main.c **** {
 473:Core/Src/main.c **** 	PacketStatus_t packetStatus;
 474:Core/Src/main.c **** 
 475:Core/Src/main.c **** 	// Workaround 15.3 in DS.SX1261-2.W.APP (because following RX w/ timeout sequence)
 476:Core/Src/main.c **** 	SUBGRF_WriteRegister(0x0920, 0x00);
 477:Core/Src/main.c **** 	SUBGRF_WriteRegister(0x0944, (SUBGRF_ReadRegister(0x0944) | 0x02));
 478:Core/Src/main.c **** 
 479:Core/Src/main.c **** 	SUBGRF_GetPayload((uint8_t *)fsm->rxBuffer, &fsm->rxSize, 0xFF);
 480:Core/Src/main.c **** 	SUBGRF_GetPacketStatus(&packetStatus);
 481:Core/Src/main.c **** 
 482:Core/Src/main.c **** 	char rxMsg[fsm->rxSize];
 483:Core/Src/main.c **** 	memcpy(rxMsg, fsm->rxBuffer, fsm->rxSize);
 484:Core/Src/main.c **** 	color(RED, YES);
 485:Core/Src/main.c **** 	printf("Actual Message: %s\r\n", rxMsg);
 486:Core/Src/main.c **** 	colorDefault();
 487:Core/Src/main.c **** 	printf("RssiValue=%d dBm, SnrValue=%d Hz\r\n\r\n", packetStatus.Params.LoRa.RssiPkt, packetStatus.
 488:Core/Src/main.c **** }
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 17


 489:Core/Src/main.c **** 
 490:Core/Src/main.c **** //void parsePacket(char *packet)
 491:Core/Src/main.c **** //{
 492:Core/Src/main.c **** //
 493:Core/Src/main.c **** //}
 494:Core/Src/main.c **** 
 495:Core/Src/main.c **** /**
 496:Core/Src/main.c ****  * @brief  Process the TX Timeout event
 497:Core/Src/main.c ****  * @param  fsm pointer to FSM context
 498:Core/Src/main.c ****  * @retval None
 499:Core/Src/main.c ****  */
 500:Core/Src/main.c **** void eventTxTimeout(pingPongFSM_t *const fsm)
 501:Core/Src/main.c **** {
 502:Core/Src/main.c **** 	printf("Event TX Timeout\r\n");
 503:Core/Src/main.c **** 	switch (fsm->subState)
 504:Core/Src/main.c **** 	{
 505:Core/Src/main.c **** 	case SSTATE_TX:
 506:Core/Src/main.c **** 		enterMasterRx(fsm);
 507:Core/Src/main.c **** 		fsm->subState = SSTATE_RX;
 508:Core/Src/main.c **** 		break;
 509:Core/Src/main.c **** 	default:
 510:Core/Src/main.c **** 		break;
 511:Core/Src/main.c **** 	}
 512:Core/Src/main.c **** }
 513:Core/Src/main.c **** 
 514:Core/Src/main.c **** 
 515:Core/Src/main.c **** /**
 516:Core/Src/main.c ****  * @brief  Process the RX Timeout event
 517:Core/Src/main.c ****  * @param  fsm pointer to FSM context
 518:Core/Src/main.c ****  * @retval None
 519:Core/Src/main.c ****  */
 520:Core/Src/main.c **** void eventRxTimeout(pingPongFSM_t *const fsm)
 521:Core/Src/main.c **** {
 368              		.loc 1 521 1 is_stmt 1 view -0
 369              		.cfi_startproc
 370              		@ args = 0, pretend = 0, frame = 0
 371              		@ frame_needed = 0, uses_anonymous_args = 0
 372              		.loc 1 521 1 is_stmt 0 view .LVU84
 373 0000 10B5     		push	{r4, lr}
 374              		.cfi_def_cfa_offset 8
 375              		.cfi_offset 4, -8
 376              		.cfi_offset 14, -4
 377 0002 0446     		mov	r4, r0
 522:Core/Src/main.c **** 	printf("Event RX Timeout\r\n");
 378              		.loc 1 522 2 is_stmt 1 view .LVU85
 379 0004 0748     		ldr	r0, .L24
 380              	.LVL33:
 381              		.loc 1 522 2 is_stmt 0 view .LVU86
 382 0006 FFF7FEFF 		bl	puts
 383              	.LVL34:
 523:Core/Src/main.c **** 
 524:Core/Src/main.c **** 	switch (fsm->subState)
 384              		.loc 1 524 2 is_stmt 1 view .LVU87
 385              		.loc 1 524 13 is_stmt 0 view .LVU88
 386 000a 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 387              		.loc 1 524 2 view .LVU89
 388 000c 012B     		cmp	r3, #1
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 18


 389 000e 00D0     		beq	.L23
 390              	.L20:
 525:Core/Src/main.c **** 	{
 526:Core/Src/main.c **** 	case SSTATE_RX:
 527:Core/Src/main.c **** 		delay(fsm->randomDelay);
 528:Core/Src/main.c **** 		enterMasterTx(fsm);
 529:Core/Src/main.c **** 		fsm->subState = SSTATE_TX;
 530:Core/Src/main.c **** 		break;
 531:Core/Src/main.c **** 	default:
 532:Core/Src/main.c **** 		break;
 533:Core/Src/main.c **** 	}
 534:Core/Src/main.c **** }
 391              		.loc 1 534 1 view .LVU90
 392 0010 10BD     		pop	{r4, pc}
 393              	.LVL35:
 394              	.L23:
 527:Core/Src/main.c **** 		enterMasterTx(fsm);
 395              		.loc 1 527 3 is_stmt 1 view .LVU91
 396 0012 E068     		ldr	r0, [r4, #12]
 397 0014 FFF7FEFF 		bl	delay
 398              	.LVL36:
 528:Core/Src/main.c **** 		fsm->subState = SSTATE_TX;
 399              		.loc 1 528 3 view .LVU92
 400 0018 2046     		mov	r0, r4
 401 001a FFF7FEFF 		bl	enterMasterTx
 402              	.LVL37:
 529:Core/Src/main.c **** 		break;
 403              		.loc 1 529 3 view .LVU93
 529:Core/Src/main.c **** 		break;
 404              		.loc 1 529 17 is_stmt 0 view .LVU94
 405 001e 0223     		movs	r3, #2
 406 0020 2370     		strb	r3, [r4]
 530:Core/Src/main.c **** 	default:
 407              		.loc 1 530 3 is_stmt 1 view .LVU95
 408              		.loc 1 534 1 is_stmt 0 view .LVU96
 409 0022 F5E7     		b	.L20
 410              	.L25:
 411              		.align	2
 412              	.L24:
 413 0024 00000000 		.word	.LC3
 414              		.cfi_endproc
 415              	.LFE1173:
 417              		.section	.rodata.eventRxError.str1.4,"aMS",%progbits,1
 418              		.align	2
 419              	.LC4:
 420 0000 4576656E 		.ascii	"Event Rx Error\015\000"
 420      74205278 
 420      20457272 
 420      6F720D00 
 421              		.section	.text.eventRxError,"ax",%progbits
 422              		.align	1
 423              		.global	eventRxError
 424              		.syntax unified
 425              		.thumb
 426              		.thumb_func
 427              		.fpu softvfp
 429              	eventRxError:
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 19


 430              	.LVL38:
 431              	.LFB1174:
 535:Core/Src/main.c **** 
 536:Core/Src/main.c **** 
 537:Core/Src/main.c **** /**
 538:Core/Src/main.c ****  * @brief  Process the RX Error event
 539:Core/Src/main.c ****  * @param  fsm pointer to FSM context
 540:Core/Src/main.c ****  * @retval None
 541:Core/Src/main.c ****  */
 542:Core/Src/main.c **** void eventRxError(pingPongFSM_t *const fsm)
 543:Core/Src/main.c **** {
 432              		.loc 1 543 1 is_stmt 1 view -0
 433              		.cfi_startproc
 434              		@ args = 0, pretend = 0, frame = 0
 435              		@ frame_needed = 0, uses_anonymous_args = 0
 436              		.loc 1 543 1 is_stmt 0 view .LVU98
 437 0000 10B5     		push	{r4, lr}
 438              		.cfi_def_cfa_offset 8
 439              		.cfi_offset 4, -8
 440              		.cfi_offset 14, -4
 441 0002 0446     		mov	r4, r0
 544:Core/Src/main.c **** 	printf("Event Rx Error\r\n");
 442              		.loc 1 544 2 is_stmt 1 view .LVU99
 443 0004 0748     		ldr	r0, .L30
 444              	.LVL39:
 445              		.loc 1 544 2 is_stmt 0 view .LVU100
 446 0006 FFF7FEFF 		bl	puts
 447              	.LVL40:
 545:Core/Src/main.c **** 	switch (fsm->subState)
 448              		.loc 1 545 2 is_stmt 1 view .LVU101
 449              		.loc 1 545 13 is_stmt 0 view .LVU102
 450 000a 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 451              		.loc 1 545 2 view .LVU103
 452 000c 012B     		cmp	r3, #1
 453 000e 00D0     		beq	.L29
 454              	.L26:
 546:Core/Src/main.c **** 	{
 547:Core/Src/main.c **** 	case SSTATE_RX:
 548:Core/Src/main.c **** 		delay(fsm->randomDelay);
 549:Core/Src/main.c **** 		enterMasterTx(fsm);
 550:Core/Src/main.c **** 		fsm->subState = SSTATE_TX;
 551:Core/Src/main.c **** 		break;
 552:Core/Src/main.c **** 	default:
 553:Core/Src/main.c **** 		break;
 554:Core/Src/main.c **** 	}
 555:Core/Src/main.c **** }
 455              		.loc 1 555 1 view .LVU104
 456 0010 10BD     		pop	{r4, pc}
 457              	.LVL41:
 458              	.L29:
 548:Core/Src/main.c **** 		enterMasterTx(fsm);
 459              		.loc 1 548 3 is_stmt 1 view .LVU105
 460 0012 E068     		ldr	r0, [r4, #12]
 461 0014 FFF7FEFF 		bl	delay
 462              	.LVL42:
 549:Core/Src/main.c **** 		fsm->subState = SSTATE_TX;
 463              		.loc 1 549 3 view .LVU106
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 20


 464 0018 2046     		mov	r0, r4
 465 001a FFF7FEFF 		bl	enterMasterTx
 466              	.LVL43:
 550:Core/Src/main.c **** 		break;
 467              		.loc 1 550 3 view .LVU107
 550:Core/Src/main.c **** 		break;
 468              		.loc 1 550 17 is_stmt 0 view .LVU108
 469 001e 0223     		movs	r3, #2
 470 0020 2370     		strb	r3, [r4]
 551:Core/Src/main.c **** 	default:
 471              		.loc 1 551 3 is_stmt 1 view .LVU109
 472              		.loc 1 555 1 is_stmt 0 view .LVU110
 473 0022 F5E7     		b	.L26
 474              	.L31:
 475              		.align	2
 476              	.L30:
 477 0024 00000000 		.word	.LC4
 478              		.cfi_endproc
 479              	.LFE1174:
 481              		.section	.rodata.enterMasterRx.str1.4,"aMS",%progbits,1
 482              		.align	2
 483              	.LC5:
 484 0000 4D617374 		.ascii	"Master Rx start\015\000"
 484      65722052 
 484      78207374 
 484      6172740D 
 484      00
 485              		.section	.text.enterMasterRx,"ax",%progbits
 486              		.align	1
 487              		.global	enterMasterRx
 488              		.syntax unified
 489              		.thumb
 490              		.thumb_func
 491              		.fpu softvfp
 493              	enterMasterRx:
 494              	.LVL44:
 495              	.LFB1170:
 453:Core/Src/main.c **** 	printf("Master Rx start\r\n");
 496              		.loc 1 453 1 is_stmt 1 view -0
 497              		.cfi_startproc
 498              		@ args = 0, pretend = 0, frame = 0
 499              		@ frame_needed = 0, uses_anonymous_args = 0
 453:Core/Src/main.c **** 	printf("Master Rx start\r\n");
 500              		.loc 1 453 1 is_stmt 0 view .LVU112
 501 0000 10B5     		push	{r4, lr}
 502              		.cfi_def_cfa_offset 8
 503              		.cfi_offset 4, -8
 504              		.cfi_offset 14, -4
 505 0002 0446     		mov	r4, r0
 454:Core/Src/main.c **** 	SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR,
 506              		.loc 1 454 2 is_stmt 1 view .LVU113
 507 0004 0B48     		ldr	r0, .L34
 508              	.LVL45:
 454:Core/Src/main.c **** 	SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR,
 509              		.loc 1 454 2 is_stmt 0 view .LVU114
 510 0006 FFF7FEFF 		bl	puts
 511              	.LVL46:
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 21


 455:Core/Src/main.c **** 			IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR,
 512              		.loc 1 455 2 is_stmt 1 view .LVU115
 513 000a 0023     		movs	r3, #0
 514 000c 1A46     		mov	r2, r3
 515 000e 40F26221 		movw	r1, #610
 516 0012 0846     		mov	r0, r1
 517 0014 FFF7FEFF 		bl	SUBGRF_SetDioIrqParams
 518              	.LVL47:
 459:Core/Src/main.c **** 	packetParams.Params.LoRa.PayloadLength = 0xFF;
 519              		.loc 1 459 2 view .LVU116
 520 0018 0021     		movs	r1, #0
 521 001a 0120     		movs	r0, #1
 522 001c FFF7FEFF 		bl	SUBGRF_SetSwitch
 523              	.LVL48:
 460:Core/Src/main.c **** 	SUBGRF_SetPacketParams(&packetParams);
 524              		.loc 1 460 2 view .LVU117
 460:Core/Src/main.c **** 	SUBGRF_SetPacketParams(&packetParams);
 525              		.loc 1 460 41 is_stmt 0 view .LVU118
 526 0020 0548     		ldr	r0, .L34+4
 527 0022 FF23     		movs	r3, #255
 528 0024 4374     		strb	r3, [r0, #17]
 461:Core/Src/main.c **** 	SUBGRF_SetRx(fsm->rxTimeout << 6);
 529              		.loc 1 461 2 is_stmt 1 view .LVU119
 530 0026 FFF7FEFF 		bl	SUBGRF_SetPacketParams
 531              	.LVL49:
 462:Core/Src/main.c **** }
 532              		.loc 1 462 2 view .LVU120
 462:Core/Src/main.c **** }
 533              		.loc 1 462 18 is_stmt 0 view .LVU121
 534 002a 6068     		ldr	r0, [r4, #4]
 462:Core/Src/main.c **** }
 535              		.loc 1 462 2 view .LVU122
 536 002c 8001     		lsls	r0, r0, #6
 537 002e FFF7FEFF 		bl	SUBGRF_SetRx
 538              	.LVL50:
 463:Core/Src/main.c **** 
 539              		.loc 1 463 1 view .LVU123
 540 0032 10BD     		pop	{r4, pc}
 541              	.LVL51:
 542              	.L35:
 463:Core/Src/main.c **** 
 543              		.loc 1 463 1 view .LVU124
 544              		.align	2
 545              	.L34:
 546 0034 00000000 		.word	.LC5
 547 0038 00000000 		.word	.LANCHOR1
 548              		.cfi_endproc
 549              	.LFE1170:
 551              		.section	.rodata.eventTxDone.str1.4,"aMS",%progbits,1
 552              		.align	2
 553              	.LC6:
 554 0000 4576656E 		.ascii	"Event TX Done\015\012\015\000"
 554      74205458 
 554      20446F6E 
 554      650D0A0D 
 554      00
 555              		.section	.text.eventTxDone,"ax",%progbits
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 22


 556              		.align	1
 557              		.global	eventTxDone
 558              		.syntax unified
 559              		.thumb
 560              		.thumb_func
 561              		.fpu softvfp
 563              	eventTxDone:
 564              	.LVL52:
 565              	.LFB1167:
 377:Core/Src/main.c **** 	printf("Event TX Done\r\n\r\n");
 566              		.loc 1 377 1 is_stmt 1 view -0
 567              		.cfi_startproc
 568              		@ args = 0, pretend = 0, frame = 0
 569              		@ frame_needed = 0, uses_anonymous_args = 0
 377:Core/Src/main.c **** 	printf("Event TX Done\r\n\r\n");
 570              		.loc 1 377 1 is_stmt 0 view .LVU126
 571 0000 10B5     		push	{r4, lr}
 572              		.cfi_def_cfa_offset 8
 573              		.cfi_offset 4, -8
 574              		.cfi_offset 14, -4
 575 0002 0446     		mov	r4, r0
 378:Core/Src/main.c **** 	switch (fsm->subState)
 576              		.loc 1 378 2 is_stmt 1 view .LVU127
 577 0004 0648     		ldr	r0, .L40
 578              	.LVL53:
 378:Core/Src/main.c **** 	switch (fsm->subState)
 579              		.loc 1 378 2 is_stmt 0 view .LVU128
 580 0006 FFF7FEFF 		bl	puts
 581              	.LVL54:
 379:Core/Src/main.c **** 	{
 582              		.loc 1 379 2 is_stmt 1 view .LVU129
 379:Core/Src/main.c **** 	{
 583              		.loc 1 379 13 is_stmt 0 view .LVU130
 584 000a 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 379:Core/Src/main.c **** 	{
 585              		.loc 1 379 2 view .LVU131
 586 000c 022B     		cmp	r3, #2
 587 000e 00D0     		beq	.L39
 588              	.L36:
 388:Core/Src/main.c **** 
 589              		.loc 1 388 1 view .LVU132
 590 0010 10BD     		pop	{r4, pc}
 591              	.LVL55:
 592              	.L39:
 382:Core/Src/main.c **** 		fsm->subState = SSTATE_RX;
 593              		.loc 1 382 3 is_stmt 1 view .LVU133
 594 0012 2046     		mov	r0, r4
 595 0014 FFF7FEFF 		bl	enterMasterRx
 596              	.LVL56:
 383:Core/Src/main.c **** 		break;
 597              		.loc 1 383 3 view .LVU134
 383:Core/Src/main.c **** 		break;
 598              		.loc 1 383 17 is_stmt 0 view .LVU135
 599 0018 0123     		movs	r3, #1
 600 001a 2370     		strb	r3, [r4]
 384:Core/Src/main.c **** 	default:
 601              		.loc 1 384 3 is_stmt 1 view .LVU136
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 23


 388:Core/Src/main.c **** 
 602              		.loc 1 388 1 is_stmt 0 view .LVU137
 603 001c F8E7     		b	.L36
 604              	.L41:
 605 001e 00BF     		.align	2
 606              	.L40:
 607 0020 00000000 		.word	.LC6
 608              		.cfi_endproc
 609              	.LFE1167:
 611              		.section	.rodata.eventTxTimeout.str1.4,"aMS",%progbits,1
 612              		.align	2
 613              	.LC7:
 614 0000 4576656E 		.ascii	"Event TX Timeout\015\000"
 614      74205458 
 614      2054696D 
 614      656F7574 
 614      0D00
 615              		.section	.text.eventTxTimeout,"ax",%progbits
 616              		.align	1
 617              		.global	eventTxTimeout
 618              		.syntax unified
 619              		.thumb
 620              		.thumb_func
 621              		.fpu softvfp
 623              	eventTxTimeout:
 624              	.LVL57:
 625              	.LFB1172:
 501:Core/Src/main.c **** 	printf("Event TX Timeout\r\n");
 626              		.loc 1 501 1 is_stmt 1 view -0
 627              		.cfi_startproc
 628              		@ args = 0, pretend = 0, frame = 0
 629              		@ frame_needed = 0, uses_anonymous_args = 0
 501:Core/Src/main.c **** 	printf("Event TX Timeout\r\n");
 630              		.loc 1 501 1 is_stmt 0 view .LVU139
 631 0000 10B5     		push	{r4, lr}
 632              		.cfi_def_cfa_offset 8
 633              		.cfi_offset 4, -8
 634              		.cfi_offset 14, -4
 635 0002 0446     		mov	r4, r0
 502:Core/Src/main.c **** 	switch (fsm->subState)
 636              		.loc 1 502 2 is_stmt 1 view .LVU140
 637 0004 0648     		ldr	r0, .L46
 638              	.LVL58:
 502:Core/Src/main.c **** 	switch (fsm->subState)
 639              		.loc 1 502 2 is_stmt 0 view .LVU141
 640 0006 FFF7FEFF 		bl	puts
 641              	.LVL59:
 503:Core/Src/main.c **** 	{
 642              		.loc 1 503 2 is_stmt 1 view .LVU142
 503:Core/Src/main.c **** 	{
 643              		.loc 1 503 13 is_stmt 0 view .LVU143
 644 000a 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 503:Core/Src/main.c **** 	{
 645              		.loc 1 503 2 view .LVU144
 646 000c 022B     		cmp	r3, #2
 647 000e 00D0     		beq	.L45
 648              	.L42:
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 24


 512:Core/Src/main.c **** 
 649              		.loc 1 512 1 view .LVU145
 650 0010 10BD     		pop	{r4, pc}
 651              	.LVL60:
 652              	.L45:
 506:Core/Src/main.c **** 		fsm->subState = SSTATE_RX;
 653              		.loc 1 506 3 is_stmt 1 view .LVU146
 654 0012 2046     		mov	r0, r4
 655 0014 FFF7FEFF 		bl	enterMasterRx
 656              	.LVL61:
 507:Core/Src/main.c **** 		break;
 657              		.loc 1 507 3 view .LVU147
 507:Core/Src/main.c **** 		break;
 658              		.loc 1 507 17 is_stmt 0 view .LVU148
 659 0018 0123     		movs	r3, #1
 660 001a 2370     		strb	r3, [r4]
 508:Core/Src/main.c **** 	default:
 661              		.loc 1 508 3 is_stmt 1 view .LVU149
 512:Core/Src/main.c **** 
 662              		.loc 1 512 1 is_stmt 0 view .LVU150
 663 001c F8E7     		b	.L42
 664              	.L47:
 665 001e 00BF     		.align	2
 666              	.L46:
 667 0020 00000000 		.word	.LC7
 668              		.cfi_endproc
 669              	.LFE1172:
 671              		.section	.rodata.transitionRxDone.str1.4,"aMS",%progbits,1
 672              		.align	2
 673              	.LC8:
 674 0000 41637475 		.ascii	"Actual Message: %s\015\012\000"
 674      616C204D 
 674      65737361 
 674      67653A20 
 674      25730D0A 
 675 0015 000000   		.align	2
 676              	.LC9:
 677 0018 52737369 		.ascii	"RssiValue=%d dBm, SnrValue=%d Hz\015\012\015\012\000"
 677      56616C75 
 677      653D2564 
 677      2064426D 
 677      2C20536E 
 678              		.section	.text.transitionRxDone,"ax",%progbits
 679              		.align	1
 680              		.global	transitionRxDone
 681              		.syntax unified
 682              		.thumb
 683              		.thumb_func
 684              		.fpu softvfp
 686              	transitionRxDone:
 687              	.LVL62:
 688              	.LFB1171:
 472:Core/Src/main.c **** 	PacketStatus_t packetStatus;
 689              		.loc 1 472 1 is_stmt 1 view -0
 690              		.cfi_startproc
 691              		@ args = 0, pretend = 0, frame = 24
 692              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 25


 472:Core/Src/main.c **** 	PacketStatus_t packetStatus;
 693              		.loc 1 472 1 is_stmt 0 view .LVU152
 694 0000 B0B5     		push	{r4, r5, r7, lr}
 695              		.cfi_def_cfa_offset 16
 696              		.cfi_offset 4, -16
 697              		.cfi_offset 5, -12
 698              		.cfi_offset 7, -8
 699              		.cfi_offset 14, -4
 700 0002 86B0     		sub	sp, sp, #24
 701              		.cfi_def_cfa_offset 40
 702 0004 00AF     		add	r7, sp, #0
 703              		.cfi_def_cfa_register 7
 704 0006 0446     		mov	r4, r0
 473:Core/Src/main.c **** 
 705              		.loc 1 473 2 is_stmt 1 view .LVU153
 476:Core/Src/main.c **** 	SUBGRF_WriteRegister(0x0944, (SUBGRF_ReadRegister(0x0944) | 0x02));
 706              		.loc 1 476 2 view .LVU154
 707 0008 0021     		movs	r1, #0
 708 000a 4FF41260 		mov	r0, #2336
 709              	.LVL63:
 476:Core/Src/main.c **** 	SUBGRF_WriteRegister(0x0944, (SUBGRF_ReadRegister(0x0944) | 0x02));
 710              		.loc 1 476 2 is_stmt 0 view .LVU155
 711 000e FFF7FEFF 		bl	SUBGRF_WriteRegister
 712              	.LVL64:
 477:Core/Src/main.c **** 
 713              		.loc 1 477 2 is_stmt 1 view .LVU156
 477:Core/Src/main.c **** 
 714              		.loc 1 477 32 is_stmt 0 view .LVU157
 715 0012 40F64410 		movw	r0, #2372
 716 0016 FFF7FEFF 		bl	SUBGRF_ReadRegister
 717              	.LVL65:
 477:Core/Src/main.c **** 
 718              		.loc 1 477 2 view .LVU158
 719 001a 40F00201 		orr	r1, r0, #2
 720 001e C9B2     		uxtb	r1, r1
 721 0020 40F64410 		movw	r0, #2372
 722 0024 FFF7FEFF 		bl	SUBGRF_WriteRegister
 723              	.LVL66:
 479:Core/Src/main.c **** 	SUBGRF_GetPacketStatus(&packetStatus);
 724              		.loc 1 479 2 is_stmt 1 view .LVU159
 479:Core/Src/main.c **** 	SUBGRF_GetPacketStatus(&packetStatus);
 725              		.loc 1 479 31 is_stmt 0 view .LVU160
 726 0028 04F11005 		add	r5, r4, #16
 479:Core/Src/main.c **** 	SUBGRF_GetPacketStatus(&packetStatus);
 727              		.loc 1 479 2 view .LVU161
 728 002c FF22     		movs	r2, #255
 729 002e 04F58871 		add	r1, r4, #272
 730 0032 2846     		mov	r0, r5
 731 0034 FFF7FEFF 		bl	SUBGRF_GetPayload
 732              	.LVL67:
 480:Core/Src/main.c **** 
 733              		.loc 1 480 2 is_stmt 1 view .LVU162
 734 0038 381D     		adds	r0, r7, #4
 735 003a FFF7FEFF 		bl	SUBGRF_GetPacketStatus
 736              	.LVL68:
 482:Core/Src/main.c **** 	memcpy(rxMsg, fsm->rxBuffer, fsm->rxSize);
 737              		.loc 1 482 2 view .LVU163
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 26


 482:Core/Src/main.c **** 	memcpy(rxMsg, fsm->rxBuffer, fsm->rxSize);
 738              		.loc 1 482 16 is_stmt 0 view .LVU164
 739 003e 94F81021 		ldrb	r2, [r4, #272]	@ zero_extendqisi2
 740              	.LVL69:
 482:Core/Src/main.c **** 	memcpy(rxMsg, fsm->rxBuffer, fsm->rxSize);
 741              		.loc 1 482 7 view .LVU165
 742 0042 D31D     		adds	r3, r2, #7
 743 0044 03F4FC73 		and	r3, r3, #504
 744 0048 ADEB030D 		sub	sp, sp, r3
 745              	.LVL70:
 483:Core/Src/main.c **** 	color(RED, YES);
 746              		.loc 1 483 2 is_stmt 1 view .LVU166
 747 004c 2946     		mov	r1, r5
 748 004e 6846     		mov	r0, sp
 749 0050 FFF7FEFF 		bl	memcpy
 750              	.LVL71:
 484:Core/Src/main.c **** 	printf("Actual Message: %s\r\n", rxMsg);
 751              		.loc 1 484 2 view .LVU167
 752 0054 0121     		movs	r1, #1
 753 0056 0846     		mov	r0, r1
 754 0058 FFF7FEFF 		bl	color
 755              	.LVL72:
 485:Core/Src/main.c **** 	colorDefault();
 756              		.loc 1 485 2 view .LVU168
 757 005c 6946     		mov	r1, sp
 758 005e 0748     		ldr	r0, .L50
 759 0060 FFF7FEFF 		bl	printf
 760              	.LVL73:
 486:Core/Src/main.c **** 	printf("RssiValue=%d dBm, SnrValue=%d Hz\r\n\r\n", packetStatus.Params.LoRa.RssiPkt, packetStatus.
 761              		.loc 1 486 2 view .LVU169
 762 0064 FFF7FEFF 		bl	colorDefault
 763              	.LVL74:
 487:Core/Src/main.c **** }
 764              		.loc 1 487 2 view .LVU170
 765 0068 97F91120 		ldrsb	r2, [r7, #17]
 766 006c 97F91010 		ldrsb	r1, [r7, #16]
 767 0070 0348     		ldr	r0, .L50+4
 768 0072 FFF7FEFF 		bl	printf
 769              	.LVL75:
 488:Core/Src/main.c **** 
 770              		.loc 1 488 1 is_stmt 0 view .LVU171
 771 0076 1837     		adds	r7, r7, #24
 772              		.cfi_def_cfa_offset 16
 773 0078 BD46     		mov	sp, r7
 774              		.cfi_def_cfa_register 13
 775              	.LVL76:
 488:Core/Src/main.c **** 
 776              		.loc 1 488 1 view .LVU172
 777              		@ sp needed
 778 007a B0BD     		pop	{r4, r5, r7, pc}
 779              	.LVL77:
 780              	.L51:
 488:Core/Src/main.c **** 
 781              		.loc 1 488 1 view .LVU173
 782              		.align	2
 783              	.L50:
 784 007c 00000000 		.word	.LC8
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 27


 785 0080 18000000 		.word	.LC9
 786              		.cfi_endproc
 787              	.LFE1171:
 789              		.section	.rodata.eventRxDone.str1.4,"aMS",%progbits,1
 790              		.align	2
 791              	.LC10:
 792 0000 4576656E 		.ascii	"Event RX Done\015\000"
 792      74205258 
 792      20446F6E 
 792      650D00
 793              		.section	.text.eventRxDone,"ax",%progbits
 794              		.align	1
 795              		.global	eventRxDone
 796              		.syntax unified
 797              		.thumb
 798              		.thumb_func
 799              		.fpu softvfp
 801              	eventRxDone:
 802              	.LVL78:
 803              	.LFB1169:
 423:Core/Src/main.c **** 	printf("Event RX Done\r\n");
 804              		.loc 1 423 1 is_stmt 1 view -0
 805              		.cfi_startproc
 806              		@ args = 0, pretend = 0, frame = 0
 807              		@ frame_needed = 0, uses_anonymous_args = 0
 423:Core/Src/main.c **** 	printf("Event RX Done\r\n");
 808              		.loc 1 423 1 is_stmt 0 view .LVU175
 809 0000 10B5     		push	{r4, lr}
 810              		.cfi_def_cfa_offset 8
 811              		.cfi_offset 4, -8
 812              		.cfi_offset 14, -4
 813 0002 0446     		mov	r4, r0
 424:Core/Src/main.c **** 	switch (fsm->subState)
 814              		.loc 1 424 2 is_stmt 1 view .LVU176
 815 0004 1548     		ldr	r0, .L58
 816              	.LVL79:
 424:Core/Src/main.c **** 	switch (fsm->subState)
 817              		.loc 1 424 2 is_stmt 0 view .LVU177
 818 0006 FFF7FEFF 		bl	puts
 819              	.LVL80:
 425:Core/Src/main.c **** 	{
 820              		.loc 1 425 2 is_stmt 1 view .LVU178
 425:Core/Src/main.c **** 	{
 821              		.loc 1 425 13 is_stmt 0 view .LVU179
 822 000a 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 425:Core/Src/main.c **** 	{
 823              		.loc 1 425 2 view .LVU180
 824 000c 012B     		cmp	r3, #1
 825 000e 00D0     		beq	.L57
 826              	.L52:
 444:Core/Src/main.c **** 
 827              		.loc 1 444 1 view .LVU181
 828 0010 10BD     		pop	{r4, pc}
 829              	.LVL81:
 830              	.L57:
 428:Core/Src/main.c **** 		if (strtol(fsm->rxBuffer, NULL, 10) != NULL)
 831              		.loc 1 428 3 is_stmt 1 view .LVU182
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 28


 832 0012 2046     		mov	r0, r4
 833 0014 FFF7FEFF 		bl	transitionRxDone
 834              	.LVL82:
 429:Core/Src/main.c **** 		{
 835              		.loc 1 429 3 view .LVU183
 429:Core/Src/main.c **** 		{
 836              		.loc 1 429 7 is_stmt 0 view .LVU184
 837 0018 0A22     		movs	r2, #10
 838 001a 0021     		movs	r1, #0
 839 001c 04F11000 		add	r0, r4, #16
 840 0020 FFF7FEFF 		bl	strtol
 841              	.LVL83:
 429:Core/Src/main.c **** 		{
 842              		.loc 1 429 6 view .LVU185
 843 0024 A8B1     		cbz	r0, .L54
 431:Core/Src/main.c **** 			while((systickCounter % 1000) != 0);
 844              		.loc 1 431 4 is_stmt 1 view .LVU186
 845 0026 FFF7FEFF 		bl	BSP_LED_Toggle
 846              	.LVL84:
 432:Core/Src/main.c **** 			enterMasterTx(fsm);
 847              		.loc 1 432 4 view .LVU187
 848              	.L55:
 432:Core/Src/main.c **** 			enterMasterTx(fsm);
 849              		.loc 1 432 39 discriminator 1 view .LVU188
 432:Core/Src/main.c **** 			enterMasterTx(fsm);
 850              		.loc 1 432 9 discriminator 1 view .LVU189
 432:Core/Src/main.c **** 			enterMasterTx(fsm);
 851              		.loc 1 432 34 is_stmt 0 discriminator 1 view .LVU190
 852 002a 0D4B     		ldr	r3, .L58+4
 853 002c 1B88     		ldrh	r3, [r3]
 854 002e 9BB2     		uxth	r3, r3
 855 0030 0C4A     		ldr	r2, .L58+8
 856 0032 A2FB0312 		umull	r1, r2, r2, r3
 857 0036 9209     		lsrs	r2, r2, #6
 858 0038 4FF47A71 		mov	r1, #1000
 859 003c 01FB1233 		mls	r3, r1, r2, r3
 860 0040 9BB2     		uxth	r3, r3
 432:Core/Src/main.c **** 			enterMasterTx(fsm);
 861              		.loc 1 432 9 discriminator 1 view .LVU191
 862 0042 002B     		cmp	r3, #0
 863 0044 F1D1     		bne	.L55
 433:Core/Src/main.c **** 			fsm->subState = SSTATE_TX;
 864              		.loc 1 433 4 is_stmt 1 view .LVU192
 865 0046 2046     		mov	r0, r4
 866 0048 FFF7FEFF 		bl	enterMasterTx
 867              	.LVL85:
 434:Core/Src/main.c **** 		}
 868              		.loc 1 434 4 view .LVU193
 434:Core/Src/main.c **** 		}
 869              		.loc 1 434 18 is_stmt 0 view .LVU194
 870 004c 0223     		movs	r3, #2
 871 004e 2370     		strb	r3, [r4]
 872 0050 DEE7     		b	.L52
 873              	.L54:
 438:Core/Src/main.c **** 		}
 874              		.loc 1 438 4 is_stmt 1 view .LVU195
 875 0052 2046     		mov	r0, r4
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 29


 876 0054 FFF7FEFF 		bl	enterMasterRx
 877              	.LVL86:
 444:Core/Src/main.c **** 
 878              		.loc 1 444 1 is_stmt 0 view .LVU196
 879 0058 DAE7     		b	.L52
 880              	.L59:
 881 005a 00BF     		.align	2
 882              	.L58:
 883 005c 00000000 		.word	.LC10
 884 0060 00000000 		.word	.LANCHOR2
 885 0064 D34D6210 		.word	274877907
 886              		.cfi_endproc
 887              	.LFE1169:
 889              		.section	.text.Error_Handler,"ax",%progbits
 890              		.align	1
 891              		.global	Error_Handler
 892              		.syntax unified
 893              		.thumb
 894              		.thumb_func
 895              		.fpu softvfp
 897              	Error_Handler:
 898              	.LFB1175:
 556:Core/Src/main.c **** 
 557:Core/Src/main.c **** 
 558:Core/Src/main.c **** /* USER CODE END 4 */
 559:Core/Src/main.c **** 
 560:Core/Src/main.c **** /**
 561:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
 562:Core/Src/main.c ****  * @retval None
 563:Core/Src/main.c ****  */
 564:Core/Src/main.c **** void Error_Handler(void)
 565:Core/Src/main.c **** {
 899              		.loc 1 565 1 is_stmt 1 view -0
 900              		.cfi_startproc
 901              		@ Volatile: function does not return.
 902              		@ args = 0, pretend = 0, frame = 0
 903              		@ frame_needed = 0, uses_anonymous_args = 0
 904              		@ link register save eliminated.
 566:Core/Src/main.c **** 	/* USER CODE BEGIN Error_Handler_Debug */
 567:Core/Src/main.c **** 	/* User can add his own implementation to report the HAL error return state */
 568:Core/Src/main.c **** 	__disable_irq();
 905              		.loc 1 568 2 view .LVU198
 906              	.LBB17:
 907              	.LBI17:
 908              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 30


  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 31


  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 32


 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 33


 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 909              		.loc 2 207 27 view .LVU199
 910              	.LBB18:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 911              		.loc 2 209 3 view .LVU200
 912              		.syntax unified
 913              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 914 0000 72B6     		cpsid i
 915              	@ 0 "" 2
 916              		.thumb
 917              		.syntax unified
 918              	.L61:
 919              	.LBE18:
 920              	.LBE17:
 569:Core/Src/main.c **** 	while (1)
 921              		.loc 1 569 2 discriminator 1 view .LVU201
 570:Core/Src/main.c **** 	{
 571:Core/Src/main.c **** 	}
 922              		.loc 1 571 2 discriminator 1 view .LVU202
 569:Core/Src/main.c **** 	while (1)
 923              		.loc 1 569 8 discriminator 1 view .LVU203
 924 0002 FEE7     		b	.L61
 925              		.cfi_endproc
 926              	.LFE1175:
 928              		.section	.text.SystemClock_Config,"ax",%progbits
 929              		.align	1
 930              		.global	SystemClock_Config
 931              		.syntax unified
 932              		.thumb
 933              		.thumb_func
 934              		.fpu softvfp
 936              	SystemClock_Config:
 937              	.LFB1164:
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 34


 245:Core/Src/main.c **** 	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 938              		.loc 1 245 1 view -0
 939              		.cfi_startproc
 940              		@ args = 0, pretend = 0, frame = 104
 941              		@ frame_needed = 0, uses_anonymous_args = 0
 942 0000 10B5     		push	{r4, lr}
 943              		.cfi_def_cfa_offset 8
 944              		.cfi_offset 4, -8
 945              		.cfi_offset 14, -4
 946 0002 9AB0     		sub	sp, sp, #104
 947              		.cfi_def_cfa_offset 112
 246:Core/Src/main.c **** 	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 948              		.loc 1 246 2 view .LVU205
 246:Core/Src/main.c **** 	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 949              		.loc 1 246 21 is_stmt 0 view .LVU206
 950 0004 4822     		movs	r2, #72
 951 0006 0021     		movs	r1, #0
 952 0008 08A8     		add	r0, sp, #32
 953 000a FFF7FEFF 		bl	memset
 954              	.LVL87:
 247:Core/Src/main.c **** 
 955              		.loc 1 247 2 is_stmt 1 view .LVU207
 247:Core/Src/main.c **** 
 956              		.loc 1 247 21 is_stmt 0 view .LVU208
 957 000e 0024     		movs	r4, #0
 958 0010 0294     		str	r4, [sp, #8]
 959 0012 0394     		str	r4, [sp, #12]
 960 0014 0494     		str	r4, [sp, #16]
 961 0016 0594     		str	r4, [sp, #20]
 962 0018 0694     		str	r4, [sp, #24]
 963 001a 0794     		str	r4, [sp, #28]
 251:Core/Src/main.c **** 	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 964              		.loc 1 251 2 is_stmt 1 view .LVU209
 965 001c FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 966              	.LVL88:
 252:Core/Src/main.c **** 	/** Configure the main internal regulator output voltage
 967              		.loc 1 252 2 view .LVU210
 968              	.LBB19:
 969              	.LBI19:
 970              		.file 3 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h"
   1:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
   2:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   ******************************************************************************
   3:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @file    stm32wlxx_ll_rcc.h
   4:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @author  MCD Application Team
   5:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief   Header file of RCC LL module.
   6:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   ******************************************************************************
   7:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @attention
   8:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *
   9:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * Copyright (c) 2020 STMicroelectronics.
  10:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * All rights reserved.
  11:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *
  12:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * in the root directory of this software component.
  14:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *
  16:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   ******************************************************************************
  17:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 35


  18:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  19:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #ifndef __STM32WLxx_LL_RCC_H
  21:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define __STM32WLxx_LL_RCC_H
  22:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  23:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #ifdef __cplusplus
  24:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** extern "C" {
  25:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #endif
  26:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  27:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #include "stm32wlxx.h"
  29:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  30:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @addtogroup STM32WLxx_LL_Driver
  31:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
  32:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
  33:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  34:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #if defined(RCC)
  35:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  36:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL RCC
  37:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
  38:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
  39:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  40:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /* Private types -------------------------------------------------------------*/
  41:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /* Private variables ---------------------------------------------------------*/
  42:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Variables RCC Private Variables
  43:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
  44:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
  45:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  46:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define HSE_CONTROL_UNLOCK_KEY 0xCAFECAFEU
  47:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  48:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
  49:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
  50:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
  51:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  52:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /* Private constants ---------------------------------------------------------*/
  53:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /* Private macros ------------------------------------------------------------*/
  54:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  55:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Macros RCC Private Macros
  56:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
  57:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
  58:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
  59:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
  60:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
  61:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #endif /*USE_FULL_LL_DRIVER*/
  62:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  63:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /* Exported types ------------------------------------------------------------*/
  64:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  65:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Types RCC Exported Types
  66:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
  67:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
  68:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  69:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure
  70:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
  71:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
  72:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  73:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
  74:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  RCC Clocks Frequency Structure
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 36


  75:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
  76:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** typedef struct
  77:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
  78:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   uint32_t SYSCLK_Frequency;         /*!< SYSCLK clock frequency */
  79:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   uint32_t HCLK1_Frequency;          /*!< HCLK1 clock frequency  */
  80:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #if defined(DUAL_CORE)
  81:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   uint32_t HCLK2_Frequency;          /*!< HCLK2 clock frequency  */
  82:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #endif /* DUAL_CORE */
  83:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   uint32_t HCLK3_Frequency;          /*!< HCLK3 clock frequency  */
  84:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   uint32_t PCLK1_Frequency;          /*!< PCLK1 clock frequency  */
  85:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   uint32_t PCLK2_Frequency;          /*!< PCLK2 clock frequency  */
  86:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** } LL_RCC_ClocksTypeDef;
  87:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  88:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
  89:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
  90:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
  91:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  92:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
  93:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
  94:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
  95:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
  96:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  97:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /* Exported constants --------------------------------------------------------*/
  98:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Constants RCC Exported Constants
  99:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 100:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 101:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 102:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation
 103:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief    Defines used to adapt values of different oscillators
 104:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note     These values could be modified in the user environment according to
 105:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *           HW set-up.
 106:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 107:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 108:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #if !defined  (HSE_VALUE)
 109:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define HSE_VALUE    32000000U  /*!< Value of the HSE oscillator in Hz */
 110:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #endif /* HSE_VALUE */
 111:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 112:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #if !defined  (HSI_VALUE)
 113:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define HSI_VALUE    16000000U  /*!< Value of the HSI oscillator in Hz */
 114:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #endif /* HSI_VALUE */
 115:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 116:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #if !defined  (LSE_VALUE)
 117:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LSE_VALUE    32768U     /*!< Value of the LSE oscillator in Hz */
 118:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #endif /* LSE_VALUE */
 119:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 120:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #if !defined  (LSI_VALUE)
 121:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LSI_VALUE    32000U     /*!< Value of the LSI oscillator in Hz */
 122:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #endif /* LSI_VALUE */
 123:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 124:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #if !defined  (EXTERNAL_CLOCK_VALUE)
 125:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define EXTERNAL_CLOCK_VALUE    48000U /*!< Value of the I2S_CKIN external oscillator in Hz */
 126:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #endif /* EXTERNAL_CLOCK_VALUE */
 127:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 128:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 129:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 130:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 131:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 37


 132:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines
 133:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_WriteReg function
 134:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 135:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 136:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CICR_LSIRDYC                RCC_CICR_LSIRDYC    /*!< LSI Ready Interrupt Clear */
 137:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CICR_LSERDYC                RCC_CICR_LSERDYC     /*!< LSE Ready Interrupt Clear */
 138:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CICR_MSIRDYC                RCC_CICR_MSIRDYC     /*!< MSI Ready Interrupt Clear */
 139:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CICR_HSIRDYC                RCC_CICR_HSIRDYC     /*!< HSI Ready Interrupt Clear */
 140:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CICR_HSERDYC                RCC_CICR_HSERDYC     /*!< HSE Ready Interrupt Clear */
 141:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CICR_PLLRDYC                RCC_CICR_PLLRDYC     /*!< PLL Ready Interrupt Clear */
 142:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CICR_LSECSSC                RCC_CICR_LSECSSC     /*!< LSE Clock Security System Inte
 143:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CICR_CSSC                   RCC_CICR_CSSC        /*!< Clock Security System Interrup
 144:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 145:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 146:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 147:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 148:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines
 149:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_ReadReg function
 150:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 151:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 152:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CIFR_LSIRDYF                RCC_CIFR_LSIRDYF     /*!< LSI Ready Interrupt flag */
 153:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CIFR_LSERDYF                RCC_CIFR_LSERDYF     /*!< LSE Ready Interrupt flag */
 154:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CIFR_MSIRDYF                RCC_CIFR_MSIRDYF     /*!< MSI Ready Interrupt flag */
 155:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CIFR_HSIRDYF                RCC_CIFR_HSIRDYF     /*!< HSI Ready Interrupt flag */
 156:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CIFR_HSERDYF                RCC_CIFR_HSERDYF     /*!< HSE Ready Interrupt flag */
 157:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CIFR_PLLRDYF                RCC_CIFR_PLLRDYF     /*!< PLL Ready Interrupt flag */
 158:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CIFR_LSECSSF                RCC_CIFR_LSECSSF     /*!< LSE Clock Security System Inte
 159:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CIFR_CSSF                   RCC_CIFR_CSSF        /*!< Clock Security System Interrup
 160:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CSR_LPWRRSTF                RCC_CSR_LPWRRSTF     /*!< Low-Power reset flag */
 161:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CSR_OBLRSTF                 RCC_CSR_OBLRSTF      /*!< OBL reset flag */
 162:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CSR_PINRSTF                 RCC_CSR_PINRSTF      /*!< PIN reset flag */
 163:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CSR_SFTRSTF                 RCC_CSR_SFTRSTF      /*!< Software Reset flag */
 164:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CSR_IWDGRSTF                RCC_CSR_IWDGRSTF     /*!< Independent Watchdog reset fla
 165:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CSR_WWDGRSTF                RCC_CSR_WWDGRSTF     /*!< Window watchdog reset flag */
 166:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CSR_BORRSTF                 RCC_CSR_BORRSTF      /*!< BOR reset flag */
 167:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CSR_RFILASTF                RCC_CSR_RFILARSTF    /*!< Radio illegal access flag */
 168:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 169:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 170:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 171:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 172:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 173:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_IT IT Defines
 174:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief    IT defines which can be used with LL_RCC_ReadReg and  LL_RCC_WriteReg functions
 175:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 176:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 177:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CIER_LSIRDYIE               RCC_CIER_LSIRDYIE      /*!< LSI Ready Interrupt Enable *
 178:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CIER_LSERDYIE               RCC_CIER_LSERDYIE      /*!< LSE Ready Interrupt Enable *
 179:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CIER_MSIRDYIE               RCC_CIER_MSIRDYIE      /*!< MSI Ready Interrupt Enable *
 180:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CIER_HSIRDYIE               RCC_CIER_HSIRDYIE      /*!< HSI Ready Interrupt Enable *
 181:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CIER_HSERDYIE               RCC_CIER_HSERDYIE      /*!< HSE Ready Interrupt Enable *
 182:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CIER_PLLRDYIE               RCC_CIER_PLLRDYIE      /*!< PLL Ready Interrupt Enable *
 183:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CIER_LSECSSIE               RCC_CIER_LSECSSIE      /*!< LSE CSS Interrupt Enable */
 184:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 185:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 186:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 187:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 188:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSEDRIVE  LSE oscillator drive capability
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 38


 189:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 190:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 191:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_LOW                0x00000000U             /*!< Xtal mode lower driving cap
 192:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_BDCR_LSEDRV_0       /*!< Xtal mode medium low drivin
 193:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_BDCR_LSEDRV_1       /*!< Xtal mode medium high drivi
 194:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_HIGH               RCC_BDCR_LSEDRV         /*!< Xtal mode higher driving ca
 195:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 196:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 197:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 198:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 199:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MSIRANGE  MSI clock ranges
 200:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 201:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 202:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_0                  RCC_CR_MSIRANGE_0  /*!< MSI = 100 KHz  */
 203:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_1                  RCC_CR_MSIRANGE_1  /*!< MSI = 200 KHz  */
 204:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_2                  RCC_CR_MSIRANGE_2  /*!< MSI = 400 KHz  */
 205:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_3                  RCC_CR_MSIRANGE_3  /*!< MSI = 800 KHz  */
 206:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_4                  RCC_CR_MSIRANGE_4  /*!< MSI = 1 MHz    */
 207:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_5                  RCC_CR_MSIRANGE_5  /*!< MSI = 2 MHz    */
 208:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_6                  RCC_CR_MSIRANGE_6  /*!< MSI = 4 MHz    */
 209:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_7                  RCC_CR_MSIRANGE_7  /*!< MSI = 8 MHz    */
 210:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_8                  RCC_CR_MSIRANGE_8  /*!< MSI = 16 MHz   */
 211:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_9                  RCC_CR_MSIRANGE_9  /*!< MSI = 24 MHz   */
 212:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_10                 RCC_CR_MSIRANGE_10 /*!< MSI = 32 MHz   */
 213:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_11                 RCC_CR_MSIRANGE_11 /*!< MSI = 48 MHz   */
 214:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 215:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 216:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 217:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 218:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MSISRANGE  MSI range after Standby mode
 219:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 220:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 221:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSISRANGE_4                 RCC_CSR_MSISRANGE_1  /*!< MSI = 1 MHz    */
 222:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSISRANGE_5                 RCC_CSR_MSISRANGE_2  /*!< MSI = 2 MHz    */
 223:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSISRANGE_6                 RCC_CSR_MSISRANGE_4  /*!< MSI = 4 MHz    */
 224:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSISRANGE_7                 RCC_CSR_MSISRANGE_8  /*!< MSI = 8 MHz    */
 225:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 226:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 227:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 228:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 229:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 230:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSCO_CLKSOURCE  LSCO Selection
 231:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 232:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 233:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LSCO_CLKSOURCE_LSI          0x00000000U           /*!< LSI selection for low speed c
 234:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LSCO_CLKSOURCE_LSE          RCC_BDCR_LSCOSEL      /*!< LSE selection for low speed c
 235:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 236:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 237:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 238:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 239:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE  System clock switch
 240:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 241:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 242:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_MSI           0x00000000U    /*!< MSI selection as system clock */
 243:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_0    /*!< HSI selection as system clock */
 244:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_1    /*!< HSE selection as system clock */
 245:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLL           (RCC_CFGR_SW_1 | RCC_CFGR_SW_0)    /*!< PLL selection as
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 39


 246:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 247:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 248:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 249:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 250:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS  System clock switch status
 251:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 252:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 253:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_MSI    0x00000000U   /*!< MSI used as system clock */
 254:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_0   /*!< HSI used as system clock */
 255:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_1   /*!< HSE used as system clock */
 256:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    (RCC_CFGR_SWS_1 | RCC_CFGR_SWS_0)   /*!< PLL used as sys
 257:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 258:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 259:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 260:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 261:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYSCLK_DIV  AHB prescaler
 262:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 263:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 264:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_1                0x00000000U   /*!< SYSCLK not divided */
 265:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_3   /*!< SYSCLK divided by 2 */
 266:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_3                RCC_CFGR_HPRE_0   /*!< SYSCLK divided by 3 */
 267:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_4                (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_0)   /*!< SYSCLK divide
 268:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_5                RCC_CFGR_HPRE_1   /*!< SYSCLK divided by 5 */
 269:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_6                (RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_0)   /*!< SYSCLK divide
 270:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_8                (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_1)   /*!< SYSCLK divide
 271:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_10               (RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1)  /*!< SYSCLK divided
 272:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_16               (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_1 | RCC_CFGR_HPRE_0)  /
 273:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_32               (RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1 | RCC_CFGR_HPRE_0)  /
 274:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_64               (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2)  /*!< SYSCLK divided
 275:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_128              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_0) /*
 276:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_256              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1) /*
 277:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_512              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1 | R
 278:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 279:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 280:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 281:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 282:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB1_DIV  APB low-speed prescaler (APB1)
 283:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 284:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 285:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_APB1_DIV_1                  0x00000000U                            /*!< HCLK1 not di
 286:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_2                       /*!< HCLK1 divide
 287:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_APB1_DIV_4                  (RCC_CFGR_PPRE1_2 | RCC_CFGR_PPRE1_0)  /*!< HCLK1 divide
 288:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_APB1_DIV_8                  (RCC_CFGR_PPRE1_2 | RCC_CFGR_PPRE1_1)  /*!< HCLK1 divide
 289:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_APB1_DIV_16                 (RCC_CFGR_PPRE1_2 | RCC_CFGR_PPRE1_1 | RCC_CFGR_PPRE1_0)
 290:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 291:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 292:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 293:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 294:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB2_DIV  APB high-speed prescaler (APB2)
 295:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 296:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 297:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_APB2_DIV_1                  0x00000000U                            /*!< HCLK1 not di
 298:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_2                       /*!< HCLK1 divide
 299:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_APB2_DIV_4                  (RCC_CFGR_PPRE2_2 | RCC_CFGR_PPRE2_0)  /*!< HCLK1 divide
 300:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_APB2_DIV_8                  (RCC_CFGR_PPRE2_2 | RCC_CFGR_PPRE2_1)  /*!< HCLK1 divide
 301:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_APB2_DIV_16                 (RCC_CFGR_PPRE2_2 | RCC_CFGR_PPRE2_1 | RCC_CFGR_PPRE2_0)
 302:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 40


 303:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 304:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 305:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 306:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_STOP_WAKEUPCLOCK  Wakeup from Stop and CSS backup clock selection
 307:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 308:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 309:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_STOP_WAKEUPCLOCK_MSI        0x00000000U             /*!< MSI selection after wake-up
 310:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_STOP_WAKEUPCLOCK_HSI        RCC_CFGR_STOPWUCK       /*!< HSI selection after wake-up
 311:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 312:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 313:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 314:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 315:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1SOURCE  MCO1 SOURCE selection
 316:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 317:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 318:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_NOCLOCK          0x00000000U                                             
 319:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_0                                       
 320:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_MSI              RCC_CFGR_MCOSEL_1                                       
 321:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI              (RCC_CFGR_MCOSEL_0| RCC_CFGR_MCOSEL_1)                  
 322:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_2                                       
 323:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK           (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_2)                   
 324:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSI              (RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2)                   
 325:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSE              RCC_CFGR_MCOSEL_3                                       
 326:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLPCLK          (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_2|RCC_CFGR_MCOSEL_3) 
 327:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLQCLK          (RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2|RCC_CFGR_MCOSEL_3) 
 328:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 329:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 330:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 331:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 332:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1_DIV  MCO1 prescaler
 333:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 334:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 335:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_1                  0x00000000U                                   /*!< MCO n
 336:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_0                             /*!< MCO d
 337:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_1                             /*!< MCO d
 338:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_8                  (RCC_CFGR_MCOPRE_1 | RCC_CFGR_MCOPRE_0)       /*!< MCO d
 339:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_2                             /*!< MCO d
 340:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 341:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 342:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 343:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 344:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
 345:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency
 346:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 347:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 348:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U                 /*!< No clock enabled for th
 349:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU                 /*!< Frequency cannot be pro
 350:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 351:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 352:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 353:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 354:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 355:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART1_CLKSOURCE USARTx CLKSOURCE
 356:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 357:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 358:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_PCLK2      (RCC_CCIPR_USART1SEL << 16U)                           /
 359:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL_0) /
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 41


 360:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_HSI        ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL_1) /
 361:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_LSE        ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL)   /
 362:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_PCLK1      (RCC_CCIPR_USART2SEL << 16U)                           /
 363:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL_0) /
 364:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_HSI        ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL_1) /
 365:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_LSE        ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL)   /
 366:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 367:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 368:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 369:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 370:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2S2_CLKSOURCE Peripheral I2S clock source selection
 371:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 372:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 373:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2S2_CLKSOURCE_PLL         RCC_CCIPR_I2S2SEL_0          /*!< PLL clock used as I2S2 
 374:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2S2_CLKSOURCE_HSI         RCC_CCIPR_I2S2SEL_1          /*!< HSI clock used as I2S2 
 375:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2S2_CLKSOURCE_PIN         RCC_CCIPR_I2S2SEL            /*!< External clock used as 
 376:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 377:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 378:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 379:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 380:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1_CLKSOURCE LPUART1 CLKSOURCE
 381:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 382:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 383:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_PCLK1     0x00000000U               /*!< PCLK1 selected as LPUART1
 384:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_SYSCLK    RCC_CCIPR_LPUART1SEL_0    /*!< SYCLK selected as LPUART1
 385:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_HSI       RCC_CCIPR_LPUART1SEL_1    /*!< HSI selected as LPUART1 c
 386:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_LSE       RCC_CCIPR_LPUART1SEL      /*!< LSE selected as LPUART1 c
 387:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 388:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 389:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 390:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 391:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2Cx_CLKSOURCE I2Cx CLKSOURCE
 392:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 393:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 394:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_PCLK1        (uint32_t)((RCC_CCIPR_I2C1SEL << 4) | (0x00000000U >> 4)
 395:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_SYSCLK       (uint32_t)((RCC_CCIPR_I2C1SEL << 4) | (RCC_CCIPR_I2C1SEL
 396:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_HSI          (uint32_t)((RCC_CCIPR_I2C1SEL << 4) | (RCC_CCIPR_I2C1SEL
 397:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_PCLK1        (uint32_t)((RCC_CCIPR_I2C2SEL << 4) | (0x00000000U >> 4)
 398:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_SYSCLK       (uint32_t)((RCC_CCIPR_I2C2SEL << 4) | (RCC_CCIPR_I2C2SEL
 399:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_HSI          (uint32_t)((RCC_CCIPR_I2C2SEL << 4) | (RCC_CCIPR_I2C2SEL
 400:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_PCLK1        (uint32_t)((RCC_CCIPR_I2C3SEL << 4) | (0x00000000U >> 4)
 401:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_SYSCLK       (uint32_t)((RCC_CCIPR_I2C3SEL << 4) | (RCC_CCIPR_I2C3SEL
 402:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_HSI          (uint32_t)((RCC_CCIPR_I2C3SEL << 4) | (RCC_CCIPR_I2C3SEL
 403:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 404:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 405:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 406:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 407:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIMx_CLKSOURCE LPTIMx CLKSOURCE
 408:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 409:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 410:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_PCLK1      (uint32_t)(RCC_CCIPR_LPTIM1SEL | (0x00000000U >> 16))   
 411:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSI        (uint32_t)(RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_0 
 412:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_HSI        (uint32_t)(RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_1 
 413:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSE        (uint32_t)(RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL >>
 414:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_PCLK1      (uint32_t)(RCC_CCIPR_LPTIM2SEL | (0x00000000U >> 16))   
 415:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_LSI        (uint32_t)(RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_0 
 416:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_HSI        (uint32_t)(RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_1 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 42


 417:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_LSE        (uint32_t)(RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL >>
 418:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPTIM3_CLKSOURCE_PCLK1      (uint32_t)(RCC_CCIPR_LPTIM3SEL | (0x00000000U >> 16))   
 419:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPTIM3_CLKSOURCE_LSI        (uint32_t)(RCC_CCIPR_LPTIM3SEL | (RCC_CCIPR_LPTIM3SEL_0 
 420:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPTIM3_CLKSOURCE_HSI        (uint32_t)(RCC_CCIPR_LPTIM3SEL | (RCC_CCIPR_LPTIM3SEL_1 
 421:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPTIM3_CLKSOURCE_LSE        (uint32_t)(RCC_CCIPR_LPTIM3SEL | (RCC_CCIPR_LPTIM3SEL >>
 422:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 423:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 424:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 425:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 426:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 427:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC_CLKSRC ADC CLKSRC
 428:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 429:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 430:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_NONE             0x00000000U        /*!< no Clock used as ADC clock*/
 431:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_HSI              RCC_CCIPR_ADCSEL_0 /*!< HSI selected as ADC clock*/
 432:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_PLL              RCC_CCIPR_ADCSEL_1 /*!< PLL selected as ADC clock*/
 433:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_SYSCLK           RCC_CCIPR_ADCSEL   /*!< SYSCLK selected as ADC clock*
 434:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 435:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 436:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 437:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 438:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG_CLKSRC RNG CLKSRC
 439:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 440:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 441:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_PLL              0x00000000U        /*!< PLL selected as RNG Clock */
 442:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_LSI              RCC_CCIPR_RNGSEL_0 /*!< LSI selected as RNG clock*/
 443:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_LSE              RCC_CCIPR_RNGSEL_1 /*!< LSE selected as RNG clock*/
 444:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_MSI              (RCC_CCIPR_RNGSEL_1 | RCC_CCIPR_RNGSEL_0)  /*!< MSI s
 445:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 446:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 447:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 448:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 449:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USARTx USARTx
 450:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 451:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 452:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE            RCC_CCIPR_USART1SEL   /*!< USART1 clock source selection
 453:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE            RCC_CCIPR_USART2SEL   /*!< USART2 clock source selection
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 455:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 456:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 457:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 458:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 459:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2S2 Peripheral I2S get clock source
 460:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 461:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 462:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2S2_CLKSOURCE              RCC_CCIPR_I2S2SEL /*!< I2S2 Clock source selection */
 463:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 464:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 465:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 466:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 467:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1 LPUART1
 468:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 469:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 470:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE           RCC_CCIPR_LPUART1SEL  /*!< LPUART1 clock source selectio
 471:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 472:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 473:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 43


 474:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 475:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2Cx I2Cx
 476:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 477:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 478:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE              RCC_CCIPR_I2C1SEL    /*!< I2C1 clock source selection bi
 479:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE              RCC_CCIPR_I2C2SEL    /*!< I2C2 clock source selection bi
 480:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE              RCC_CCIPR_I2C3SEL    /*!< I2C3 clock source selection bi
 481:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 482:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 483:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 484:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 485:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIMx LPTIMx
 486:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 487:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 488:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE            RCC_CCIPR_LPTIM1SEL  /*!< LPTIM1 clock source selection 
 489:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE            RCC_CCIPR_LPTIM2SEL  /*!< LPTIM2 clock source selection 
 490:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPTIM3_CLKSOURCE            RCC_CCIPR_LPTIM3SEL  /*!< LPTIM2 clock source selection 
 491:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 492:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 493:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 494:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 495:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 496:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG RNG
 497:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 498:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 499:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE               RCC_CCIPR_RNGSEL  /*!< RNG clock source selection bits *
 500:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 501:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 502:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 503:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 504:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC ADC
 505:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 506:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 507:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE               RCC_CCIPR_ADCSEL   /*!< ADC clock source selection bits 
 508:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 509:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 510:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 511:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 512:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_CLKSOURCE  RTC clock source selection
 513:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 514:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 515:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U                   /*!< No clock used as RTC 
 516:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0             /*!< LSE oscillator clock 
 517:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1             /*!< LSI oscillator clock 
 518:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_HSE_DIV32     RCC_BDCR_RTCSEL               /*!< HSE oscillator clock 
 519:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 520:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 521:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 522:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 523:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 524:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSOURCE  PLL entry clock source
 525:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 526:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 527:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_NONE              0x00000000U             /*!< No clock */
 528:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_MSI               RCC_PLLCFGR_PLLSRC_0  /*!< MSI clock selected as PLL ent
 529:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI               RCC_PLLCFGR_PLLSRC_1  /*!< HSI clock selected as PLL ent
 530:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE               (RCC_PLLCFGR_PLLSRC_1 | RCC_PLLCFGR_PLLSRC_0)  /*!< HSE 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 44


 531:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 532:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 533:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 534:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 535:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLM_DIV  PLL.division factor
 536:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 537:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 538:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_1                  0x00000000U                                 /*!< PLL div
 539:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_2                  (RCC_PLLCFGR_PLLM_0)                        /*!< PLL div
 540:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_3                  (RCC_PLLCFGR_PLLM_1)                        /*!< PLL div
 541:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_4                  ((RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0)) /*!< PLL div
 542:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_5                  (RCC_PLLCFGR_PLLM_2)                        /*!< PLL div
 543:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_6                  ((RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0)) /*!< PLL div
 544:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_7                  ((RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1)) /*!< PLL div
 545:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_8                  (RCC_PLLCFGR_PLLM)                          /*!< PLL div
 546:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 547:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 548:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 549:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 550:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLR_DIV  PLL division factor (PLLR)
 551:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 552:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 553:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_2                  (RCC_PLLCFGR_PLLR_0)                     /*!< Main PLL d
 554:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_3                  (RCC_PLLCFGR_PLLR_1)                     /*!< Main PLL d
 555:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_4                  (RCC_PLLCFGR_PLLR_1|RCC_PLLCFGR_PLLR_0)  /*!< Main PLL d
 556:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_5                  (RCC_PLLCFGR_PLLR_2)                     /*!< Main PLL d
 557:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_6                  (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_0)  /*!< Main PLL d
 558:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_7                  (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_1)  /*!< Main PLL d
 559:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_8                  (RCC_PLLCFGR_PLLR)                       /*!< Main PLL d
 560:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 561:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 562:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 563:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 564:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLP_DIV  PLL division factor (PLLP)
 565:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 566:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 567:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_2                  (RCC_PLLCFGR_PLLP_0)                                    
 568:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_3                  (RCC_PLLCFGR_PLLP_1)                                    
 569:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_4                  (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1)                 
 570:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_5                  (RCC_PLLCFGR_PLLP_2)                                    
 571:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_6                  (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2)                 
 572:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_7                  (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2)                 
 573:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_8                  (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 574:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_9                  (RCC_PLLCFGR_PLLP_3)                                    
 575:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_10                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_3)                 
 576:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_11                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3)                 
 577:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_12                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 578:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_13                 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3)                 
 579:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_14                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 580:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_15                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 581:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_16                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 582:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_17                 (RCC_PLLCFGR_PLLP_4)                                    
 583:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_18                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_4)                 
 584:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_19                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_4)                 
 585:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_20                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 586:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_21                 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_4)                 
 587:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_22                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 45


 588:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_23                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 589:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_24                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 590:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_25                 (RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)                 
 591:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_26                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_
 592:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_27                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_
 593:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_28                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 594:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_29                 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_
 595:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_30                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 596:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_31                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 597:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_32                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 598:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 599:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 600:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 601:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 602:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLQ_DIV  PLL division factor (PLLQ)
 603:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 604:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 605:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_2                  (RCC_PLLCFGR_PLLQ_0)                    /*!< Main PLL di
 606:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_3                  (RCC_PLLCFGR_PLLQ_1)                    /*!< Main PLL di
 607:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_4                  (RCC_PLLCFGR_PLLQ_1|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL di
 608:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_5                  (RCC_PLLCFGR_PLLQ_2)                    /*!< Main PLL di
 609:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_6                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL di
 610:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_7                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_1) /*!< Main PLL di
 611:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_8                  (RCC_PLLCFGR_PLLQ)                      /*!< Main PLL di
 612:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 613:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 614:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 615:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 616:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MSIRANGESEL  MSI clock range selection
 617:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 618:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 619:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSIRANGESEL_STANDBY         0U                  /*!< MSI Range is provided by MSISRA
 620:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSIRANGESEL_RUN             1U                  /*!< MSI Range is provided by MSIRAN
 621:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 622:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 623:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 624:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 625:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSIPRE  LSI division factor
 626:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 627:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 628:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LSI_PREDIV_1                0x00000000U         /*!< LSI division factor by 1   */
 629:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LSI_PREDIV_128              RCC_CSR_LSIPRE      /*!< LSI division factor by 128 */
 630:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 631:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 632:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 633:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 634:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 635:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 636:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 637:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 638:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /* Exported macro ------------------------------------------------------------*/
 639:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Macros RCC Exported Macros
 640:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 641:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 642:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 643:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros
 644:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 46


 645:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 646:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 647:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 648:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Write a value in RCC register
 649:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __REG__ Register to be written
 650:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __VALUE__ Value to be written in the register
 651:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
 652:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 653:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, (__VALUE__))
 654:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 655:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 656:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Read a value in RCC register
 657:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __REG__ Register to be read
 658:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval Register value
 659:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 660:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__)
 661:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 662:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 663:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 664:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 665:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies
 666:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 667:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 668:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 669:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 670:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLRCLK frequency on system domain
 671:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 672:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR ());
 673:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
 674:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 675:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 676:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 677:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 678:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 679:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 680:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 681:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 682:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 683:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 6 and Max_Data = 127
 684:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __PLLR__ This parameter can be one of the following values:
 685:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
 686:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_3
 687:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
 688:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_5
 689:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
 690:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_7
 691:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_8
 692:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 693:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 694:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__)  \
 695:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   ((__INPUTFREQ__) * (__PLLN__)  / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \
 696:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****    (((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos) + 1U))
 697:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 698:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 699:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLPCLK frequency used on ADC domain
 700:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_ADC_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 701:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ());
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 47


 702:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
 703:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 704:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 705:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 706:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 707:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 708:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 709:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 710:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 711:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 712:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 6 and Max_Data = 127
 713:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __PLLP__ This parameter can be one of the following values:
 714:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
 715:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
 716:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
 717:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
 718:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
 719:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
 720:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
 721:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
 722:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
 723:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
 724:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
 725:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
 726:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
 727:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
 728:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
 729:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
 730:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
 731:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
 732:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
 733:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
 734:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
 735:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
 736:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
 737:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
 738:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
 739:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
 740:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
 741:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
 742:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
 743:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
 744:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_32
 745:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 746:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 747:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_ADC_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__)  \
 748:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \
 749:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****    (((__PLLP__) >> RCC_PLLCFGR_PLLP_Pos) + 1U))
 750:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 751:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 752:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLQCLK frequency used on RNG domain
 753:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_RNG_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 754:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ());
 755:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
 756:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 757:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 758:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 48


 759:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 760:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 761:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 762:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 763:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 764:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 765:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 6 and Max_Data = 127
 766:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __PLLQ__ This parameter can be one of the following values:
 767:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
 768:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_3
 769:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
 770:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_5
 771:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
 772:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_7
 773:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
 774:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 775:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 776:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_RNG_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__)  \
 777:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \
 778:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****    (((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos) + 1U))
 779:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 780:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 781:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLQCLK frequency used on I2S domain
 782:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_I2S2_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 783:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ());
 784:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
 785:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 786:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 787:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 788:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 789:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 790:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 791:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 792:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 793:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 794:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 6 and Max_Data = 127
 795:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __PLLQ__ This parameter can be one of the following values:
 796:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
 797:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_3
 798:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
 799:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_5
 800:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
 801:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_7
 802:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
 803:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 804:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 805:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_I2S2_FREQ __LL_RCC_CALC_PLLCLK_RNG_FREQ
 806:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 807:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 808:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK1 frequency
 809:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on MSI/HSE/HSI/PLLCLK)
 810:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __CPU1PRESCALER__ This parameter can be one of the following values:
 811:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
 812:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
 813:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
 814:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
 815:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 49


 816:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
 817:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
 818:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
 819:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
 820:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
 821:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
 822:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
 823:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
 824:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
 825:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval HCLK1 clock frequency (in Hz)
 826:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 827:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK1_FREQ(__SYSCLKFREQ__,__CPU1PRESCALER__)  \
 828:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   ((__SYSCLKFREQ__) / AHBPrescTable[((__CPU1PRESCALER__) & RCC_CFGR_HPRE) >>  RCC_CFGR_HPRE_Pos])
 829:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 830:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #if defined(DUAL_CORE)
 831:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 832:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK2 frequency
 833:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on MSI/HSE/HSI/PLLCLK)
 834:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __CPU2PRESCALER__ This parameter can be one of the following values:
 835:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
 836:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
 837:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
 838:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
 839:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
 840:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
 841:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
 842:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
 843:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
 844:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
 845:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
 846:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
 847:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
 848:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
 849:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval HCLK2 clock frequency (in Hz)
 850:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 851:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK2_FREQ(__SYSCLKFREQ__, __CPU2PRESCALER__)  \
 852:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   ((__SYSCLKFREQ__) / AHBPrescTable[((__CPU2PRESCALER__) &  RCC_EXTCFGR_C2HPRE) >>  RCC_EXTCFGR_C2H
 853:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #endif  /* DUAL_CORE */
 854:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 855:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 856:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK3 frequency
 857:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on MSI/HSE/HSI/PLLCLK)
 858:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __AHB3PRESCALER__ This parameter can be one of the following values:
 859:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
 860:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
 861:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
 862:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
 863:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
 864:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
 865:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
 866:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
 867:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
 868:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
 869:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
 870:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
 871:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
 872:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 50


 873:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval HCLK3 clock frequency (in Hz)
 874:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 875:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK3_FREQ(__SYSCLKFREQ__, __AHB3PRESCALER__)  \
 876:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   ((__SYSCLKFREQ__) / AHBPrescTable[(((__AHB3PRESCALER__) >> 4U) & RCC_EXTCFGR_SHDHPRE) >>  RCC_EXT
 877:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 878:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 879:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 880:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK1 frequency (ABP1)
 881:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 882:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __APB1PRESCALER__ This parameter can be one of the following values:
 883:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
 884:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
 885:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
 886:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
 887:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
 888:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval PCLK1 clock frequency (in Hz)
 889:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 890:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__)  \
 891:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   ((__HCLKFREQ__) >> APBPrescTable[(__APB1PRESCALER__) >>  RCC_CFGR_PPRE1_Pos])
 892:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 893:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 894:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK2 frequency (ABP2)
 895:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 896:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __APB2PRESCALER__ This parameter can be one of the following values:
 897:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
 898:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
 899:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
 900:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
 901:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
 902:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval PCLK2 clock frequency (in Hz)
 903:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 904:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__)  \
 905:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   ((__HCLKFREQ__) >> APBPrescTable[(__APB2PRESCALER__) >>  RCC_CFGR_PPRE2_Pos])
 906:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 907:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 908:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Helper macro to calculate the MSI frequency (in Hz)
 909:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note __MSISEL__ can be retrieved thanks to function LL_RCC_MSI_IsEnabledRangeSelect()
 910:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note if __MSISEL__ is equal to LL_RCC_MSIRANGESEL_STANDBY,
 911:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *        __MSIRANGE__can be retrieved by LL_RCC_MSI_GetRangeAfterStandby()
 912:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *        else by LL_RCC_MSI_GetRange()
 913:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 914:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *              (LL_RCC_MSI_IsEnabledRangeSelect()?
 915:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *               LL_RCC_MSI_GetRange():
 916:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *               LL_RCC_MSI_GetRangeAfterStandby()))
 917:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __MSISEL__ This parameter can be one of the following values:
 918:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGESEL_STANDBY
 919:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGESEL_RUN
 920:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __MSIRANGE__ This parameter can be one of the following values:
 921:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
 922:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
 923:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
 924:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
 925:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
 926:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
 927:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
 928:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_7
 929:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_8
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 51


 930:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_9
 931:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_10
 932:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_11
 933:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSISRANGE_4
 934:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSISRANGE_5
 935:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSISRANGE_6
 936:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSISRANGE_7
 937:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval MSI clock frequency (in Hz)
 938:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 939:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define __LL_RCC_CALC_MSI_FREQ(__MSISEL__, __MSIRANGE__)    \
 940:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   (((__MSISEL__) == LL_RCC_MSIRANGESEL_STANDBY) ? \
 941:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****    (MSIRangeTable[((__MSIRANGE__) & RCC_CSR_MSISRANGE_Msk) >> RCC_CSR_MSISRANGE_Pos ]) : \
 942:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****    (MSIRangeTable[((__MSIRANGE__) & RCC_CR_MSIRANGE_Msk) >> RCC_CR_MSIRANGE_Pos]))
 943:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 944:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 945:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 946:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 947:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 948:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 949:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 950:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 951:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 952:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 953:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /* Exported functions --------------------------------------------------------*/
 954:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Functions RCC Exported Functions
 955:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 956:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 957:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 958:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSE HSE
 959:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 960:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 961:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 962:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 963:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Enable HSE VDDTCXO output on package pin PB0-VDDTCXO
 964:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note PB0 must be configured in analog mode prior enabling VDDTCXO supply
 965:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_EnableTcxo
 966:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
 967:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 968:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableTcxo(void)
 969:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
 970:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 971:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
 972:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 973:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 974:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Disable HSE VDDTCXO output on package pin PB0-VDDTCXO
 975:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_DisableTcxo
 976:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
 977:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 978:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableTcxo(void)
 979:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
 980:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 981:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
 982:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 983:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 984:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Get HSE VDDTCXO output on package pin PB0-VDDTCXO
 985:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_IsEnabledTcxo
 986:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 52


 987:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 988:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledTcxo(void)
 989:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
 990:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSEBYPPWR) == (RCC_CR_HSEBYPPWR)) ? 1UL : 0UL);
 991:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
 992:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 993:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 994:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 995:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Enable HSE sysclk and pll prescaler division by 2
 996:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSEPRE        LL_RCC_HSE_EnableDiv2
 997:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
 998:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 999:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableDiv2(void)
1000:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1001:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEPRE);
1002:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1003:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1004:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1005:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Disable HSE sysclk and pll prescaler division by 2
1006:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSEPRE        LL_RCC_HSE_DisableDiv2
1007:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1008:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1009:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableDiv2(void)
1010:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1011:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEPRE);
1012:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1013:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1014:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1015:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Get HSE sysclk and pll prescaler  division by 2
1016:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
1017:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1018:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1019:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
1020:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1021:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
1022:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1023:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1024:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1025:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Enable the Clock Security System.
1026:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           CSSON         LL_RCC_HSE_EnableCSS
1027:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1028:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1029:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
1030:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1031:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_CSSON);
1032:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1033:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1034:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1035:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Enable HSE crystal oscillator (HSE ON)
1036:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
1037:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1038:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1039:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Enable(void)
1040:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1041:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEON);
1042:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1043:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 53


1044:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1045:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Disable HSE crystal oscillator (HSE ON)
1046:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
1047:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1048:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1049:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Disable(void)
1050:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1051:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
1052:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1053:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1054:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1055:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Check if HSE oscillator Ready
1056:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
1057:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1058:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1059:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
1060:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1061:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
1062:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1063:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1064:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1065:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
1066:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1067:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1068:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI HSI
1069:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
1070:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1071:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1072:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1073:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Enable HSI even in stop mode
1074:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note HSI oscillator is forced ON even in Stop mode
1075:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_EnableInStopMode
1076:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1077:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1078:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableInStopMode(void)
1079:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1080:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIKERON);
1081:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1082:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1083:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1084:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Disable HSI in stop mode
1085:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_DisableInStopMode
1086:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1087:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1088:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableInStopMode(void)
1089:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1090:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIKERON);
1091:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1092:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1093:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1094:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Check if HSI in stop mode is ready
1095:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSIKERON        LL_RCC_HSI_IsEnabledInStopMode
1096:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1097:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1098:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsEnabledInStopMode(void)
1099:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1100:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSIKERON) == (RCC_CR_HSIKERON)) ? 1UL : 0UL);
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 54


1101:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1102:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1103:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1104:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Enable HSI oscillator
1105:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Enable
1106:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1107:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1108:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Enable(void)
1109:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1110:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSION);
1111:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1112:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1113:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1114:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Disable HSI oscillator
1115:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Disable
1116:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1117:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1118:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Disable(void)
1119:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1120:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION);
1121:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1122:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1123:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1124:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Check if HSI clock is ready
1125:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
1126:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1127:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1128:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
1129:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1130:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
1131:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1132:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1133:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1134:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Enable HSI Automatic from stop mode
1135:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSIASFS       LL_RCC_HSI_EnableAutoFromStop
1136:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1137:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1138:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableAutoFromStop(void)
1139:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1140:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIASFS);
1141:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1142:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1143:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1144:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Disable HSI Automatic from stop mode
1145:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSIASFS       LL_RCC_HSI_DisableAutoFromStop
1146:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1147:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1148:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableAutoFromStop(void)
1149:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1150:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIASFS);
1151:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1152:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1153:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Get HSI Calibration value
1154:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note When HSITRIM is written, HSICAL is updated with the sum of
1155:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *       HSITRIM and the factory trim value
1156:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll ICSCR        HSICAL        LL_RCC_HSI_GetCalibration
1157:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 55


1158:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1159:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)
1160:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1161:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSICAL) >> RCC_ICSCR_HSICAL_Pos);
1162:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1163:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1164:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1165:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Set HSI Calibration trimming
1166:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the HSICAL
1167:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note Default value is 64, which, when added to the HSICAL value,
1168:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *       should trim the HSI to 16 MHz +/- 1 %
1169:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
1170:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  Value Between Min_Data = 0 and Max_Data = 127
1171:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1172:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1173:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
1174:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1175:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
1176:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1177:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1178:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1179:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Get HSI Calibration trimming
1180:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_GetCalibTrimming
1181:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval Between Min_Data = 0 and Max_Data = 127
1182:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1183:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)
1184:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1185:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_Pos);
1186:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1187:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1188:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1189:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
1190:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1191:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1192:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSE LSE
1193:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
1194:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1195:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1196:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1197:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Enable  Low Speed External (LSE) crystal.
1198:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
1199:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1200:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1201:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Enable(void)
1202:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1203:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1204:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1205:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1206:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1207:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Disable  Low Speed External (LSE) crystal.
1208:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
1209:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1210:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1211:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Disable(void)
1212:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1213:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1214:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 56


1215:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1216:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1217:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Check if Low Speed External (LSE) crystal has been enabled or not
1218:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_IsEnabled
1219:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1220:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1221:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsEnabled(void)
1222:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1223:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
1224:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1225:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1226:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1227:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Enable external clock source (LSE bypass).
1228:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
1229:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1230:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1231:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
1232:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1233:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
1234:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1235:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1236:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1237:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Disable external clock source (LSE bypass).
1238:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
1239:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1240:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1241:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
1242:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1243:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
1244:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1245:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1246:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1247:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Set LSE oscillator drive capability
1248:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note The oscillator is in Xtal mode when it is not in bypass mode.
1249:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_SetDriveCapability
1250:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  LSEDrive This parameter can be one of the following values:
1251:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1252:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1253:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1254:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1255:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1256:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1257:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
 971              		.loc 3 1257 22 view .LVU211
 972              	.LBB20:
1258:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1259:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 973              		.loc 3 1259 3 view .LVU212
 974 0020 4FF0B042 		mov	r2, #1476395008
 975 0024 D2F89030 		ldr	r3, [r2, #144]
 976 0028 23F01803 		bic	r3, r3, #24
 977 002c C2F89030 		str	r3, [r2, #144]
 978              	.LVL89:
 979              		.loc 3 1259 3 is_stmt 0 view .LVU213
 980              	.LBE20:
 981              	.LBE19:
 255:Core/Src/main.c **** 	/** Initializes the CPU, AHB and APB busses clocks
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 57


 982              		.loc 1 255 2 is_stmt 1 view .LVU214
 983              	.LBB21:
 255:Core/Src/main.c **** 	/** Initializes the CPU, AHB and APB busses clocks
 984              		.loc 1 255 2 view .LVU215
 255:Core/Src/main.c **** 	/** Initializes the CPU, AHB and APB busses clocks
 985              		.loc 1 255 2 view .LVU216
 986 0030 02F58062 		add	r2, r2, #1024
 987 0034 1368     		ldr	r3, [r2]
 988 0036 23F4C063 		bic	r3, r3, #1536
 989 003a 43F40073 		orr	r3, r3, #512
 990 003e 1360     		str	r3, [r2]
 255:Core/Src/main.c **** 	/** Initializes the CPU, AHB and APB busses clocks
 991              		.loc 1 255 2 view .LVU217
 992 0040 1368     		ldr	r3, [r2]
 993 0042 03F4C063 		and	r3, r3, #1536
 994 0046 0193     		str	r3, [sp, #4]
 255:Core/Src/main.c **** 	/** Initializes the CPU, AHB and APB busses clocks
 995              		.loc 1 255 2 view .LVU218
 996 0048 019B     		ldr	r3, [sp, #4]
 997              	.LBE21:
 255:Core/Src/main.c **** 	/** Initializes the CPU, AHB and APB busses clocks
 998              		.loc 1 255 2 view .LVU219
 258:Core/Src/main.c **** 	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 999              		.loc 1 258 2 view .LVU220
 258:Core/Src/main.c **** 	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 1000              		.loc 1 258 35 is_stmt 0 view .LVU221
 1001 004a 2423     		movs	r3, #36
 1002 004c 0893     		str	r3, [sp, #32]
 259:Core/Src/main.c **** 	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1003              		.loc 1 259 2 is_stmt 1 view .LVU222
 259:Core/Src/main.c **** 	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1004              		.loc 1 259 29 is_stmt 0 view .LVU223
 1005 004e 8123     		movs	r3, #129
 1006 0050 0B93     		str	r3, [sp, #44]
 260:Core/Src/main.c **** 	RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 1007              		.loc 1 260 2 is_stmt 1 view .LVU224
 260:Core/Src/main.c **** 	RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 1008              		.loc 1 260 29 is_stmt 0 view .LVU225
 1009 0052 0123     		movs	r3, #1
 1010 0054 1093     		str	r3, [sp, #64]
 261:Core/Src/main.c **** 	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 1011              		.loc 1 261 2 is_stmt 1 view .LVU226
 261:Core/Src/main.c **** 	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 1012              		.loc 1 261 40 is_stmt 0 view .LVU227
 1013 0056 1194     		str	r4, [sp, #68]
 262:Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 1014              		.loc 1 262 2 is_stmt 1 view .LVU228
 262:Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 1015              		.loc 1 262 34 is_stmt 0 view .LVU229
 1016 0058 B023     		movs	r3, #176
 1017 005a 1293     		str	r3, [sp, #72]
 263:Core/Src/main.c **** 	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1018              		.loc 1 263 2 is_stmt 1 view .LVU230
 263:Core/Src/main.c **** 	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1019              		.loc 1 263 33 is_stmt 0 view .LVU231
 1020 005c 1394     		str	r4, [sp, #76]
 264:Core/Src/main.c **** 	{
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 58


 1021              		.loc 1 264 2 is_stmt 1 view .LVU232
 264:Core/Src/main.c **** 	{
 1022              		.loc 1 264 6 is_stmt 0 view .LVU233
 1023 005e 08A8     		add	r0, sp, #32
 1024 0060 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1025              	.LVL90:
 264:Core/Src/main.c **** 	{
 1026              		.loc 1 264 5 view .LVU234
 1027 0064 70B9     		cbnz	r0, .L66
 270:Core/Src/main.c **** 			|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
 1028              		.loc 1 270 2 is_stmt 1 view .LVU235
 270:Core/Src/main.c **** 			|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
 1029              		.loc 1 270 30 is_stmt 0 view .LVU236
 1030 0066 4F23     		movs	r3, #79
 1031 0068 0293     		str	r3, [sp, #8]
 273:Core/Src/main.c **** 	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1032              		.loc 1 273 2 is_stmt 1 view .LVU237
 273:Core/Src/main.c **** 	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1033              		.loc 1 273 33 is_stmt 0 view .LVU238
 1034 006a 0023     		movs	r3, #0
 1035 006c 0393     		str	r3, [sp, #12]
 274:Core/Src/main.c **** 	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1036              		.loc 1 274 2 is_stmt 1 view .LVU239
 274:Core/Src/main.c **** 	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1037              		.loc 1 274 34 is_stmt 0 view .LVU240
 1038 006e 0493     		str	r3, [sp, #16]
 275:Core/Src/main.c **** 	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1039              		.loc 1 275 2 is_stmt 1 view .LVU241
 275:Core/Src/main.c **** 	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1040              		.loc 1 275 35 is_stmt 0 view .LVU242
 1041 0070 0593     		str	r3, [sp, #20]
 276:Core/Src/main.c **** 	RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 1042              		.loc 1 276 2 is_stmt 1 view .LVU243
 276:Core/Src/main.c **** 	RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 1043              		.loc 1 276 35 is_stmt 0 view .LVU244
 1044 0072 0693     		str	r3, [sp, #24]
 277:Core/Src/main.c **** 
 1045              		.loc 1 277 2 is_stmt 1 view .LVU245
 277:Core/Src/main.c **** 
 1046              		.loc 1 277 35 is_stmt 0 view .LVU246
 1047 0074 0793     		str	r3, [sp, #28]
 279:Core/Src/main.c **** 	{
 1048              		.loc 1 279 2 is_stmt 1 view .LVU247
 279:Core/Src/main.c **** 	{
 1049              		.loc 1 279 6 is_stmt 0 view .LVU248
 1050 0076 0221     		movs	r1, #2
 1051 0078 02A8     		add	r0, sp, #8
 1052 007a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1053              	.LVL91:
 279:Core/Src/main.c **** 	{
 1054              		.loc 1 279 5 view .LVU249
 1055 007e 18B9     		cbnz	r0, .L67
 283:Core/Src/main.c **** 
 1056              		.loc 1 283 1 view .LVU250
 1057 0080 1AB0     		add	sp, sp, #104
 1058              		.cfi_remember_state
 1059              		.cfi_def_cfa_offset 8
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 59


 1060              		@ sp needed
 1061 0082 10BD     		pop	{r4, pc}
 1062              	.L66:
 1063              		.cfi_restore_state
 266:Core/Src/main.c **** 	}
 1064              		.loc 1 266 3 is_stmt 1 view .LVU251
 1065 0084 FFF7FEFF 		bl	Error_Handler
 1066              	.LVL92:
 1067              	.L67:
 281:Core/Src/main.c **** 	}
 1068              		.loc 1 281 3 view .LVU252
 1069 0088 FFF7FEFF 		bl	Error_Handler
 1070              	.LVL93:
 1071              		.cfi_endproc
 1072              	.LFE1164:
 1074              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 1075              		.align	2
 1076              	.LC11:
 1077 0000 0A0D5049 		.ascii	"\012\015PING PONG\015\012APP_VERSION=0.0.1\015\012-"
 1077      4E472050 
 1077      4F4E470D 
 1077      0A415050 
 1077      5F564552 
 1078 0021 2D2D2D2D 		.ascii	"--------------\015\000"
 1078      2D2D2D2D 
 1078      2D2D2D2D 
 1078      2D2D0D00 
 1079 0031 000000   		.align	2
 1080              	.LC12:
 1081 0034 4C4F5241 		.ascii	"LORA_MODULATION\015\012LORA_BW=%d Hz\015\012LORA_SF"
 1081      5F4D4F44 
 1081      554C4154 
 1081      494F4E0D 
 1081      0A4C4F52 
 1082 005b 3D25640D 		.ascii	"=%d\015\012\000"
 1082      0A00
 1083 0061 000000   		.align	2
 1084              	.LC13:
 1085 0064 72616E64 		.ascii	"rand=%lu\015\012\000"
 1085      3D256C75 
 1085      0D0A00
 1086              		.section	.text.main,"ax",%progbits
 1087              		.align	1
 1088              		.global	main
 1089              		.syntax unified
 1090              		.thumb
 1091              		.thumb_func
 1092              		.fpu softvfp
 1094              	main:
 1095              	.LFB1163:
 116:Core/Src/main.c **** 	/* USER CODE BEGIN 1 */
 1096              		.loc 1 116 1 view -0
 1097              		.cfi_startproc
 1098              		@ args = 0, pretend = 0, frame = 288
 1099              		@ frame_needed = 0, uses_anonymous_args = 0
 1100 0000 10B5     		push	{r4, lr}
 1101              		.cfi_def_cfa_offset 8
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 60


 1102              		.cfi_offset 4, -8
 1103              		.cfi_offset 14, -4
 1104 0002 C8B0     		sub	sp, sp, #288
 1105              		.cfi_def_cfa_offset 296
 119:Core/Src/main.c **** 
 1106              		.loc 1 119 2 view .LVU254
 126:Core/Src/main.c **** 
 1107              		.loc 1 126 2 view .LVU255
 1108 0004 FFF7FEFF 		bl	HAL_Init
 1109              	.LVL94:
 133:Core/Src/main.c **** 
 1110              		.loc 1 133 2 view .LVU256
 1111 0008 FFF7FEFF 		bl	SystemClock_Config
 1112              	.LVL95:
 156:Core/Src/main.c **** 	__HAL_RCC_GPIOB_CLK_ENABLE();
 1113              		.loc 1 156 2 view .LVU257
 1114              	.LBB22:
 1115              	.LBI22:
 1116              		.file 4 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h"
   1:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
   2:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   ******************************************************************************
   3:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @file    stm32wlxx_ll_bus.h
   4:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @author  MCD Application Team
   5:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   ******************************************************************************
   7:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @attention
   8:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *
   9:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * Copyright (c) 2020 STMicroelectronics.
  10:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * All rights reserved.
  11:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *
  12:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * in the root directory of this software component.
  14:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *
  16:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   ******************************************************************************
  17:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   @verbatim
  18:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****                       ##### RCC Limitations #####
  19:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   ==============================================================================
  20:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****     [..]
  21:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
  22:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
  23:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****       from/to registers.w<
  24:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  25:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  26:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  27:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****     [..]
  28:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****       Workarounds:
  29:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  30:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  31:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  32:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   @endverbatim
  33:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   ******************************************************************************
  34:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  35:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  36:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  37:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #ifndef __STM32WLxx_LL_BUS_H
  38:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define __STM32WLxx_LL_BUS_H
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 61


  39:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  40:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #ifdef __cplusplus
  41:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** extern "C" {
  42:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #endif
  43:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  44:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  45:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #include "stm32wlxx.h"
  46:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  47:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @addtogroup STM32WLxx_LL_Driver
  48:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
  49:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  50:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  51:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #if defined(RCC)
  52:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  53:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL BUS
  54:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
  55:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  56:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  57:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  58:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  59:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  60:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  61:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  62:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  63:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  64:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  65:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  66:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  67:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  68:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
  69:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  70:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  71:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  72:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
  73:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  74:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
  75:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHB1ENR_DMA1EN
  76:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2           RCC_AHB1ENR_DMA2EN
  77:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMAMUX1        RCC_AHB1ENR_DMAMUX1EN
  78:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHB1ENR_CRCEN
  79:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
  80:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
  81:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  82:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  83:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB2_GRP1_PERIPH  AHB2 GRP1 PERIPH
  84:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
  85:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  86:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
  87:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOA          RCC_AHB2ENR_GPIOAEN
  88:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOB          RCC_AHB2ENR_GPIOBEN
  89:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOC          RCC_AHB2ENR_GPIOCEN
  90:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOH          RCC_AHB2ENR_GPIOHEN
  91:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
  92:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
  93:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  94:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  95:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB3_GRP1_PERIPH  AHB3 GRP1 PERIPH
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 62


  96:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
  97:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  98:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
  99:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_PKA            RCC_AHB3ENR_PKAEN
 100:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_AES            RCC_AHB3ENR_AESEN
 101:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_RNG            RCC_AHB3ENR_RNGEN
 102:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_HSEM           RCC_AHB3ENR_HSEMEN
 103:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE)
 104:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_IPCC           RCC_AHB3ENR_IPCCEN
 105:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 106:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_SRAM1          RCC_AHB3SMENR_SRAM1SMEN
 107:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_SRAM2          RCC_AHB3SMENR_SRAM2SMEN
 108:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_FLASH          RCC_AHB3ENR_FLASHEN
 109:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 110:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 111:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 112:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 113:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
 114:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 115:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 116:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
 117:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR1_TIM2EN
 118:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_RTCAPB         RCC_APB1ENR1_RTCAPBEN
 119:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR1_WWDGEN
 120:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR1_SPI2EN
 121:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR1_USART2EN
 122:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR1_I2C1EN
 123:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR1_I2C2EN
 124:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR1_I2C3EN
 125:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC            RCC_APB1ENR1_DACEN
 126:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPTIM1         RCC_APB1ENR1_LPTIM1EN
 127:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 128:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 129:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 130:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 131:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 132:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP2_PERIPH  APB1 GRP2 PERIPH
 133:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 134:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 135:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_ALL            (0xFFFFFFFFU)
 136:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPUART1        RCC_APB1ENR2_LPUART1EN
 137:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPTIM2         RCC_APB1ENR2_LPTIM2EN
 138:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPTIM3         RCC_APB1ENR2_LPTIM3EN
 139:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 140:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 141:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 142:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 143:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 144:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 145:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 146:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
 147:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC            RCC_APB2ENR_ADCEN
 148:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM1           RCC_APB2ENR_TIM1EN
 149:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN
 150:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN
 151:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM16          RCC_APB2ENR_TIM16EN
 152:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM17          RCC_APB2ENR_TIM17EN
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 63


 153:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 154:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 155:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 156:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 157:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB3_GRP1_PERIPH  APB3 GRP1 PERIPH
 158:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 159:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 160:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB3_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
 161:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB3_GRP1_PERIPH_SUBGHZSPI      RCC_APB3ENR_SUBGHZSPIEN
 162:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 163:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 164:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 165:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 166:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE)
 167:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_AHB1_GRP1_PERIPH  C2 AHB1 GRP1 PERIPH
 168:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 169:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 170:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_DMA1         RCC_C2AHB1ENR_DMA1EN
 171:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_DMA2         RCC_C2AHB1ENR_DMA2EN
 172:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_DMAMUX1      RCC_C2AHB1ENR_DMAMUX1EN
 173:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_CRC          RCC_C2AHB1ENR_CRCEN
 174:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 175:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 176:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 177:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 178:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 179:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_AHB2_GRP1_PERIPH  C2 AHB2 GRP1 PERIPH
 180:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 181:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 182:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOA        RCC_C2AHB2ENR_GPIOAEN
 183:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOB        RCC_C2AHB2ENR_GPIOBEN
 184:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOC        RCC_C2AHB2ENR_GPIOCEN
 185:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOH        RCC_C2AHB2ENR_GPIOHEN
 186:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 187:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 188:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 189:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 190:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 191:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_AHB3_GRP1_PERIPH  C2 AHB3 GRP1 PERIPH
 192:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 193:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 194:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_PKA          RCC_C2AHB3ENR_PKAEN
 195:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_AES          RCC_C2AHB3ENR_AESEN
 196:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_RNG          RCC_C2AHB3ENR_RNGEN
 197:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_HSEM         RCC_C2AHB3ENR_HSEMEN
 198:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_IPCC         RCC_C2AHB3ENR_IPCCEN
 199:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_FLASH        RCC_C2AHB3ENR_FLASHEN
 200:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_SRAM1        RCC_C2AHB3SMENR_SRAM1SMEN
 201:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_SRAM2        RCC_C2AHB3SMENR_SRAM2SMEN
 202:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 203:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 204:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 205:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 206:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 207:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB1_GRP1_PERIPH  C2 APB1 GRP1 PERIPH
 208:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 209:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 64


 210:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_TIM2         RCC_C2APB1ENR1_TIM2EN
 211:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_RTCAPB       RCC_C2APB1ENR1_RTCAPBEN
 212:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_SPI2         RCC_C2APB1ENR1_SPI2EN
 213:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_USART2       RCC_C2APB1ENR1_USART2EN
 214:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_I2C1         RCC_C2APB1ENR1_I2C1EN
 215:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_I2C2         RCC_C2APB1ENR1_I2C2EN
 216:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_I2C3         RCC_C2APB1ENR1_I2C3EN
 217:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_DAC          RCC_C2APB1ENR1_DACEN
 218:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_LPTIM1       RCC_C2APB1ENR1_LPTIM1EN
 219:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 220:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 221:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 222:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 223:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 224:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB1_GRP2_PERIPH  C2 APB1 GRP2 PERIPH
 225:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 226:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 227:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP2_PERIPH_LPUART1      RCC_C2APB1ENR2_LPUART1EN
 228:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP2_PERIPH_LPTIM2       RCC_C2APB1ENR2_LPTIM2EN
 229:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP2_PERIPH_LPTIM3       RCC_C2APB1ENR2_LPTIM3EN
 230:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 231:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 232:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 233:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 234:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 235:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB2_GRP1_PERIPH  C2 APB2 GRP1 PERIPH
 236:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 237:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 238:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_ADC          RCC_C2APB2ENR_ADCEN
 239:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_TIM1         RCC_C2APB2ENR_TIM1EN
 240:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_SPI1         RCC_C2APB2ENR_SPI1EN
 241:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_USART1       RCC_C2APB2ENR_USART1EN
 242:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_TIM16        RCC_C2APB2ENR_TIM16EN
 243:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_TIM17        RCC_C2APB2ENR_TIM17EN
 244:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 245:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 246:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 247:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 248:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 249:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB3_GRP1_PERIPH  C2 APB3 GRP1 PERIPH
 250:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 251:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 252:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB3_GRP1_PERIPH_SUBGHZSPI    RCC_C2APB3ENR_SUBGHZSPIEN
 253:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 254:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 255:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 256:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 257:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 258:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 259:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 260:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 261:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 262:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 263:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 264:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 265:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 266:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 65


 267:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 268:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 269:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 270:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 271:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 272:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 273:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 274:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 275:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 276:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_EnableClock\n
 277:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_EnableClock\n
 278:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN     LL_AHB1_GRP1_EnableClock\n
 279:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_EnableClock\n
 280:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 281:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 282:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 283:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 284:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 285:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 286:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 287:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 288:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 289:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 290:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB1ENR, Periphs);
 291:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 292:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 293:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 294:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 295:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 296:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 297:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 298:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_IsEnabledClock\n
 299:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_IsEnabledClock\n
 300:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN     LL_AHB1_GRP1_IsEnabledClock\n
 301:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_IsEnabledClock\n
 302:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 303:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 304:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 305:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 306:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 307:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 308:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 309:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 310:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 311:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB1ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 312:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 313:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 314:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 315:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 316:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_DisableClock\n
 317:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_DisableClock\n
 318:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN     LL_AHB1_GRP1_DisableClock\n
 319:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_DisableClock\n
 320:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 321:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 322:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 323:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 66


 324:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 325:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 326:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 327:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 328:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 329:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1ENR, Periphs);
 330:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 331:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 332:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 333:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 334:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ForceReset\n
 335:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ForceReset\n
 336:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     DMAMUX1RST    LL_AHB1_GRP1_ForceReset\n
 337:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ForceReset\n
 338:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 339:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 340:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 341:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 342:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 343:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 344:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 345:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 346:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 347:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 348:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB1RSTR, Periphs);
 349:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 350:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 351:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 352:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 353:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ReleaseReset\n
 354:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ReleaseReset\n
 355:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     DMAMUX1RST     LL_AHB1_GRP1_ReleaseReset\n
 356:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ReleaseReset\n
 357:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 358:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 359:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 360:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 361:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 362:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 363:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 364:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 365:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 366:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 367:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1RSTR, Periphs);
 368:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 369:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 370:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 371:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock during Low Power (Sleep) mode.
 372:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_EnableClockSleep\n
 373:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_EnableClockSleep\n
 374:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMAMUX1SMEN   LL_AHB1_GRP1_EnableClockSleep\n
 375:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_EnableClockSleep\n
 376:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 377:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 378:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 379:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 380:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 67


 381:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 382:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 383:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClockSleep(uint32_t Periphs)
 384:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 385:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 386:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB1SMENR, Periphs);
 387:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 388:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1SMENR, Periphs);
 389:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 390:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 391:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 392:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 393:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled by the clock gating during CPU1 CSleep mode
 394:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_IsEnabledClockSleep\n
 395:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_IsEnabledClockSleep\n
 396:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMAMUX1SMEN   LL_AHB1_GRP1_IsEnabledClockSleep\n
 397:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_IsEnabledClockSleep
 398:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 399:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 400:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 401:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 402:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 403:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 404:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 405:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClockSleep(uint32_t Periphs)
 406:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 407:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB1SMENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 408:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 409:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 410:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 411:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock during Low Power (Sleep) mode.
 412:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_DisableClockSleep\n
 413:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_DisableClockSleep\n
 414:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMAMUX1SMEN   LL_AHB1_GRP1_DisableClockSleep\n
 415:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_DisableClockSleep\n
 416:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 417:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 418:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 419:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 420:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 421:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 422:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 423:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClockSleep(uint32_t Periphs)
 424:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 425:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1SMENR, Periphs);
 426:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 427:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 428:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 429:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 430:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 431:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 432:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB2 AHB2
 433:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 434:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 435:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 436:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 437:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock.
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 68


 438:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_EnableClock\n
 439:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_EnableClock\n
 440:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_EnableClock\n
 441:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOHEN       LL_AHB2_GRP1_EnableClock\n
 442:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 443:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 444:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 445:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 446:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 447:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 448:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 449:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
 1117              		.loc 4 449 22 view .LVU258
 1118              	.LBB23:
 450:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 451:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 1119              		.loc 4 451 3 view .LVU259
 452:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 1120              		.loc 4 452 3 view .LVU260
 1121 000c 4FF0B043 		mov	r3, #1476395008
 1122 0010 DA6C     		ldr	r2, [r3, #76]
 1123 0012 42F00102 		orr	r2, r2, #1
 1124 0016 DA64     		str	r2, [r3, #76]
 453:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 1125              		.loc 4 454 3 view .LVU261
 1126              		.loc 4 454 12 is_stmt 0 view .LVU262
 1127 0018 DA6C     		ldr	r2, [r3, #76]
 1128 001a 02F00102 		and	r2, r2, #1
 1129              		.loc 4 454 10 view .LVU263
 1130 001e 0292     		str	r2, [sp, #8]
 455:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 1131              		.loc 4 455 3 is_stmt 1 view .LVU264
 1132 0020 029A     		ldr	r2, [sp, #8]
 1133              	.LVL96:
 1134              		.loc 4 455 3 is_stmt 0 view .LVU265
 1135              	.LBE23:
 1136              	.LBE22:
 157:Core/Src/main.c **** 	/*
 1137              		.loc 1 157 2 is_stmt 1 view .LVU266
 1138              	.LBB24:
 1139              	.LBI24:
 449:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 1140              		.loc 4 449 22 view .LVU267
 1141              	.LBB25:
 451:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 1142              		.loc 4 451 3 view .LVU268
 452:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 1143              		.loc 4 452 3 view .LVU269
 1144 0022 DA6C     		ldr	r2, [r3, #76]
 1145 0024 42F00202 		orr	r2, r2, #2
 1146 0028 DA64     		str	r2, [r3, #76]
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 1147              		.loc 4 454 3 view .LVU270
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 1148              		.loc 4 454 12 is_stmt 0 view .LVU271
 1149 002a DB6C     		ldr	r3, [r3, #76]
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 69


 1150 002c 03F00203 		and	r3, r3, #2
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 1151              		.loc 4 454 10 view .LVU272
 1152 0030 0193     		str	r3, [sp, #4]
 1153              		.loc 4 455 3 is_stmt 1 view .LVU273
 1154 0032 019B     		ldr	r3, [sp, #4]
 1155              	.LVL97:
 1156              		.loc 4 455 3 is_stmt 0 view .LVU274
 1157              	.LBE25:
 1158              	.LBE24:
 188:Core/Src/main.c **** 	cycleCounterInit();
 1159              		.loc 1 188 2 is_stmt 1 view .LVU275
 1160 0034 324B     		ldr	r3, .L74
 1161 0036 1B68     		ldr	r3, [r3]
 1162 0038 324A     		ldr	r2, .L74+4
 1163 003a A2FB0323 		umull	r2, r3, r2, r3
 1164 003e 9B09     		lsrs	r3, r3, #6
 1165              	.LVL98:
 1166              	.LBB26:
 1167              	.LBI26:
 1168              		.file 5 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.1.0
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     13. March 2019
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm4.h **** /*
   8:Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm4.h ****  *
  10:Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm4.h ****  *
  12:Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm4.h ****  *
  16:Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm4.h ****  *
  18:Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm4.h ****  */
  24:Drivers/CMSIS/Include/core_cm4.h **** 
  25:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:Drivers/CMSIS/Include/core_cm4.h **** 
  31:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm4.h **** 
  34:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm4.h **** 
  36:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 70


  37:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:Drivers/CMSIS/Include/core_cm4.h **** 
  40:Drivers/CMSIS/Include/core_cm4.h **** /**
  41:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm4.h **** 
  47:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm4.h ****  */
  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm4.h **** /**
  59:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:Drivers/CMSIS/Include/core_cm4.h ****  */
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm4.h **** 
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm4.h **** */
  76:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm4.h **** 
  88:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_FP
  90:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 71


  94:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm4.h **** 
 100:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm4.h **** 
 112:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm4.h **** 
 124:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 72


 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm4.h **** 
 164:Drivers/CMSIS/Include/core_cm4.h **** 
 165:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm4.h **** }
 167:Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:Drivers/CMSIS/Include/core_cm4.h **** 
 169:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm4.h **** 
 171:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Include/core_cm4.h **** 
 173:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm4.h **** 
 176:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:Drivers/CMSIS/Include/core_cm4.h **** 
 180:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:Drivers/CMSIS/Include/core_cm4.h **** 
 197:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:Drivers/CMSIS/Include/core_cm4.h **** 
 202:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:Drivers/CMSIS/Include/core_cm4.h **** #endif
 207:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 73


 208:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Drivers/CMSIS/Include/core_cm4.h **** /**
 210:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Drivers/CMSIS/Include/core_cm4.h **** 
 212:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Drivers/CMSIS/Include/core_cm4.h **** */
 216:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 217:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Drivers/CMSIS/Include/core_cm4.h **** #else
 219:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Drivers/CMSIS/Include/core_cm4.h **** #endif
 221:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Drivers/CMSIS/Include/core_cm4.h **** 
 224:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Drivers/CMSIS/Include/core_cm4.h **** 
 231:Drivers/CMSIS/Include/core_cm4.h **** 
 232:Drivers/CMSIS/Include/core_cm4.h **** 
 233:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 234:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 235:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 236:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 237:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 238:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 239:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 240:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 241:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 242:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 243:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 244:Drivers/CMSIS/Include/core_cm4.h **** /**
 245:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Drivers/CMSIS/Include/core_cm4.h **** */
 248:Drivers/CMSIS/Include/core_cm4.h **** 
 249:Drivers/CMSIS/Include/core_cm4.h **** /**
 250:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Drivers/CMSIS/Include/core_cm4.h ****   @{
 254:Drivers/CMSIS/Include/core_cm4.h ****  */
 255:Drivers/CMSIS/Include/core_cm4.h **** 
 256:Drivers/CMSIS/Include/core_cm4.h **** /**
 257:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Drivers/CMSIS/Include/core_cm4.h ****  */
 259:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 260:Drivers/CMSIS/Include/core_cm4.h **** {
 261:Drivers/CMSIS/Include/core_cm4.h ****   struct
 262:Drivers/CMSIS/Include/core_cm4.h ****   {
 263:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 74


 265:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 274:Drivers/CMSIS/Include/core_cm4.h **** 
 275:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 276:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Drivers/CMSIS/Include/core_cm4.h **** 
 279:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Drivers/CMSIS/Include/core_cm4.h **** 
 282:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Drivers/CMSIS/Include/core_cm4.h **** 
 285:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Drivers/CMSIS/Include/core_cm4.h **** 
 288:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Drivers/CMSIS/Include/core_cm4.h **** 
 291:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Drivers/CMSIS/Include/core_cm4.h **** 
 294:Drivers/CMSIS/Include/core_cm4.h **** 
 295:Drivers/CMSIS/Include/core_cm4.h **** /**
 296:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Drivers/CMSIS/Include/core_cm4.h ****  */
 298:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 299:Drivers/CMSIS/Include/core_cm4.h **** {
 300:Drivers/CMSIS/Include/core_cm4.h ****   struct
 301:Drivers/CMSIS/Include/core_cm4.h ****   {
 302:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 307:Drivers/CMSIS/Include/core_cm4.h **** 
 308:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Drivers/CMSIS/Include/core_cm4.h **** 
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** /**
 314:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Drivers/CMSIS/Include/core_cm4.h ****  */
 316:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 317:Drivers/CMSIS/Include/core_cm4.h **** {
 318:Drivers/CMSIS/Include/core_cm4.h ****   struct
 319:Drivers/CMSIS/Include/core_cm4.h ****   {
 320:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 75


 322:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 335:Drivers/CMSIS/Include/core_cm4.h **** 
 336:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Drivers/CMSIS/Include/core_cm4.h **** 
 340:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Drivers/CMSIS/Include/core_cm4.h **** 
 343:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Drivers/CMSIS/Include/core_cm4.h **** 
 346:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Drivers/CMSIS/Include/core_cm4.h **** 
 349:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Drivers/CMSIS/Include/core_cm4.h **** 
 352:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Drivers/CMSIS/Include/core_cm4.h **** 
 355:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Drivers/CMSIS/Include/core_cm4.h **** 
 358:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Drivers/CMSIS/Include/core_cm4.h **** 
 361:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Drivers/CMSIS/Include/core_cm4.h **** 
 364:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Drivers/CMSIS/Include/core_cm4.h **** 
 367:Drivers/CMSIS/Include/core_cm4.h **** 
 368:Drivers/CMSIS/Include/core_cm4.h **** /**
 369:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Drivers/CMSIS/Include/core_cm4.h ****  */
 371:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 372:Drivers/CMSIS/Include/core_cm4.h **** {
 373:Drivers/CMSIS/Include/core_cm4.h ****   struct
 374:Drivers/CMSIS/Include/core_cm4.h ****   {
 375:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 76


 379:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 382:Drivers/CMSIS/Include/core_cm4.h **** 
 383:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Drivers/CMSIS/Include/core_cm4.h **** 
 387:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Drivers/CMSIS/Include/core_cm4.h **** 
 390:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Drivers/CMSIS/Include/core_cm4.h **** 
 393:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Drivers/CMSIS/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Include/core_cm4.h **** 
 396:Drivers/CMSIS/Include/core_cm4.h **** /**
 397:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Drivers/CMSIS/Include/core_cm4.h ****   @{
 401:Drivers/CMSIS/Include/core_cm4.h ****  */
 402:Drivers/CMSIS/Include/core_cm4.h **** 
 403:Drivers/CMSIS/Include/core_cm4.h **** /**
 404:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Drivers/CMSIS/Include/core_cm4.h ****  */
 406:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 407:Drivers/CMSIS/Include/core_cm4.h **** {
 408:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[24U];
 412:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 422:Drivers/CMSIS/Include/core_cm4.h **** 
 423:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Drivers/CMSIS/Include/core_cm4.h **** 
 427:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Drivers/CMSIS/Include/core_cm4.h **** 
 429:Drivers/CMSIS/Include/core_cm4.h **** 
 430:Drivers/CMSIS/Include/core_cm4.h **** /**
 431:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Drivers/CMSIS/Include/core_cm4.h ****   @{
 435:Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 77


 436:Drivers/CMSIS/Include/core_cm4.h **** 
 437:Drivers/CMSIS/Include/core_cm4.h **** /**
 438:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Drivers/CMSIS/Include/core_cm4.h ****  */
 440:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 441:Drivers/CMSIS/Include/core_cm4.h **** {
 442:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 464:Drivers/CMSIS/Include/core_cm4.h **** 
 465:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Drivers/CMSIS/Include/core_cm4.h **** 
 469:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Drivers/CMSIS/Include/core_cm4.h **** 
 472:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Drivers/CMSIS/Include/core_cm4.h **** 
 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Drivers/CMSIS/Include/core_cm4.h **** 
 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Drivers/CMSIS/Include/core_cm4.h **** 
 481:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** 
 485:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Drivers/CMSIS/Include/core_cm4.h **** 
 488:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Drivers/CMSIS/Include/core_cm4.h **** 
 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 78


 493:Drivers/CMSIS/Include/core_cm4.h **** 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm4.h **** 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm4.h **** 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm4.h **** 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm4.h **** 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm4.h **** 
 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm4.h **** 
 512:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** 
 516:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** 
 520:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Drivers/CMSIS/Include/core_cm4.h **** 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Drivers/CMSIS/Include/core_cm4.h **** 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Drivers/CMSIS/Include/core_cm4.h **** 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Drivers/CMSIS/Include/core_cm4.h **** 
 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Drivers/CMSIS/Include/core_cm4.h **** 
 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Drivers/CMSIS/Include/core_cm4.h **** 
 538:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** 
 542:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm4.h **** 
 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm4.h **** 
 548:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 79


 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** 
 552:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm4.h **** 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm4.h **** 
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm4.h **** 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Drivers/CMSIS/Include/core_cm4.h **** 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Drivers/CMSIS/Include/core_cm4.h **** 
 567:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** 
 571:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm4.h **** 
 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm4.h **** 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Drivers/CMSIS/Include/core_cm4.h **** 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Drivers/CMSIS/Include/core_cm4.h **** 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm4.h **** 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm4.h **** 
 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Drivers/CMSIS/Include/core_cm4.h **** 
 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Drivers/CMSIS/Include/core_cm4.h **** 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Drivers/CMSIS/Include/core_cm4.h **** 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm4.h **** 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm4.h **** 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 80


 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm4.h **** 
 610:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** 
 614:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Drivers/CMSIS/Include/core_cm4.h **** 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm4.h **** 
 620:Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** 
 624:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm4.h **** 
 627:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm4.h **** 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm4.h **** 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm4.h **** 
 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm4.h **** 
 639:Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** 
 643:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Drivers/CMSIS/Include/core_cm4.h **** 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Drivers/CMSIS/Include/core_cm4.h **** 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Drivers/CMSIS/Include/core_cm4.h **** 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Drivers/CMSIS/Include/core_cm4.h **** 
 655:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Drivers/CMSIS/Include/core_cm4.h **** 
 658:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Drivers/CMSIS/Include/core_cm4.h **** 
 661:Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 81


 664:Drivers/CMSIS/Include/core_cm4.h **** 
 665:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Drivers/CMSIS/Include/core_cm4.h **** 
 668:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Drivers/CMSIS/Include/core_cm4.h **** 
 671:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Drivers/CMSIS/Include/core_cm4.h **** 
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Drivers/CMSIS/Include/core_cm4.h **** 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Drivers/CMSIS/Include/core_cm4.h **** 
 680:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** 
 684:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Drivers/CMSIS/Include/core_cm4.h **** 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Drivers/CMSIS/Include/core_cm4.h **** 
 690:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Drivers/CMSIS/Include/core_cm4.h **** 
 694:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Drivers/CMSIS/Include/core_cm4.h **** 
 697:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Drivers/CMSIS/Include/core_cm4.h **** 
 700:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Drivers/CMSIS/Include/core_cm4.h **** 
 703:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Drivers/CMSIS/Include/core_cm4.h **** 
 706:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Drivers/CMSIS/Include/core_cm4.h **** 
 708:Drivers/CMSIS/Include/core_cm4.h **** 
 709:Drivers/CMSIS/Include/core_cm4.h **** /**
 710:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Drivers/CMSIS/Include/core_cm4.h ****   @{
 714:Drivers/CMSIS/Include/core_cm4.h ****  */
 715:Drivers/CMSIS/Include/core_cm4.h **** 
 716:Drivers/CMSIS/Include/core_cm4.h **** /**
 717:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Drivers/CMSIS/Include/core_cm4.h ****  */
 719:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 720:Drivers/CMSIS/Include/core_cm4.h **** {
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 82


 721:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 725:Drivers/CMSIS/Include/core_cm4.h **** 
 726:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Drivers/CMSIS/Include/core_cm4.h **** 
 730:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Drivers/CMSIS/Include/core_cm4.h **** 
 734:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Drivers/CMSIS/Include/core_cm4.h **** 
 737:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Drivers/CMSIS/Include/core_cm4.h **** 
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Drivers/CMSIS/Include/core_cm4.h **** 
 743:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Drivers/CMSIS/Include/core_cm4.h **** 
 746:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Drivers/CMSIS/Include/core_cm4.h **** 
 748:Drivers/CMSIS/Include/core_cm4.h **** 
 749:Drivers/CMSIS/Include/core_cm4.h **** /**
 750:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Drivers/CMSIS/Include/core_cm4.h ****   @{
 754:Drivers/CMSIS/Include/core_cm4.h ****  */
 755:Drivers/CMSIS/Include/core_cm4.h **** 
 756:Drivers/CMSIS/Include/core_cm4.h **** /**
 757:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Drivers/CMSIS/Include/core_cm4.h ****  */
 759:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 760:Drivers/CMSIS/Include/core_cm4.h **** {
 761:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 766:Drivers/CMSIS/Include/core_cm4.h **** 
 767:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Drivers/CMSIS/Include/core_cm4.h **** 
 771:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Drivers/CMSIS/Include/core_cm4.h **** 
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Drivers/CMSIS/Include/core_cm4.h **** 
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 83


 778:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Drivers/CMSIS/Include/core_cm4.h **** 
 780:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Drivers/CMSIS/Include/core_cm4.h **** 
 784:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Drivers/CMSIS/Include/core_cm4.h **** 
 788:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Drivers/CMSIS/Include/core_cm4.h **** 
 792:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Drivers/CMSIS/Include/core_cm4.h **** 
 795:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Drivers/CMSIS/Include/core_cm4.h **** 
 798:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** 
 801:Drivers/CMSIS/Include/core_cm4.h **** /**
 802:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Drivers/CMSIS/Include/core_cm4.h ****   @{
 806:Drivers/CMSIS/Include/core_cm4.h ****  */
 807:Drivers/CMSIS/Include/core_cm4.h **** 
 808:Drivers/CMSIS/Include/core_cm4.h **** /**
 809:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Drivers/CMSIS/Include/core_cm4.h ****  */
 811:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 812:Drivers/CMSIS/Include/core_cm4.h **** {
 813:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 814:Drivers/CMSIS/Include/core_cm4.h ****   {
 815:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[32U];
 826:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 827:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 828:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 829:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 830:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 831:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 832:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 833:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 834:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 84


 835:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 836:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 837:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 838:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 839:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 840:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 841:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 842:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 843:Drivers/CMSIS/Include/core_cm4.h **** 
 844:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 845:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 846:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 847:Drivers/CMSIS/Include/core_cm4.h **** 
 848:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 849:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 850:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 851:Drivers/CMSIS/Include/core_cm4.h **** 
 852:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 853:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 854:Drivers/CMSIS/Include/core_cm4.h **** 
 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 856:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 857:Drivers/CMSIS/Include/core_cm4.h **** 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 859:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 860:Drivers/CMSIS/Include/core_cm4.h **** 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 862:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 863:Drivers/CMSIS/Include/core_cm4.h **** 
 864:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 865:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 866:Drivers/CMSIS/Include/core_cm4.h **** 
 867:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 868:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 869:Drivers/CMSIS/Include/core_cm4.h **** 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 872:Drivers/CMSIS/Include/core_cm4.h **** 
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 874:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 875:Drivers/CMSIS/Include/core_cm4.h **** 
 876:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:Drivers/CMSIS/Include/core_cm4.h **** 
 880:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:Drivers/CMSIS/Include/core_cm4.h **** 
 883:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:Drivers/CMSIS/Include/core_cm4.h **** 
 886:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:Drivers/CMSIS/Include/core_cm4.h **** 
 888:Drivers/CMSIS/Include/core_cm4.h **** 
 889:Drivers/CMSIS/Include/core_cm4.h **** /**
 890:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 891:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 85


 892:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:Drivers/CMSIS/Include/core_cm4.h ****   @{
 894:Drivers/CMSIS/Include/core_cm4.h ****  */
 895:Drivers/CMSIS/Include/core_cm4.h **** 
 896:Drivers/CMSIS/Include/core_cm4.h **** /**
 897:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:Drivers/CMSIS/Include/core_cm4.h ****  */
 899:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 900:Drivers/CMSIS/Include/core_cm4.h **** {
 901:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 913:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 917:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 921:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 925:Drivers/CMSIS/Include/core_cm4.h **** 
 926:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 927:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:Drivers/CMSIS/Include/core_cm4.h **** 
 930:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:Drivers/CMSIS/Include/core_cm4.h **** 
 933:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:Drivers/CMSIS/Include/core_cm4.h **** 
 936:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:Drivers/CMSIS/Include/core_cm4.h **** 
 939:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:Drivers/CMSIS/Include/core_cm4.h **** 
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:Drivers/CMSIS/Include/core_cm4.h **** 
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:Drivers/CMSIS/Include/core_cm4.h **** 
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 86


 949:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:Drivers/CMSIS/Include/core_cm4.h **** 
 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:Drivers/CMSIS/Include/core_cm4.h **** 
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:Drivers/CMSIS/Include/core_cm4.h **** 
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:Drivers/CMSIS/Include/core_cm4.h **** 
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:Drivers/CMSIS/Include/core_cm4.h **** 
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:Drivers/CMSIS/Include/core_cm4.h **** 
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:Drivers/CMSIS/Include/core_cm4.h **** 
 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:Drivers/CMSIS/Include/core_cm4.h **** 
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:Drivers/CMSIS/Include/core_cm4.h **** 
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:Drivers/CMSIS/Include/core_cm4.h **** 
 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:Drivers/CMSIS/Include/core_cm4.h **** 
 981:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:Drivers/CMSIS/Include/core_cm4.h **** 
 985:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:Drivers/CMSIS/Include/core_cm4.h **** 
 989:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:Drivers/CMSIS/Include/core_cm4.h **** 
 993:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:Drivers/CMSIS/Include/core_cm4.h **** 
 997:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:Drivers/CMSIS/Include/core_cm4.h **** 
1001:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:Drivers/CMSIS/Include/core_cm4.h **** 
1005:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 87


1006:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:Drivers/CMSIS/Include/core_cm4.h **** 
1009:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:Drivers/CMSIS/Include/core_cm4.h **** 
1012:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:Drivers/CMSIS/Include/core_cm4.h **** 
1015:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:Drivers/CMSIS/Include/core_cm4.h **** 
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:Drivers/CMSIS/Include/core_cm4.h **** 
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:Drivers/CMSIS/Include/core_cm4.h **** 
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:Drivers/CMSIS/Include/core_cm4.h **** 
1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:Drivers/CMSIS/Include/core_cm4.h **** 
1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:Drivers/CMSIS/Include/core_cm4.h **** 
1033:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:Drivers/CMSIS/Include/core_cm4.h **** 
1035:Drivers/CMSIS/Include/core_cm4.h **** 
1036:Drivers/CMSIS/Include/core_cm4.h **** /**
1037:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1038:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:Drivers/CMSIS/Include/core_cm4.h ****   @{
1041:Drivers/CMSIS/Include/core_cm4.h ****  */
1042:Drivers/CMSIS/Include/core_cm4.h **** 
1043:Drivers/CMSIS/Include/core_cm4.h **** /**
1044:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:Drivers/CMSIS/Include/core_cm4.h ****  */
1046:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1047:Drivers/CMSIS/Include/core_cm4.h **** {
1048:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1051:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1053:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1055:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1059:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1060:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 88


1063:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1067:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1073:Drivers/CMSIS/Include/core_cm4.h **** 
1074:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:Drivers/CMSIS/Include/core_cm4.h **** 
1078:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:Drivers/CMSIS/Include/core_cm4.h **** 
1082:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:Drivers/CMSIS/Include/core_cm4.h **** 
1086:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:Drivers/CMSIS/Include/core_cm4.h **** 
1089:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:Drivers/CMSIS/Include/core_cm4.h **** 
1092:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:Drivers/CMSIS/Include/core_cm4.h **** 
1095:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:Drivers/CMSIS/Include/core_cm4.h **** 
1099:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:Drivers/CMSIS/Include/core_cm4.h **** 
1102:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:Drivers/CMSIS/Include/core_cm4.h **** 
1106:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:Drivers/CMSIS/Include/core_cm4.h **** 
1110:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:Drivers/CMSIS/Include/core_cm4.h **** 
1113:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:Drivers/CMSIS/Include/core_cm4.h **** 
1116:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:Drivers/CMSIS/Include/core_cm4.h **** 
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 89


1120:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:Drivers/CMSIS/Include/core_cm4.h **** 
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:Drivers/CMSIS/Include/core_cm4.h **** 
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:Drivers/CMSIS/Include/core_cm4.h **** 
1128:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1130:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1131:Drivers/CMSIS/Include/core_cm4.h **** 
1132:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1133:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1134:Drivers/CMSIS/Include/core_cm4.h **** 
1135:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1136:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1138:Drivers/CMSIS/Include/core_cm4.h **** 
1139:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1140:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1141:Drivers/CMSIS/Include/core_cm4.h **** 
1142:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1143:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1144:Drivers/CMSIS/Include/core_cm4.h **** 
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1146:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1147:Drivers/CMSIS/Include/core_cm4.h **** 
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1149:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1150:Drivers/CMSIS/Include/core_cm4.h **** 
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1153:Drivers/CMSIS/Include/core_cm4.h **** 
1154:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1155:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1156:Drivers/CMSIS/Include/core_cm4.h **** 
1157:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1158:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1159:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1160:Drivers/CMSIS/Include/core_cm4.h **** 
1161:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1162:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1163:Drivers/CMSIS/Include/core_cm4.h **** 
1164:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1165:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1167:Drivers/CMSIS/Include/core_cm4.h **** 
1168:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1169:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1171:Drivers/CMSIS/Include/core_cm4.h **** 
1172:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1173:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1174:Drivers/CMSIS/Include/core_cm4.h **** 
1175:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1176:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 90


1177:Drivers/CMSIS/Include/core_cm4.h **** 
1178:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1179:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1180:Drivers/CMSIS/Include/core_cm4.h **** 
1181:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1182:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1183:Drivers/CMSIS/Include/core_cm4.h **** 
1184:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1185:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1186:Drivers/CMSIS/Include/core_cm4.h **** 
1187:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1188:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1189:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1190:Drivers/CMSIS/Include/core_cm4.h **** 
1191:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1192:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1193:Drivers/CMSIS/Include/core_cm4.h **** 
1194:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** 
1197:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1198:Drivers/CMSIS/Include/core_cm4.h **** /**
1199:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1200:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1201:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1202:Drivers/CMSIS/Include/core_cm4.h ****   @{
1203:Drivers/CMSIS/Include/core_cm4.h ****  */
1204:Drivers/CMSIS/Include/core_cm4.h **** 
1205:Drivers/CMSIS/Include/core_cm4.h **** /**
1206:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1207:Drivers/CMSIS/Include/core_cm4.h ****  */
1208:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1209:Drivers/CMSIS/Include/core_cm4.h **** {
1210:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1211:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1212:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1213:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1214:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1215:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1216:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1217:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1218:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1219:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1220:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1221:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1222:Drivers/CMSIS/Include/core_cm4.h **** 
1223:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1224:Drivers/CMSIS/Include/core_cm4.h **** 
1225:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1226:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1227:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1228:Drivers/CMSIS/Include/core_cm4.h **** 
1229:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1230:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1231:Drivers/CMSIS/Include/core_cm4.h **** 
1232:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1233:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 91


1234:Drivers/CMSIS/Include/core_cm4.h **** 
1235:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1236:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1237:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1238:Drivers/CMSIS/Include/core_cm4.h **** 
1239:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1240:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1241:Drivers/CMSIS/Include/core_cm4.h **** 
1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1244:Drivers/CMSIS/Include/core_cm4.h **** 
1245:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1246:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1247:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1248:Drivers/CMSIS/Include/core_cm4.h **** 
1249:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1250:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1251:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1252:Drivers/CMSIS/Include/core_cm4.h **** 
1253:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1254:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1255:Drivers/CMSIS/Include/core_cm4.h **** 
1256:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1257:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1258:Drivers/CMSIS/Include/core_cm4.h **** 
1259:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1260:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** 
1263:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1264:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1265:Drivers/CMSIS/Include/core_cm4.h **** 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1267:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1268:Drivers/CMSIS/Include/core_cm4.h **** 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1270:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1271:Drivers/CMSIS/Include/core_cm4.h **** 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1273:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1274:Drivers/CMSIS/Include/core_cm4.h **** 
1275:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1276:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1277:Drivers/CMSIS/Include/core_cm4.h **** 
1278:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1279:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1280:Drivers/CMSIS/Include/core_cm4.h **** 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1282:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1283:Drivers/CMSIS/Include/core_cm4.h **** 
1284:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1285:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1286:Drivers/CMSIS/Include/core_cm4.h **** 
1287:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1288:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1289:Drivers/CMSIS/Include/core_cm4.h **** 
1290:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 92


1291:Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1292:Drivers/CMSIS/Include/core_cm4.h **** 
1293:Drivers/CMSIS/Include/core_cm4.h **** 
1294:Drivers/CMSIS/Include/core_cm4.h **** /**
1295:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1296:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1297:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1298:Drivers/CMSIS/Include/core_cm4.h ****   @{
1299:Drivers/CMSIS/Include/core_cm4.h ****  */
1300:Drivers/CMSIS/Include/core_cm4.h **** 
1301:Drivers/CMSIS/Include/core_cm4.h **** /**
1302:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1303:Drivers/CMSIS/Include/core_cm4.h ****  */
1304:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1305:Drivers/CMSIS/Include/core_cm4.h **** {
1306:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1307:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1308:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1309:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1310:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1311:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1312:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1313:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1314:Drivers/CMSIS/Include/core_cm4.h **** 
1315:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1316:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1317:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1318:Drivers/CMSIS/Include/core_cm4.h **** 
1319:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1320:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1321:Drivers/CMSIS/Include/core_cm4.h **** 
1322:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1323:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1324:Drivers/CMSIS/Include/core_cm4.h **** 
1325:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1326:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1327:Drivers/CMSIS/Include/core_cm4.h **** 
1328:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1329:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1330:Drivers/CMSIS/Include/core_cm4.h **** 
1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1332:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1333:Drivers/CMSIS/Include/core_cm4.h **** 
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1335:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1336:Drivers/CMSIS/Include/core_cm4.h **** 
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1338:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1339:Drivers/CMSIS/Include/core_cm4.h **** 
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1341:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1342:Drivers/CMSIS/Include/core_cm4.h **** 
1343:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1344:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1345:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1346:Drivers/CMSIS/Include/core_cm4.h **** 
1347:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 93


1348:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1350:Drivers/CMSIS/Include/core_cm4.h **** 
1351:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1352:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1353:Drivers/CMSIS/Include/core_cm4.h **** 
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1355:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1356:Drivers/CMSIS/Include/core_cm4.h **** 
1357:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1358:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1359:Drivers/CMSIS/Include/core_cm4.h **** 
1360:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1361:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1363:Drivers/CMSIS/Include/core_cm4.h **** 
1364:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1365:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1366:Drivers/CMSIS/Include/core_cm4.h **** 
1367:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1368:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1369:Drivers/CMSIS/Include/core_cm4.h **** 
1370:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1371:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1372:Drivers/CMSIS/Include/core_cm4.h **** 
1373:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1374:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1375:Drivers/CMSIS/Include/core_cm4.h **** 
1376:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1377:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1378:Drivers/CMSIS/Include/core_cm4.h **** 
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1381:Drivers/CMSIS/Include/core_cm4.h **** 
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1384:Drivers/CMSIS/Include/core_cm4.h **** 
1385:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1386:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1388:Drivers/CMSIS/Include/core_cm4.h **** 
1389:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1390:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1391:Drivers/CMSIS/Include/core_cm4.h **** 
1392:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1393:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1394:Drivers/CMSIS/Include/core_cm4.h **** 
1395:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1396:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1397:Drivers/CMSIS/Include/core_cm4.h **** 
1398:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1399:Drivers/CMSIS/Include/core_cm4.h **** 
1400:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1401:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1402:Drivers/CMSIS/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1404:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 94


1405:Drivers/CMSIS/Include/core_cm4.h **** 
1406:Drivers/CMSIS/Include/core_cm4.h **** /**
1407:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1408:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1409:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1410:Drivers/CMSIS/Include/core_cm4.h ****   @{
1411:Drivers/CMSIS/Include/core_cm4.h ****  */
1412:Drivers/CMSIS/Include/core_cm4.h **** 
1413:Drivers/CMSIS/Include/core_cm4.h **** /**
1414:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1415:Drivers/CMSIS/Include/core_cm4.h ****  */
1416:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1417:Drivers/CMSIS/Include/core_cm4.h **** {
1418:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1419:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1420:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1421:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1422:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1423:Drivers/CMSIS/Include/core_cm4.h **** 
1424:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1425:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1426:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1427:Drivers/CMSIS/Include/core_cm4.h **** 
1428:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1429:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1430:Drivers/CMSIS/Include/core_cm4.h **** 
1431:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1432:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1433:Drivers/CMSIS/Include/core_cm4.h **** 
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1436:Drivers/CMSIS/Include/core_cm4.h **** 
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1439:Drivers/CMSIS/Include/core_cm4.h **** 
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1442:Drivers/CMSIS/Include/core_cm4.h **** 
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1444:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1445:Drivers/CMSIS/Include/core_cm4.h **** 
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1447:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1448:Drivers/CMSIS/Include/core_cm4.h **** 
1449:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1450:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1451:Drivers/CMSIS/Include/core_cm4.h **** 
1452:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1453:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1454:Drivers/CMSIS/Include/core_cm4.h **** 
1455:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1456:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1457:Drivers/CMSIS/Include/core_cm4.h **** 
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1459:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1460:Drivers/CMSIS/Include/core_cm4.h **** 
1461:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 95


1462:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1463:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1464:Drivers/CMSIS/Include/core_cm4.h **** 
1465:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1466:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1467:Drivers/CMSIS/Include/core_cm4.h **** 
1468:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1469:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1470:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1471:Drivers/CMSIS/Include/core_cm4.h **** 
1472:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1473:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1474:Drivers/CMSIS/Include/core_cm4.h **** 
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1477:Drivers/CMSIS/Include/core_cm4.h **** 
1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1480:Drivers/CMSIS/Include/core_cm4.h **** 
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1482:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1483:Drivers/CMSIS/Include/core_cm4.h **** 
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1486:Drivers/CMSIS/Include/core_cm4.h **** 
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1489:Drivers/CMSIS/Include/core_cm4.h **** 
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1491:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1492:Drivers/CMSIS/Include/core_cm4.h **** 
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1495:Drivers/CMSIS/Include/core_cm4.h **** 
1496:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1497:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1498:Drivers/CMSIS/Include/core_cm4.h **** 
1499:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1500:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1501:Drivers/CMSIS/Include/core_cm4.h **** 
1502:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1503:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1504:Drivers/CMSIS/Include/core_cm4.h **** 
1505:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1506:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1507:Drivers/CMSIS/Include/core_cm4.h **** 
1508:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1509:Drivers/CMSIS/Include/core_cm4.h **** 
1510:Drivers/CMSIS/Include/core_cm4.h **** 
1511:Drivers/CMSIS/Include/core_cm4.h **** /**
1512:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1513:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1514:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1515:Drivers/CMSIS/Include/core_cm4.h ****   @{
1516:Drivers/CMSIS/Include/core_cm4.h ****  */
1517:Drivers/CMSIS/Include/core_cm4.h **** 
1518:Drivers/CMSIS/Include/core_cm4.h **** /**
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 96


1519:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1520:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1521:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1522:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1523:Drivers/CMSIS/Include/core_cm4.h **** */
1524:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1525:Drivers/CMSIS/Include/core_cm4.h **** 
1526:Drivers/CMSIS/Include/core_cm4.h **** /**
1527:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1528:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1529:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1530:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1531:Drivers/CMSIS/Include/core_cm4.h **** */
1532:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1533:Drivers/CMSIS/Include/core_cm4.h **** 
1534:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1535:Drivers/CMSIS/Include/core_cm4.h **** 
1536:Drivers/CMSIS/Include/core_cm4.h **** 
1537:Drivers/CMSIS/Include/core_cm4.h **** /**
1538:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1539:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1540:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1541:Drivers/CMSIS/Include/core_cm4.h ****   @{
1542:Drivers/CMSIS/Include/core_cm4.h ****  */
1543:Drivers/CMSIS/Include/core_cm4.h **** 
1544:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1545:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1546:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1547:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1548:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1549:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1550:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1551:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1552:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1553:Drivers/CMSIS/Include/core_cm4.h **** 
1554:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1556:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1557:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1558:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1559:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1560:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1561:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1562:Drivers/CMSIS/Include/core_cm4.h **** 
1563:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1564:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1565:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1566:Drivers/CMSIS/Include/core_cm4.h **** #endif
1567:Drivers/CMSIS/Include/core_cm4.h **** 
1568:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1569:Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1570:Drivers/CMSIS/Include/core_cm4.h **** 
1571:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1572:Drivers/CMSIS/Include/core_cm4.h **** 
1573:Drivers/CMSIS/Include/core_cm4.h **** 
1574:Drivers/CMSIS/Include/core_cm4.h **** 
1575:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 97


1576:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1577:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1578:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1579:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1580:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1581:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1582:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1583:Drivers/CMSIS/Include/core_cm4.h **** /**
1584:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1585:Drivers/CMSIS/Include/core_cm4.h **** */
1586:Drivers/CMSIS/Include/core_cm4.h **** 
1587:Drivers/CMSIS/Include/core_cm4.h **** 
1588:Drivers/CMSIS/Include/core_cm4.h **** 
1589:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1590:Drivers/CMSIS/Include/core_cm4.h **** /**
1591:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1592:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1593:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1594:Drivers/CMSIS/Include/core_cm4.h ****   @{
1595:Drivers/CMSIS/Include/core_cm4.h ****  */
1596:Drivers/CMSIS/Include/core_cm4.h **** 
1597:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1598:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1599:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1600:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1601:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1602:Drivers/CMSIS/Include/core_cm4.h **** #else
1603:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1604:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1605:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1606:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1607:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1608:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1609:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1610:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1611:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1612:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1613:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1614:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1615:Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1616:Drivers/CMSIS/Include/core_cm4.h **** 
1617:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1618:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1619:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1620:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1621:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1622:Drivers/CMSIS/Include/core_cm4.h **** #else
1623:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1624:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1625:Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1626:Drivers/CMSIS/Include/core_cm4.h **** 
1627:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1628:Drivers/CMSIS/Include/core_cm4.h **** 
1629:Drivers/CMSIS/Include/core_cm4.h **** 
1630:Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1631:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1632:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 98


1633:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1634:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1635:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1636:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1637:Drivers/CMSIS/Include/core_cm4.h **** 
1638:Drivers/CMSIS/Include/core_cm4.h **** 
1639:Drivers/CMSIS/Include/core_cm4.h **** /**
1640:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1641:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1642:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1643:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1644:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1645:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1646:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1647:Drivers/CMSIS/Include/core_cm4.h ****  */
1648:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1649:Drivers/CMSIS/Include/core_cm4.h **** {
1650:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1651:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1652:Drivers/CMSIS/Include/core_cm4.h **** 
1653:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1654:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1655:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1656:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1657:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1658:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1659:Drivers/CMSIS/Include/core_cm4.h **** }
1660:Drivers/CMSIS/Include/core_cm4.h **** 
1661:Drivers/CMSIS/Include/core_cm4.h **** 
1662:Drivers/CMSIS/Include/core_cm4.h **** /**
1663:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1664:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1665:Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1666:Drivers/CMSIS/Include/core_cm4.h ****  */
1667:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1668:Drivers/CMSIS/Include/core_cm4.h **** {
1669:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1670:Drivers/CMSIS/Include/core_cm4.h **** }
1671:Drivers/CMSIS/Include/core_cm4.h **** 
1672:Drivers/CMSIS/Include/core_cm4.h **** 
1673:Drivers/CMSIS/Include/core_cm4.h **** /**
1674:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1675:Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1676:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1677:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1678:Drivers/CMSIS/Include/core_cm4.h ****  */
1679:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1680:Drivers/CMSIS/Include/core_cm4.h **** {
1681:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1682:Drivers/CMSIS/Include/core_cm4.h ****   {
1683:Drivers/CMSIS/Include/core_cm4.h ****     __COMPILER_BARRIER();
1684:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1685:Drivers/CMSIS/Include/core_cm4.h ****     __COMPILER_BARRIER();
1686:Drivers/CMSIS/Include/core_cm4.h ****   }
1687:Drivers/CMSIS/Include/core_cm4.h **** }
1688:Drivers/CMSIS/Include/core_cm4.h **** 
1689:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 99


1690:Drivers/CMSIS/Include/core_cm4.h **** /**
1691:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1692:Drivers/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1693:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1694:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1695:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1696:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1697:Drivers/CMSIS/Include/core_cm4.h ****  */
1698:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1699:Drivers/CMSIS/Include/core_cm4.h **** {
1700:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1701:Drivers/CMSIS/Include/core_cm4.h ****   {
1702:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1703:Drivers/CMSIS/Include/core_cm4.h ****   }
1704:Drivers/CMSIS/Include/core_cm4.h ****   else
1705:Drivers/CMSIS/Include/core_cm4.h ****   {
1706:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1707:Drivers/CMSIS/Include/core_cm4.h ****   }
1708:Drivers/CMSIS/Include/core_cm4.h **** }
1709:Drivers/CMSIS/Include/core_cm4.h **** 
1710:Drivers/CMSIS/Include/core_cm4.h **** 
1711:Drivers/CMSIS/Include/core_cm4.h **** /**
1712:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1713:Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1714:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1715:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1716:Drivers/CMSIS/Include/core_cm4.h ****  */
1717:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1718:Drivers/CMSIS/Include/core_cm4.h **** {
1719:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1720:Drivers/CMSIS/Include/core_cm4.h ****   {
1721:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1722:Drivers/CMSIS/Include/core_cm4.h ****     __DSB();
1723:Drivers/CMSIS/Include/core_cm4.h ****     __ISB();
1724:Drivers/CMSIS/Include/core_cm4.h ****   }
1725:Drivers/CMSIS/Include/core_cm4.h **** }
1726:Drivers/CMSIS/Include/core_cm4.h **** 
1727:Drivers/CMSIS/Include/core_cm4.h **** 
1728:Drivers/CMSIS/Include/core_cm4.h **** /**
1729:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1730:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1731:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1732:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1733:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1734:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1735:Drivers/CMSIS/Include/core_cm4.h ****  */
1736:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1737:Drivers/CMSIS/Include/core_cm4.h **** {
1738:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1739:Drivers/CMSIS/Include/core_cm4.h ****   {
1740:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1741:Drivers/CMSIS/Include/core_cm4.h ****   }
1742:Drivers/CMSIS/Include/core_cm4.h ****   else
1743:Drivers/CMSIS/Include/core_cm4.h ****   {
1744:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1745:Drivers/CMSIS/Include/core_cm4.h ****   }
1746:Drivers/CMSIS/Include/core_cm4.h **** }
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 100


1747:Drivers/CMSIS/Include/core_cm4.h **** 
1748:Drivers/CMSIS/Include/core_cm4.h **** 
1749:Drivers/CMSIS/Include/core_cm4.h **** /**
1750:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1751:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1752:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1753:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1754:Drivers/CMSIS/Include/core_cm4.h ****  */
1755:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1756:Drivers/CMSIS/Include/core_cm4.h **** {
1757:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1758:Drivers/CMSIS/Include/core_cm4.h ****   {
1759:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1760:Drivers/CMSIS/Include/core_cm4.h ****   }
1761:Drivers/CMSIS/Include/core_cm4.h **** }
1762:Drivers/CMSIS/Include/core_cm4.h **** 
1763:Drivers/CMSIS/Include/core_cm4.h **** 
1764:Drivers/CMSIS/Include/core_cm4.h **** /**
1765:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1766:Drivers/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1767:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1768:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1769:Drivers/CMSIS/Include/core_cm4.h ****  */
1770:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1771:Drivers/CMSIS/Include/core_cm4.h **** {
1772:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1773:Drivers/CMSIS/Include/core_cm4.h ****   {
1774:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1775:Drivers/CMSIS/Include/core_cm4.h ****   }
1776:Drivers/CMSIS/Include/core_cm4.h **** }
1777:Drivers/CMSIS/Include/core_cm4.h **** 
1778:Drivers/CMSIS/Include/core_cm4.h **** 
1779:Drivers/CMSIS/Include/core_cm4.h **** /**
1780:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1781:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1782:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1783:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1784:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1785:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1786:Drivers/CMSIS/Include/core_cm4.h ****  */
1787:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1788:Drivers/CMSIS/Include/core_cm4.h **** {
1789:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1790:Drivers/CMSIS/Include/core_cm4.h ****   {
1791:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1792:Drivers/CMSIS/Include/core_cm4.h ****   }
1793:Drivers/CMSIS/Include/core_cm4.h ****   else
1794:Drivers/CMSIS/Include/core_cm4.h ****   {
1795:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1796:Drivers/CMSIS/Include/core_cm4.h ****   }
1797:Drivers/CMSIS/Include/core_cm4.h **** }
1798:Drivers/CMSIS/Include/core_cm4.h **** 
1799:Drivers/CMSIS/Include/core_cm4.h **** 
1800:Drivers/CMSIS/Include/core_cm4.h **** /**
1801:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1802:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1803:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 101


1804:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1805:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1806:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1807:Drivers/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1808:Drivers/CMSIS/Include/core_cm4.h ****  */
1809:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1810:Drivers/CMSIS/Include/core_cm4.h **** {
1811:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1812:Drivers/CMSIS/Include/core_cm4.h ****   {
1813:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1814:Drivers/CMSIS/Include/core_cm4.h ****   }
1815:Drivers/CMSIS/Include/core_cm4.h ****   else
1816:Drivers/CMSIS/Include/core_cm4.h ****   {
1817:Drivers/CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1818:Drivers/CMSIS/Include/core_cm4.h ****   }
1819:Drivers/CMSIS/Include/core_cm4.h **** }
1820:Drivers/CMSIS/Include/core_cm4.h **** 
1821:Drivers/CMSIS/Include/core_cm4.h **** 
1822:Drivers/CMSIS/Include/core_cm4.h **** /**
1823:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1824:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1825:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1826:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1827:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1828:Drivers/CMSIS/Include/core_cm4.h ****   \return             Interrupt Priority.
1829:Drivers/CMSIS/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1830:Drivers/CMSIS/Include/core_cm4.h ****  */
1831:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1832:Drivers/CMSIS/Include/core_cm4.h **** {
1833:Drivers/CMSIS/Include/core_cm4.h **** 
1834:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1835:Drivers/CMSIS/Include/core_cm4.h ****   {
1836:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1837:Drivers/CMSIS/Include/core_cm4.h ****   }
1838:Drivers/CMSIS/Include/core_cm4.h ****   else
1839:Drivers/CMSIS/Include/core_cm4.h ****   {
1840:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1841:Drivers/CMSIS/Include/core_cm4.h ****   }
1842:Drivers/CMSIS/Include/core_cm4.h **** }
1843:Drivers/CMSIS/Include/core_cm4.h **** 
1844:Drivers/CMSIS/Include/core_cm4.h **** 
1845:Drivers/CMSIS/Include/core_cm4.h **** /**
1846:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Encode Priority
1847:Drivers/CMSIS/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1848:Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
1849:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1850:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1851:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1852:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1853:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1854:Drivers/CMSIS/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1855:Drivers/CMSIS/Include/core_cm4.h ****  */
1856:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1857:Drivers/CMSIS/Include/core_cm4.h **** {
1858:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1859:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1860:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 102


1861:Drivers/CMSIS/Include/core_cm4.h **** 
1862:Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1863:Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1864:Drivers/CMSIS/Include/core_cm4.h **** 
1865:Drivers/CMSIS/Include/core_cm4.h ****   return (
1866:Drivers/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1867:Drivers/CMSIS/Include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1868:Drivers/CMSIS/Include/core_cm4.h ****          );
1869:Drivers/CMSIS/Include/core_cm4.h **** }
1870:Drivers/CMSIS/Include/core_cm4.h **** 
1871:Drivers/CMSIS/Include/core_cm4.h **** 
1872:Drivers/CMSIS/Include/core_cm4.h **** /**
1873:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Decode Priority
1874:Drivers/CMSIS/Include/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1875:Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value and subpriority value.
1876:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1877:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1878:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1879:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1880:Drivers/CMSIS/Include/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1881:Drivers/CMSIS/Include/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1882:Drivers/CMSIS/Include/core_cm4.h ****  */
1883:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1884:Drivers/CMSIS/Include/core_cm4.h **** {
1885:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1886:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1887:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1888:Drivers/CMSIS/Include/core_cm4.h **** 
1889:Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1890:Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1891:Drivers/CMSIS/Include/core_cm4.h **** 
1892:Drivers/CMSIS/Include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1893:Drivers/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1894:Drivers/CMSIS/Include/core_cm4.h **** }
1895:Drivers/CMSIS/Include/core_cm4.h **** 
1896:Drivers/CMSIS/Include/core_cm4.h **** 
1897:Drivers/CMSIS/Include/core_cm4.h **** /**
1898:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Vector
1899:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1900:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1901:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1902:Drivers/CMSIS/Include/core_cm4.h ****            VTOR must been relocated to SRAM before.
1903:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number
1904:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1905:Drivers/CMSIS/Include/core_cm4.h ****  */
1906:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1907:Drivers/CMSIS/Include/core_cm4.h **** {
1908:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t vectors = (uint32_t )SCB->VTOR;
1909:Drivers/CMSIS/Include/core_cm4.h ****   (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
1910:Drivers/CMSIS/Include/core_cm4.h ****   /* ARM Application Note 321 states that the M4 does not require the architectural barrier */
1911:Drivers/CMSIS/Include/core_cm4.h **** }
1912:Drivers/CMSIS/Include/core_cm4.h **** 
1913:Drivers/CMSIS/Include/core_cm4.h **** 
1914:Drivers/CMSIS/Include/core_cm4.h **** /**
1915:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Vector
1916:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1917:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 103


1918:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1919:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1920:Drivers/CMSIS/Include/core_cm4.h ****   \return                 Address of interrupt handler function
1921:Drivers/CMSIS/Include/core_cm4.h ****  */
1922:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1923:Drivers/CMSIS/Include/core_cm4.h **** {
1924:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t vectors = (uint32_t )SCB->VTOR;
1925:Drivers/CMSIS/Include/core_cm4.h ****   return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4));
1926:Drivers/CMSIS/Include/core_cm4.h **** }
1927:Drivers/CMSIS/Include/core_cm4.h **** 
1928:Drivers/CMSIS/Include/core_cm4.h **** 
1929:Drivers/CMSIS/Include/core_cm4.h **** /**
1930:Drivers/CMSIS/Include/core_cm4.h ****   \brief   System Reset
1931:Drivers/CMSIS/Include/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1932:Drivers/CMSIS/Include/core_cm4.h ****  */
1933:Drivers/CMSIS/Include/core_cm4.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
1934:Drivers/CMSIS/Include/core_cm4.h **** {
1935:Drivers/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1936:Drivers/CMSIS/Include/core_cm4.h ****                                                                        buffered write are completed
1937:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1938:Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1939:Drivers/CMSIS/Include/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1940:Drivers/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
1941:Drivers/CMSIS/Include/core_cm4.h **** 
1942:Drivers/CMSIS/Include/core_cm4.h ****   for(;;)                                                           /* wait until reset */
1943:Drivers/CMSIS/Include/core_cm4.h ****   {
1944:Drivers/CMSIS/Include/core_cm4.h ****     __NOP();
1945:Drivers/CMSIS/Include/core_cm4.h ****   }
1946:Drivers/CMSIS/Include/core_cm4.h **** }
1947:Drivers/CMSIS/Include/core_cm4.h **** 
1948:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1949:Drivers/CMSIS/Include/core_cm4.h **** 
1950:Drivers/CMSIS/Include/core_cm4.h **** 
1951:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################  MPU functions  #################################### */
1952:Drivers/CMSIS/Include/core_cm4.h **** 
1953:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1954:Drivers/CMSIS/Include/core_cm4.h **** 
1955:Drivers/CMSIS/Include/core_cm4.h **** #include "mpu_armv7.h"
1956:Drivers/CMSIS/Include/core_cm4.h **** 
1957:Drivers/CMSIS/Include/core_cm4.h **** #endif
1958:Drivers/CMSIS/Include/core_cm4.h **** 
1959:Drivers/CMSIS/Include/core_cm4.h **** 
1960:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################  FPU functions  #################################### */
1961:Drivers/CMSIS/Include/core_cm4.h **** /**
1962:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1963:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1964:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Function that provides FPU type.
1965:Drivers/CMSIS/Include/core_cm4.h ****   @{
1966:Drivers/CMSIS/Include/core_cm4.h ****  */
1967:Drivers/CMSIS/Include/core_cm4.h **** 
1968:Drivers/CMSIS/Include/core_cm4.h **** /**
1969:Drivers/CMSIS/Include/core_cm4.h ****   \brief   get FPU type
1970:Drivers/CMSIS/Include/core_cm4.h ****   \details returns the FPU type
1971:Drivers/CMSIS/Include/core_cm4.h ****   \returns
1972:Drivers/CMSIS/Include/core_cm4.h ****    - \b  0: No FPU
1973:Drivers/CMSIS/Include/core_cm4.h ****    - \b  1: Single precision FPU
1974:Drivers/CMSIS/Include/core_cm4.h ****    - \b  2: Double + Single precision FPU
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 104


1975:Drivers/CMSIS/Include/core_cm4.h ****  */
1976:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1977:Drivers/CMSIS/Include/core_cm4.h **** {
1978:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t mvfr0;
1979:Drivers/CMSIS/Include/core_cm4.h **** 
1980:Drivers/CMSIS/Include/core_cm4.h ****   mvfr0 = FPU->MVFR0;
1981:Drivers/CMSIS/Include/core_cm4.h ****   if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1982:Drivers/CMSIS/Include/core_cm4.h ****   {
1983:Drivers/CMSIS/Include/core_cm4.h ****     return 1U;           /* Single precision FPU */
1984:Drivers/CMSIS/Include/core_cm4.h ****   }
1985:Drivers/CMSIS/Include/core_cm4.h ****   else
1986:Drivers/CMSIS/Include/core_cm4.h ****   {
1987:Drivers/CMSIS/Include/core_cm4.h ****     return 0U;           /* No FPU */
1988:Drivers/CMSIS/Include/core_cm4.h ****   }
1989:Drivers/CMSIS/Include/core_cm4.h **** }
1990:Drivers/CMSIS/Include/core_cm4.h **** 
1991:Drivers/CMSIS/Include/core_cm4.h **** 
1992:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_FpuFunctions */
1993:Drivers/CMSIS/Include/core_cm4.h **** 
1994:Drivers/CMSIS/Include/core_cm4.h **** 
1995:Drivers/CMSIS/Include/core_cm4.h **** 
1996:Drivers/CMSIS/Include/core_cm4.h **** /* ##################################    SysTick function  ########################################
1997:Drivers/CMSIS/Include/core_cm4.h **** /**
1998:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1999:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
2000:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that configure the System.
2001:Drivers/CMSIS/Include/core_cm4.h ****   @{
2002:Drivers/CMSIS/Include/core_cm4.h ****  */
2003:Drivers/CMSIS/Include/core_cm4.h **** 
2004:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
2005:Drivers/CMSIS/Include/core_cm4.h **** 
2006:Drivers/CMSIS/Include/core_cm4.h **** /**
2007:Drivers/CMSIS/Include/core_cm4.h ****   \brief   System Tick Configuration
2008:Drivers/CMSIS/Include/core_cm4.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
2009:Drivers/CMSIS/Include/core_cm4.h ****            Counter is in free running mode to generate periodic interrupts.
2010:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  ticks  Number of ticks between two interrupts.
2011:Drivers/CMSIS/Include/core_cm4.h ****   \return          0  Function succeeded.
2012:Drivers/CMSIS/Include/core_cm4.h ****   \return          1  Function failed.
2013:Drivers/CMSIS/Include/core_cm4.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
2014:Drivers/CMSIS/Include/core_cm4.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
2015:Drivers/CMSIS/Include/core_cm4.h ****            must contain a vendor-specific implementation of this function.
2016:Drivers/CMSIS/Include/core_cm4.h ****  */
2017:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
 1169              		.loc 5 2017 26 view .LVU276
 1170              	.LBB27:
2018:Drivers/CMSIS/Include/core_cm4.h **** {
2019:Drivers/CMSIS/Include/core_cm4.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 1171              		.loc 5 2019 3 view .LVU277
 1172              		.loc 5 2019 14 is_stmt 0 view .LVU278
 1173 0040 013B     		subs	r3, r3, #1
 1174              	.LVL99:
 1175              		.loc 5 2019 6 view .LVU279
 1176 0042 B3F1807F 		cmp	r3, #16777216
 1177 0046 0AD2     		bcs	.L69
2020:Drivers/CMSIS/Include/core_cm4.h ****   {
2021:Drivers/CMSIS/Include/core_cm4.h ****     return (1UL);                                                   /* Reload value impossible */
2022:Drivers/CMSIS/Include/core_cm4.h ****   }
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 105


2023:Drivers/CMSIS/Include/core_cm4.h **** 
2024:Drivers/CMSIS/Include/core_cm4.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 1178              		.loc 5 2024 3 is_stmt 1 view .LVU280
 1179              		.loc 5 2024 18 is_stmt 0 view .LVU281
 1180 0048 4FF0E022 		mov	r2, #-536813568
 1181 004c 5361     		str	r3, [r2, #20]
2025:Drivers/CMSIS/Include/core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 1182              		.loc 5 2025 3 is_stmt 1 view .LVU282
 1183              	.LVL100:
 1184              	.LBB28:
 1185              	.LBI28:
1809:Drivers/CMSIS/Include/core_cm4.h **** {
 1186              		.loc 5 1809 22 view .LVU283
 1187              	.LBB29:
1811:Drivers/CMSIS/Include/core_cm4.h ****   {
 1188              		.loc 5 1811 3 view .LVU284
1817:Drivers/CMSIS/Include/core_cm4.h ****   }
 1189              		.loc 5 1817 5 view .LVU285
1817:Drivers/CMSIS/Include/core_cm4.h ****   }
 1190              		.loc 5 1817 46 is_stmt 0 view .LVU286
 1191 004e 2E4B     		ldr	r3, .L74+8
 1192              	.LVL101:
1817:Drivers/CMSIS/Include/core_cm4.h ****   }
 1193              		.loc 5 1817 46 view .LVU287
 1194 0050 F021     		movs	r1, #240
 1195 0052 83F82310 		strb	r1, [r3, #35]
 1196              	.LVL102:
1817:Drivers/CMSIS/Include/core_cm4.h ****   }
 1197              		.loc 5 1817 46 view .LVU288
 1198              	.LBE29:
 1199              	.LBE28:
2026:Drivers/CMSIS/Include/core_cm4.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 1200              		.loc 5 2026 3 is_stmt 1 view .LVU289
 1201              		.loc 5 2026 18 is_stmt 0 view .LVU290
 1202 0056 0023     		movs	r3, #0
 1203 0058 9361     		str	r3, [r2, #24]
2027:Drivers/CMSIS/Include/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 1204              		.loc 5 2027 3 is_stmt 1 view .LVU291
 1205              		.loc 5 2027 18 is_stmt 0 view .LVU292
 1206 005a 0723     		movs	r3, #7
 1207 005c 1361     		str	r3, [r2, #16]
2028:Drivers/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
2029:Drivers/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
2030:Drivers/CMSIS/Include/core_cm4.h ****   return (0UL);                                                     /* Function successful */
 1208              		.loc 5 2030 3 is_stmt 1 view .LVU293
 1209              	.L69:
 1210              		.loc 5 2030 3 is_stmt 0 view .LVU294
 1211              	.LBE27:
 1212              	.LBE26:
 189:Core/Src/main.c **** 	MX_GPIO_Init();
 1213              		.loc 1 189 2 is_stmt 1 view .LVU295
 1214 005e FFF7FEFF 		bl	cycleCounterInit
 1215              	.LVL103:
 190:Core/Src/main.c **** 	MX_USART1_UART_Init();
 1216              		.loc 1 190 2 view .LVU296
 1217 0062 FFF7FEFF 		bl	MX_GPIO_Init
 1218              	.LVL104:
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 106


 191:Core/Src/main.c **** 	MX_SUBGHZ_Init();
 1219              		.loc 1 191 2 view .LVU297
 1220 0066 FFF7FEFF 		bl	MX_USART1_UART_Init
 1221              	.LVL105:
 192:Core/Src/main.c **** 	BSP_LED_Init();
 1222              		.loc 1 192 2 view .LVU298
 1223 006a FFF7FEFF 		bl	MX_SUBGHZ_Init
 1224              	.LVL106:
 193:Core/Src/main.c **** 	/* USER CODE BEGIN 2 */
 1225              		.loc 1 193 2 view .LVU299
 1226 006e FFF7FEFF 		bl	BSP_LED_Init
 1227              	.LVL107:
 196:Core/Src/main.c **** 	printf("\n\rPING PONG\r\nAPP_VERSION=0.0.1\r\n---------------\r\n");
 1228              		.loc 1 196 2 view .LVU300
 1229 0072 0121     		movs	r1, #1
 1230 0074 0220     		movs	r0, #2
 1231 0076 FFF7FEFF 		bl	color
 1232              	.LVL108:
 197:Core/Src/main.c **** 	printf("LORA_MODULATION\r\nLORA_BW=%d Hz\r\nLORA_SF=%d\r\n", (1 << LORA_BANDWIDTH) * 125, LORA_SPR
 1233              		.loc 1 197 2 view .LVU301
 1234 007a 2448     		ldr	r0, .L74+12
 1235 007c FFF7FEFF 		bl	puts
 1236              	.LVL109:
 198:Core/Src/main.c **** 	colorDefault();
 1237              		.loc 1 198 2 view .LVU302
 1238 0080 0722     		movs	r2, #7
 1239 0082 7D21     		movs	r1, #125
 1240 0084 2248     		ldr	r0, .L74+16
 1241 0086 FFF7FEFF 		bl	printf
 1242              	.LVL110:
 199:Core/Src/main.c **** 	radioInit();
 1243              		.loc 1 199 2 view .LVU303
 1244 008a FFF7FEFF 		bl	colorDefault
 1245              	.LVL111:
 200:Core/Src/main.c **** 
 1246              		.loc 1 200 2 view .LVU304
 1247 008e FFF7FEFF 		bl	radioInit
 1248              	.LVL112:
 208:Core/Src/main.c **** 	SUBGRF_SetDioIrqParams(IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE);
 1249              		.loc 1 208 2 view .LVU305
 209:Core/Src/main.c **** 	rnd = SUBGRF_GetRandom();
 1250              		.loc 1 209 2 view .LVU306
 1251 0092 0023     		movs	r3, #0
 1252 0094 1A46     		mov	r2, r3
 1253 0096 1946     		mov	r1, r3
 1254 0098 1846     		mov	r0, r3
 1255 009a FFF7FEFF 		bl	SUBGRF_SetDioIrqParams
 1256              	.LVL113:
 210:Core/Src/main.c **** 
 1257              		.loc 1 210 2 view .LVU307
 210:Core/Src/main.c **** 
 1258              		.loc 1 210 8 is_stmt 0 view .LVU308
 1259 009e FFF7FEFF 		bl	SUBGRF_GetRandom
 1260              	.LVL114:
 212:Core/Src/main.c **** 	fsm.rxTimeout = 3000; // 3000 ms
 1261              		.loc 1 212 2 is_stmt 1 view .LVU309
 212:Core/Src/main.c **** 	fsm.rxTimeout = 3000; // 3000 ms
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 107


 1262              		.loc 1 212 15 is_stmt 0 view .LVU310
 1263 00a2 0024     		movs	r4, #0
 1264 00a4 8DF80C40 		strb	r4, [sp, #12]
 213:Core/Src/main.c **** 	fsm.rxMargin = 200;   // 200 ms
 1265              		.loc 1 213 2 is_stmt 1 view .LVU311
 213:Core/Src/main.c **** 	fsm.rxMargin = 200;   // 200 ms
 1266              		.loc 1 213 16 is_stmt 0 view .LVU312
 1267 00a8 40F6B833 		movw	r3, #3000
 1268 00ac 0493     		str	r3, [sp, #16]
 214:Core/Src/main.c **** 	fsm.randomDelay = rnd >> 22; // [0, 1023] ms
 1269              		.loc 1 214 2 is_stmt 1 view .LVU313
 214:Core/Src/main.c **** 	fsm.randomDelay = rnd >> 22; // [0, 1023] ms
 1270              		.loc 1 214 15 is_stmt 0 view .LVU314
 1271 00ae C823     		movs	r3, #200
 1272 00b0 0593     		str	r3, [sp, #20]
 215:Core/Src/main.c **** 	printf("rand=%lu\r\n", fsm.randomDelay);
 1273              		.loc 1 215 2 is_stmt 1 view .LVU315
 215:Core/Src/main.c **** 	printf("rand=%lu\r\n", fsm.randomDelay);
 1274              		.loc 1 215 24 is_stmt 0 view .LVU316
 1275 00b2 810D     		lsrs	r1, r0, #22
 215:Core/Src/main.c **** 	printf("rand=%lu\r\n", fsm.randomDelay);
 1276              		.loc 1 215 18 view .LVU317
 1277 00b4 0691     		str	r1, [sp, #24]
 216:Core/Src/main.c **** 
 1278              		.loc 1 216 2 is_stmt 1 view .LVU318
 1279 00b6 1748     		ldr	r0, .L74+20
 1280              	.LVL115:
 216:Core/Src/main.c **** 
 1281              		.loc 1 216 2 is_stmt 0 view .LVU319
 1282 00b8 FFF7FEFF 		bl	printf
 1283              	.LVL116:
 218:Core/Src/main.c **** 	SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR,
 1284              		.loc 1 218 2 is_stmt 1 view .LVU320
 1285 00bc 0698     		ldr	r0, [sp, #24]
 1286 00be FFF7FEFF 		bl	delay
 1287              	.LVL117:
 219:Core/Src/main.c **** 			IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR,
 1288              		.loc 1 219 2 view .LVU321
 1289 00c2 2346     		mov	r3, r4
 1290 00c4 2246     		mov	r2, r4
 1291 00c6 40F24221 		movw	r1, #578
 1292 00ca 0846     		mov	r0, r1
 1293 00cc FFF7FEFF 		bl	SUBGRF_SetDioIrqParams
 1294              	.LVL118:
 223:Core/Src/main.c **** 	SUBGRF_SetRx(fsm.rxTimeout << 6);
 1295              		.loc 1 223 2 view .LVU322
 1296 00d0 2146     		mov	r1, r4
 1297 00d2 0120     		movs	r0, #1
 1298 00d4 FFF7FEFF 		bl	SUBGRF_SetSwitch
 1299              	.LVL119:
 224:Core/Src/main.c **** 	fsm.subState = SSTATE_RX;
 1300              		.loc 1 224 2 view .LVU323
 224:Core/Src/main.c **** 	fsm.subState = SSTATE_RX;
 1301              		.loc 1 224 18 is_stmt 0 view .LVU324
 1302 00d8 0498     		ldr	r0, [sp, #16]
 224:Core/Src/main.c **** 	fsm.subState = SSTATE_RX;
 1303              		.loc 1 224 2 view .LVU325
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 108


 1304 00da 8001     		lsls	r0, r0, #6
 1305 00dc FFF7FEFF 		bl	SUBGRF_SetRx
 1306              	.LVL120:
 225:Core/Src/main.c **** 
 1307              		.loc 1 225 2 is_stmt 1 view .LVU326
 225:Core/Src/main.c **** 
 1308              		.loc 1 225 15 is_stmt 0 view .LVU327
 1309 00e0 0123     		movs	r3, #1
 1310 00e2 8DF80C30 		strb	r3, [sp, #12]
 1311 00e6 03E0     		b	.L71
 1312              	.L73:
 235:Core/Src/main.c **** 	}
 1313              		.loc 1 235 3 is_stmt 1 view .LVU328
 1314 00e8 0B4B     		ldr	r3, .L74+24
 1315 00ea 1B68     		ldr	r3, [r3]
 1316 00ec 03A8     		add	r0, sp, #12
 1317 00ee 9847     		blx	r3
 1318              	.LVL121:
 227:Core/Src/main.c **** 	{
 1319              		.loc 1 227 8 view .LVU329
 1320              	.L71:
 227:Core/Src/main.c **** 	{
 1321              		.loc 1 227 2 view .LVU330
 233:Core/Src/main.c **** 		while (eventReceptor == NULL);
 1322              		.loc 1 233 3 view .LVU331
 233:Core/Src/main.c **** 		while (eventReceptor == NULL);
 1323              		.loc 1 233 17 is_stmt 0 view .LVU332
 1324 00f0 094B     		ldr	r3, .L74+24
 1325 00f2 0022     		movs	r2, #0
 1326 00f4 1A60     		str	r2, [r3]
 234:Core/Src/main.c **** 		eventReceptor(&fsm);
 1327              		.loc 1 234 3 is_stmt 1 view .LVU333
 1328              	.L70:
 234:Core/Src/main.c **** 		eventReceptor(&fsm);
 1329              		.loc 1 234 32 discriminator 1 view .LVU334
 234:Core/Src/main.c **** 		eventReceptor(&fsm);
 1330              		.loc 1 234 9 discriminator 1 view .LVU335
 234:Core/Src/main.c **** 		eventReceptor(&fsm);
 1331              		.loc 1 234 24 is_stmt 0 discriminator 1 view .LVU336
 1332 00f6 084B     		ldr	r3, .L74+24
 1333 00f8 1B68     		ldr	r3, [r3]
 234:Core/Src/main.c **** 		eventReceptor(&fsm);
 1334              		.loc 1 234 9 discriminator 1 view .LVU337
 1335 00fa 002B     		cmp	r3, #0
 1336 00fc F4D1     		bne	.L73
 1337 00fe FAE7     		b	.L70
 1338              	.L75:
 1339              		.align	2
 1340              	.L74:
 1341 0100 00000000 		.word	SystemCoreClock
 1342 0104 D34D6210 		.word	274877907
 1343 0108 00ED00E0 		.word	-536810240
 1344 010c 00000000 		.word	.LC11
 1345 0110 34000000 		.word	.LC12
 1346 0114 64000000 		.word	.LC13
 1347 0118 00000000 		.word	.LANCHOR0
 1348              		.cfi_endproc
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 109


 1349              	.LFE1163:
 1351              		.global	systickCounter
 1352              		.global	packet
 1353              		.global	packetParams
 1354              		.global	eventReceptor
 1355              		.section	.bss.eventReceptor,"aw",%nobits
 1356              		.align	2
 1357              		.set	.LANCHOR0,. + 0
 1360              	eventReceptor:
 1361 0000 00000000 		.space	4
 1362              		.section	.bss.packet,"aw",%nobits
 1363              		.align	2
 1366              	packet:
 1367 0000 0000     		.space	2
 1368              		.section	.bss.packetParams,"aw",%nobits
 1369              		.align	2
 1370              		.set	.LANCHOR1,. + 0
 1373              	packetParams:
 1374 0000 00000000 		.space	20
 1374      00000000 
 1374      00000000 
 1374      00000000 
 1374      00000000 
 1375              		.section	.bss.systickCounter,"aw",%nobits
 1376              		.align	1
 1377              		.set	.LANCHOR2,. + 0
 1380              	systickCounter:
 1381 0000 0000     		.space	2
 1382              		.text
 1383              	.Letext0:
 1384              		.file 6 "Drivers/CMSIS/Device/ST/STM32WLxx/Include/stm32wle5xx.h"
 1385              		.file 7 "/opt/homebrew/Cellar/arm-none-eabi-gcc/10.3-2021.07/gcc/arm-none-eabi/include/machine/_de
 1386              		.file 8 "/opt/homebrew/Cellar/arm-none-eabi-gcc/10.3-2021.07/gcc/arm-none-eabi/include/sys/_stdint
 1387              		.file 9 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal_def.h"
 1388              		.file 10 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal_rcc.h"
 1389              		.file 11 "Middlewares/Third_Party/SubGHz_Phy/stm32_radio_driver/radio_driver.h"
 1390              		.file 12 "Core/Inc/drv_color.h"
 1391              		.file 13 "Drivers/CMSIS/Device/ST/STM32WLxx/Include/system_stm32wlxx.h"
 1392              		.file 14 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_dma.h"
 1393              		.file 15 "Core/Inc/drv_system.h"
 1394              		.file 16 "<built-in>"
 1395              		.file 17 "/opt/homebrew/Cellar/arm-none-eabi-gcc/10.3-2021.07/gcc/arm-none-eabi/include/stdio.h"
 1396              		.file 18 "/opt/homebrew/Cellar/arm-none-eabi-gcc/10.3-2021.07/gcc/arm-none-eabi/include/stdlib.h"
 1397              		.file 19 "Core/Inc/seeed-e5-mini_bsp.h"
 1398              		.file 20 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal_pwr.h"
 1399              		.file 21 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal.h"
 1400              		.file 22 "Core/Inc/gpio.h"
 1401              		.file 23 "Core/Inc/usart.h"
 1402              		.file 24 "Core/Inc/subghz.h"
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 110


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:16     .text.RadioOnDioIrq:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:24     .text.RadioOnDioIrq:0000000000000000 RadioOnDioIrq
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:108    .text.RadioOnDioIrq:0000000000000050 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:801    .text.eventRxDone:0000000000000000 eventRxDone
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:623    .text.eventTxTimeout:0000000000000000 eventTxTimeout
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:563    .text.eventTxDone:0000000000000000 eventTxDone
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:365    .text.eventRxTimeout:0000000000000000 eventRxTimeout
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:429    .text.eventRxError:0000000000000000 eventRxError
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:118    .text.radioInit:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:125    .text.radioInit:0000000000000000 radioInit
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:245    .text.radioInit:0000000000000098 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:253    .rodata.enterMasterTx.str1.4:0000000000000000 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:263    .text.enterMasterTx:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:270    .text.enterMasterTx:0000000000000000 enterMasterTx
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:346    .text.enterMasterTx:0000000000000064 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:354    .rodata.eventRxTimeout.str1.4:0000000000000000 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:358    .text.eventRxTimeout:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:413    .text.eventRxTimeout:0000000000000024 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:418    .rodata.eventRxError.str1.4:0000000000000000 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:422    .text.eventRxError:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:477    .text.eventRxError:0000000000000024 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:482    .rodata.enterMasterRx.str1.4:0000000000000000 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:486    .text.enterMasterRx:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:493    .text.enterMasterRx:0000000000000000 enterMasterRx
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:546    .text.enterMasterRx:0000000000000034 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:552    .rodata.eventTxDone.str1.4:0000000000000000 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:556    .text.eventTxDone:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:607    .text.eventTxDone:0000000000000020 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:612    .rodata.eventTxTimeout.str1.4:0000000000000000 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:616    .text.eventTxTimeout:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:667    .text.eventTxTimeout:0000000000000020 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:672    .rodata.transitionRxDone.str1.4:0000000000000000 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:679    .text.transitionRxDone:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:686    .text.transitionRxDone:0000000000000000 transitionRxDone
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:784    .text.transitionRxDone:000000000000007c $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:790    .rodata.eventRxDone.str1.4:0000000000000000 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:794    .text.eventRxDone:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:883    .text.eventRxDone:000000000000005c $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:890    .text.Error_Handler:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:897    .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:929    .text.SystemClock_Config:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:936    .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:1075   .rodata.main.str1.4:0000000000000000 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:1087   .text.main:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:1094   .text.main:0000000000000000 main
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:1341   .text.main:0000000000000100 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:1380   .bss.systickCounter:0000000000000000 systickCounter
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:1366   .bss.packet:0000000000000000 packet
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:1373   .bss.packetParams:0000000000000000 packetParams
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:1360   .bss.eventReceptor:0000000000000000 eventReceptor
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:1356   .bss.eventReceptor:0000000000000000 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:1363   .bss.packet:0000000000000000 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:1369   .bss.packetParams:0000000000000000 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s:1376   .bss.systickCounter:0000000000000000 $d

ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccgiaZoA.s 			page 111


UNDEFINED SYMBOLS
SUBGRF_GetOperatingMode
SUBGRF_Init
SUBGRF_SetRegulatorMode
SUBGRF_SetBufferBaseAddress
SUBGRF_SetRfFrequency
SUBGRF_SetRfTxPower
SUBGRF_SetStopRxTimerOnPreambleDetect
SUBGRF_SetPacketType
SUBGRF_WriteRegister
SUBGRF_SetModulationParams
SUBGRF_SetPacketParams
SUBGRF_ReadRegister
Bandwidths
delay
color
puts
colorDefault
SUBGRF_SetDioIrqParams
SUBGRF_SetSwitch
SUBGRF_SendPayload
SUBGRF_SetRx
SUBGRF_GetPayload
SUBGRF_GetPacketStatus
memcpy
printf
strtol
BSP_LED_Toggle
memset
HAL_PWR_EnableBkUpAccess
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
cycleCounterInit
MX_GPIO_Init
MX_USART1_UART_Init
MX_SUBGHZ_Init
BSP_LED_Init
SUBGRF_GetRandom
SystemCoreClock
