|op_cpu
SWC => Equal0.IN3
SWC => Mux0.IN8
SWC => Mux1.IN8
SWC => Mux2.IN8
SWC => Mux3.IN8
SWC => Mux4.IN8
SWC => Mux5.IN8
SWC => Mux6.IN8
SWC => Mux7.IN8
SWC => Mux8.IN8
SWC => Mux9.IN8
SWC => Mux10.IN8
SWC => Mux11.IN8
SWC => Mux12.IN8
SWC => Mux13.IN8
SWC => Mux14.IN8
SWC => Mux15.IN8
SWC => Mux16.IN8
SWC => Mux17.IN8
SWC => Mux18.IN8
SWC => Mux19.IN8
SWC => Mux20.IN8
SWC => Mux21.IN8
SWC => Mux22.IN8
SWC => Mux23.IN8
SWC => Mux24.IN8
SWC => Mux25.IN8
SWC => Mux26.IN8
SWB => Equal0.IN4
SWB => Mux0.IN9
SWB => Mux1.IN9
SWB => Mux2.IN9
SWB => Mux3.IN9
SWB => Mux4.IN9
SWB => Mux5.IN9
SWB => Mux6.IN9
SWB => Mux7.IN9
SWB => Mux8.IN9
SWB => Mux9.IN9
SWB => Mux10.IN9
SWB => Mux11.IN9
SWB => Mux12.IN9
SWB => Mux13.IN9
SWB => Mux14.IN9
SWB => Mux15.IN9
SWB => Mux16.IN9
SWB => Mux17.IN9
SWB => Mux18.IN9
SWB => Mux19.IN9
SWB => Mux20.IN9
SWB => Mux21.IN9
SWB => Mux22.IN9
SWB => Mux23.IN9
SWB => Mux24.IN9
SWB => Mux25.IN9
SWB => Mux26.IN9
SWA => Equal0.IN5
SWA => Mux0.IN10
SWA => Mux1.IN10
SWA => Mux2.IN10
SWA => Mux3.IN10
SWA => Mux4.IN10
SWA => Mux5.IN10
SWA => Mux6.IN10
SWA => Mux7.IN10
SWA => Mux8.IN10
SWA => Mux9.IN10
SWA => Mux10.IN10
SWA => Mux11.IN10
SWA => Mux12.IN10
SWA => Mux13.IN10
SWA => Mux14.IN10
SWA => Mux15.IN10
SWA => Mux16.IN10
SWA => Mux17.IN10
SWA => Mux18.IN10
SWA => Mux19.IN10
SWA => Mux20.IN10
SWA => Mux21.IN10
SWA => Mux22.IN10
SWA => Mux23.IN10
SWA => Mux24.IN10
SWA => Mux25.IN10
SWA => Mux26.IN10
CLR => process_0.IN0
T3 => process_0.IN0
W3 => ~NO_FANOUT~
W2 => SEL1.IN0
W2 => SST0.IN1
W2 => LIR.IN1
W2 => S.IN1
W2 => MBUS.IN1
W2 => Mux1.IN6
W2 => Mux2.IN7
W2 => Mux3.IN7
W1 => SEL1.IN1
W1 => ARINC.IN0
W1 => LIR.IN1
W1 => S.IN1
W1 => S.IN1
W1 => S.IN1
W1 => S.IN1
W1 => CIN.IN1
W1 => ABUS.IN1
W1 => LDZ.IN1
W1 => LDC.IN1
W1 => M.IN1
W1 => LAR.IN1
W1 => SHORT.IN1
W1 => PCADD.IN1
W1 => LPC.IN1
W1 => STOP.IN1
W1 => SBUS.DATAB
W1 => LPC.DATAB
W1 => SHORT.DATAB
W1 => Mux0.IN7
W1 => Mux4.IN7
W1 => Mux5.IN6
W1 => Mux5.IN7
W1 => Mux7.IN6
W1 => Mux7.IN7
W1 => Mux10.IN6
W1 => Mux10.IN7
IR[4] => LIR.IN1
IR[4] => LIR.IN1
IR[4] => S.IN1
IR[4] => S.IN1
IR[4] => S.IN0
IR[4] => S.IN1
IR[4] => S.IN1
IR[4] => CIN.IN1
IR[4] => CIN.IN1
IR[4] => LDZ.IN1
IR[4] => M.IN1
IR[4] => M.IN1
IR[5] => LIR.IN1
IR[5] => LIR.IN1
IR[5] => S.IN0
IR[5] => S.IN1
IR[5] => S.IN1
IR[5] => S.IN1
IR[5] => S.IN1
IR[5] => M.IN1
IR[5] => SHORT.IN1
IR[5] => STOP.IN1
IR[6] => LIR.IN1
IR[6] => LIR.IN1
IR[6] => S.IN0
IR[6] => S.IN1
IR[6] => STOP.IN1
IR[7] => LIR.IN1
IR[7] => LIR.IN0
IR[7] => S.IN0
IR[7] => S.IN1
IR[7] => SHORT.IN0
IR[7] => STOP.IN0
C => LIR.IN0
C => LIR.IN1
Z => LIR.IN0
Z => LIR.IN1
S[0] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
M <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
CIN <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
SEL3 <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
SEL2 <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
SEL1 <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
SEL0 <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
SELCTL <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
LIR <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
LDC <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
LDZ <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
LAR <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
LPC <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
PCINC <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
PCADD <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
ARINC <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
LONG <= <GND>
SHORT <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ABUS <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
MBUS <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
SBUS <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
DRW <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
MEMW <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
STOP <= Mux7.DB_MAX_OUTPUT_PORT_TYPE


