
<html><head><title>Classification of Modules in Verilog In</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="smeghna" />
<meta name="CreateDate" content="2023-10-03" />
<meta name="CreateTime" content="1696337840" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use Verilog In to import a design from Verilog Hardware Description Language (HDL) format into the OpenAccess database format" />
<meta name="DocTitle" content="Verilog In User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Classification of Modules in Verilog In" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="verinuser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-10-03" />
<meta name="ModifiedTime" content="1696337840" />
<meta name="NextFile" content="chap1_re_Guidelines_for_Design_Modification_in_Verilog_In.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap1_tk_Loading_Import_Options_in_Verilog_In.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Verilog In User Guide -- Classification of Modules in Verilog In" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="verinuserIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="verinuserTOC.html">Contents</a></li><li><a class="prev" href="chap1_tk_Loading_Import_Options_in_Verilog_In.html" title="Loading Import Options in Verilog In">Loading Import Options in Veri ...</a></li><li style="float: right;"><a class="viewPrint" href="verinuser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap1_re_Guidelines_for_Design_Modification_in_Verilog_In.html" title="Guidelines for Design Modification in Verilog In">Guidelines for Design Modifica ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Verilog In User Guide<br />Product Version IC23.1, November 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:re_Classification_of_Modules_in_Verilog_In" title="Classification of Modules in Verilog In"></a><h2>
<a id="pgfId-1015038"></a><a id="30339"></a><a id="ImportOptionsTab"></a><a id="29115"></a>Classification of Modules in Verilog In</h2>

<p>
<a id="pgfId-1059319"></a>This topic describes the following details:</p>
<ul><li>
<a id="pgfId-1015039"></a>Classification of modules</li><li>
<a id="pgfId-1015040"></a>Guidelines for modifying your design</li><li>
<a id="pgfId-1015041"></a>Guidelines for creating schematic symbols</li><li>
<a id="pgfId-1015042"></a>Imports of modules in Verilog In</li><li>
<a id="pgfId-1015043"></a>Escaped name mapping</li><li>
<a id="pgfId-1026607"></a>Parameters and defparams handling by Verilog In</li><li>
<a id="pgfId-1015044"></a>Reasons behind failure of importing data</li><li>
<a id="pgfId-1015045"></a>Miscellaneous problems</li></ul>







<p>
<a id="pgfId-1015048"></a>Verilog HDL format is a textual description of the design. This format describes each design as a collection of modules. For each module in the design, Verilog In creates a cell in the Virtuoso Studio Design Environment library. Verilog In checks each module and decides if it is one of the following:</p>
<ul><li>
<a id="pgfId-1015050"></a>A behavioral cell module, which is a module defined as a set of procedures</li><li>
<a id="pgfId-1015051"></a>A structural cell module, which is an interconnection of instances</li><li>
<a id="pgfId-1015052"></a>A Verilog HDL cell module</li></ul>


<p>
<a id="pgfId-1015054"></a>Verilog In treats User-Defined Primitives (UDPs) like modules. Regardless of the type of module, the imported design retains its connectivity between module instances.</p>

<h3>
<a id="pgfId-1064896"></a><a id="behavioralCell"></a>Behavioral Cell Modules</h3>

<p>
<a id="pgfId-1059849"></a>If the module is behavioral, Verilog In imports it into a functional view and a symbol view. Verilog In decides that a module is behavioral if importing the module as a schematic does not capture all the information in the HDL description. In this case, the netlister might not be able to regenerate the HDL description from the schematic view of the module. Accordingly, Verilog In considers a module to be behavioral if any of the following is true:</p>
<ul><li>
<a id="pgfId-1015060"></a>The module has a specify block statement</li><li>
<a id="pgfId-1015061"></a>The module has an instance of the <code>cds_alias</code> module 
(Verilog In treats the <code>cds_alias</code> module as a special case.)</li><li>
<a id="pgfId-1015062"></a>The module has global or scoped nets</li><li>
<a id="pgfId-1015063"></a>The module has a child with multiple ports with the same name</li><li>
<a id="pgfId-1015064"></a>The module has an expression on a port</li><li>
<a id="pgfId-1015065"></a>The module has strengths defined for a gate</li><li>
<a id="pgfId-1015066"></a>The module has a task call, function call, or declaration</li><li>
<a id="pgfId-1015067"></a>The module has a delay statement</li><li>
<a id="pgfId-1015068"></a>The module has any behavioral statement</li><li>
<a id="pgfId-1015069"></a>The module has a reg declaration</li><li>
<a id="pgfId-1015070"></a>The module has compiler directives. Note the exceptions described below:</li></ul>










<p>
<a id="pgfId-1015071"></a>A module is not always considered behavioral only because it has compiler directives. When a schematic is generated for a module that has compiler directives, all the compiler directives are ignored except &#39;<code>timescale</code>, which is added as a property on the schematic, &#39;<code>define</code>, and &#39;<code>ifdef</code><em>. </em></p>
<p>
<a id="pgfId-1015072"></a>The &#39;<code>include</code><italic>
 
and &#39;<code>define</code><em> </em>compiler directives are not always considered behavioral. See Guidelines for Design Modification in Verilog In. </italic></p>

<h3>
<a id="pgfId-1065039"></a>Structural Cell Modules</h3>

<p>
<a id="pgfId-1015079"></a>If the module is structural, Verilog In imports it into a schematic view and a symbol view. Verilog In decides a module is structural if it has only the following types of statements:</p>
<ul><li>
<a id="pgfId-1015080"></a>Module or UDP instantiations</li><li>
<a id="pgfId-1015081"></a>Gate instantiations</li><li>
<a id="pgfId-1015082"></a>Input and output ports, and wire net declarations</li></ul>


<p>
<a id="pgfId-1015083"></a>If the module has behavioral statements or is classified as <h-hot><a actuate="user" class="URL" href="../verinuser/chap1.html#behavioralCell" show="replace" xml:link="simple">behavioral</a></h-hot>, it is imported as a functional view.</p>

<h3>
<a id="pgfId-1065072"></a>Verilog HDL Cell Modules</h3>

<p>
<a id="pgfId-1059866"></a>If the module is a Verilog HDL cell, Verilog In uses the <em>Verilog Cell Modules</em> option on the Verilog In form to import the module as a functional view and create a symbol for it. If insufficient information is provided in the module to create a functional view, Verilog In creates only the symbol.</p>
<p>
<a id="pgfId-1015088"></a>Verilog In decides a module is a Verilog HDL cell if it meets one of the following conditions:</p>
<ul><li>
<a id="pgfId-1015089"></a>The module definition is in a <code>-y </code>directory or<code> -v </code>file, and the Verilog option <code>+nolibcell</code> is not specified.</li><li>
<a id="pgfId-1015091"></a>A<code> &#39;celldefine</code> compiler directive precedes the module.</li></ul>

<p>
<a id="pgfId-1015092"></a>For the description of a Verilog HDL cell, see the Verilog-XL Reference.</p>

<h4><em>
<a id="pgfId-1069152"></a>Related Topics</em></h4>

<p>
<a id="pgfId-1069172"></a><h-hot><a href="chap1_re_Guidelines_for_Design_Modification_in_Verilog_In.html#22101">Guidelines for Design Modification in Verilog In</a></h-hot>. </p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap1_tk_Loading_Import_Options_in_Verilog_In.html" id="prev" title="Loading Import Options in Verilog In">Loading Import Options in Veri ...</a></em></b><b><em><a href="chap1_re_Guidelines_for_Design_Modification_in_Verilog_In.html" id="nex" title="Guidelines for Design Modification in Verilog In">Guidelines for Design Modifica ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;⠀ </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>