// Seed: 693950978
module module_0 (
    input wor id_0
);
  module_2 modCall_1 ();
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    input tri id_2
);
  assign id_1 = id_2 & 1 + id_2;
  int id_4 (
      -1,
      -1'b0
  );
  assign id_0 = -1;
  module_0 modCall_1 (id_2);
endmodule
module module_2;
  wire id_2;
  assign module_3.id_7 = 0;
endmodule
module module_3 (
    output supply0 id_0,
    output supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    input supply1 id_4,
    output supply1 id_5,
    output tri0 id_6,
    input tri1 id_7
);
  wire id_9, id_10;
  and primCall (id_0, id_10, id_2, id_3, id_4, id_7, id_9);
  module_2 modCall_1 ();
endmodule
