module dr (b, cl, S);

	input		[7:0] b;
	input				cl;
	output	[7:0]	S;
	
	assign S=(cl==1'h0)?b:b+1;
	
endmodule