// Seed: 2214429624
module module_0 (
    input  tri0 id_0,
    output wor  id_1,
    output wand id_2
);
  wire id_4;
endmodule
module module_1 (
    output wor id_0
    , id_15,
    input wand id_1,
    input tri0 id_2,
    input wand id_3,
    output wire id_4,
    input uwire id_5,
    output uwire id_6,
    input supply0 id_7,
    input uwire id_8,
    input supply1 id_9,
    input supply0 id_10,
    output wand id_11,
    output wire id_12,
    output supply0 id_13
);
  wire id_16;
  module_0(
      id_9, id_12, id_0
  );
  assign id_4 = 1'b0 == id_9;
endmodule
