[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of PG2L100H-6IFBG484 production of SHENZHEN PANGO MICROSYSTEMS CO.,LTD from the text:Logos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 1 of 37  \n  \n \n \n \n \n \n \n \n \n \nLogo s2 Series FP GA Device Data Sheet \n(DS04001 , V1.6) \n(2021.10.15) \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nShenzhen Ziguang \nTongchuang Electronics \nCo., Ltd. All rights reserved. \n  \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 2 of 37 \n revision history \n \nDate Revision Description \n2019.9.9  V0.1 Initial Alphab version released \n2019.10.21  V0.2 Added hot-plug feature description, support hot -plug level 2 Table 5-1 LVDS \nperformance parame ters changed to TBD \n \n2019.12.6   \nV0.3 1. Modify the V IN signa l description in Tab le 2-1 and Tab le 2-2 ; \n2. Modify Tab le 7-7 Des cription of the clock interface rate of HSSTLP \n \n \n \n2020.4.2   \n \n \nV1.0 1. Modify Logos2 series FPGA product overview and feature description; \n2. Modify Tab le 1-1 and add SERDES to Table 1-2 LANE description; \n3. Update the description of Figure 1-1 ; \n4. Remove VCCA_IO in 3.1 power-on sequence \n5. Modify AC characteristic p arameters; \n6. In the document, HSST is changed to HSSTLP , and HSSTLP related data is mod ified; \n \n \n \n \n2020.5.12   \n \n \n \nV1.1 1. Revised Tab le 2-1 and Tab le 2-2 V IN maximum and min imum; \n2. Modify Tab le 2-3 data for n and r ; \n3. Modify the typical v alues in Tab le 2-5 , and add notes \n4. Modify Tab le 2-8 HBM_IO value is ±800 ; \n5. Increase eFUSE program ming conditions; \n6. Modify Tab le 3-3 Vo h value of SSTL18D_I and SSTL18D _II ; \n7. Modify the performance parame ters in Tab le 4-11 ; \n8. Added Tab le 4-12 IOB AC ch aracteristics; \n9. Modify Tab le 6-1 AC characteristic p arame ters; \n10. Add Tab le 8-1 PCIe hard core features; \n \n \n \n \n2020.6.12   \n \n \n \nV1.2 1. Added CTC abbreviation description; \n2. Modify 1.3.6 Clock resource description; \n3. Tables 4-4 and 4-5 add input clock jitter data and mod ify output clock jitter d ata; \n4. Table 2-8 ESD , Latch-Up indicators, the description of HBM_IO refers to all IO \ninclud ing power supply, delete the general IO in the description ; \n5. Modify table 4-7 , table 4-8 maximum frequency; \n6. Modify Tab le 4-11 AC characteristics of each  download mode ; \n7. Modify the min imum value of each  characteristic o f sinusoidal jitter t olerance in \nTable 7-9 ; \n \n2020.6.22   \nV1.3  \nModify Tab le 6-1 AD C Hard Core Feat ures \n \n2020.6.28   \nV1.4  \nModify Tab le 4-4 and Tab le 4-5 Input Clock Duty Cycle \n \n2020.11.10   \nV1.5 1. Added -5 speed grade stats \n2. Added description -5 does not support temperature sensor function \n3. Table 2-8 HBM_IO value changed to ±1000  \n4. Added I/O secondary hot plug does not support dedicated  I/O and multiplexed I/O \ninstructions \n \n2021.10.15   \nV1.6 1. Added device information of PG2L25H and PG2L50H in Table 1-1 and Table 1-2 \n2. Added static p ower consumption data of PG2L25H and PG2L50H  in Table 2-5 \n3. the relevant data of PG2L25H and PG2L50H in Table 4-10 \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 3 of 37  \n Logo s2 series FPGA devices , product  model and resource scale list, AC & DC charact eristics, etc. \nof Shenzhen Zigu ang Tongchuang Electronics Co., Ltd. (hereinafter referred to as Zigu ang \nTongchuang) . Users can learn about Logos2 series FPGA devices through this article. features, which \nfacilit ates device selection. \n1. Logos2 Series FPGA Overview  \nLogo s2 series programmab le logic  devices  are the secon d generation of new high-cost, low-\npower FPGA products of the Logos family launched by Shenzhen Zigu ang Tongchuang Electronics Co., \nLtd. It adopts the main stream 28nm process. Logos2 series FPGA s include configu rable logic  module \n(CLM), dedicated 36Kb mem ory unit (DRM ), arithmetic processin g unit (APM), multi-functional high-\nperforman ce IO, and rich on-chip clock resourc es, and integrates analog-to-digital conversio n \nmodules (ADC) and other hard core resources, support multiple configuration modes, and provide \nfunctions such as bit stream encryption and authentication, device ID (UID) to protect user design \nsecur ity. Based  on the above charact eristics, Logo s2 serie s FPGA can be widely used in video, industrial \ncontrol, automotive electronics, communication, computer, medical, LED display secur ity monitoring, \ninstrumenta tion, milit ary and consumer electronics and other application fields. \n \n1.1. Logos2  series FPGA product features \n• Cost-effective, low powe r consumption \n• Mature 28nm CMOS process \n• Core voltage as low a s 1.0V1 \n➢ Support a variety of stand ard IO \n• Up to 500 user IOs supporting 1.2 V to \n3.3V IO standards \n• Support HSTL, SSTL storage interface \nstandards \n• Support differential standards such as \nLVDS, MINI LVDS, TMDS  (applied to HDMI, \nDVI interface) \n• Programma ble IO BUFFE R High -\nperforman ce IO LOG IC \n• Supports hot-pluggable level 2 \n➢ Flexible programmable logic module CLM  \n• LUT 6 logical  structure \n• Each  CLM contains 4 multifunction LUTs  6, \n8 registers \n• Supports fast arithmetic carry logic  \n• Support for distributed RAM  mode • Support cascading chain \n➢ Supports DRM with multiple read and write modes \n• A single DRM provides 36Kb of memo ry, \nconfigurable as 2 independent 18Kb mem ory blocks \n• Support a variety of working modes, including \nsingle port (SP)RAM  , dual port (DP RAM ) , simp le \ndual port (SDP) RAM , ROM and FIFO m ode \n• Dual-port RAM and simple dual-port RAM  support \ndual-port mixe d data width \n• Support ECC function \n• Support Normal Write Transparent Writ e and Read \nbefore Write three write modes \n• Support Byte Write function \n• Optional address latches, outpu t registe rs \n➢ Efficient Arithmetic Processing Unit APM \n• Each  APM supports 1 25*18 operation or 2 12*9 \noperations \n• Support input and outpu t registers \n• Support 48bit addition \n• Support for signed data operations \n➢ Integrated ADC hard core \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 4 of 37  \n • 12bit resolutio n, 1MSPS (independent \nADC dual core) samp ling rate \n• Up to 17 input channels \n• Integra ted temperature sensor (-5 not \nsupported) \n➢ Rich clock resources \n• Supports Class 3  clock network for flexible \nconfiguration \n• Support glob al clock (GLOBAL CLOCK) \nnetwo rk \n• Support for REGI ONA L CLOCK netwo rk \n• Support I/O clock (I/O CLO CK) network \n• Integra ted Multiple PLLs Each  PLL \nsupports up to 5 clock outp uts \n➢ Flexible configuration \n• Supports multiple programmin g modes \n• JTAG mode conforms to IEEE 1149.1, \nIEEE 1149.6 standards \n• Master SPI can choose up to 8bit data \nwidth, effectively i mprove programm ing \nspeed \n• Support Slave Serial, Slave Parallel mode \n• Support AES256 GCM bit stream \nencryption, support 96bit UID protection \n• Support digital signature authentication \nfor bitstream files \n• Support for eFuse key storage \n• Supports battery-backed RAM  BB RAM  \nkey storage for chip-level  secur ity \n• Support disable bitstream readback \n• Supports JTAG security man agem ent \n• Support anti-DPA attack \n• Support SEU error detection and \ncorrection \n• Support multi-versi on b itstream fallback \nfunction \n• Support watchdog timeo ut detection \n• Support programming download tool \nFabric Configu ration \n• Support online debugging tool Fabric  \nDebugger  \n➢ High-performance high-speed serial transceiver HSSTLP  \n• Supports Data Rates up to 6.6 Gbps \n• Flexible configurable PCS, can support PCIe GEN1 \nGEN 2, Giga bit Ethernet, XAUI, Gi ge and other \nprotocols  \n \nNote: DR versio n supports VCC 0.9v \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 5 of 37 \n 1.2. Logos2 series FPGA resource scale and packaging information \nLogos2 series FPGA resource scale and packa ge information are shown in Table 1-1 and Table 1-2 \nTable 1-1 Logos2 Number of FPGA resources \nResource name PG2L25H PG2L50H PG2L100H \n \n \nCLM LUT6 17800  33400  66600  \nEquivalent LUT4 26700  50100  99900  \nFF 35600  66800  133200  \nDistrib uted ram ( Kb ) 343 687 1273  \nDRM (36Kbits/ pc ) 55 85 155 \nAPM(units ) 80 120 240 \n \nPLLs GPLLs 3 5 6 \nPPLLs 3 5 6 \nADC \n(dual core ) Dedicated analog channel  \n(differential input pair) 1 1 1 \nMultiplexed analog channels \n(differential input pair ) 11 16 16 \nSERDES LANE (1) 4 4 8 \nPCIE GEN2×4 CORE 1 1 1 \nNotes: 1. 4 LANEs form a HSSTLP \n \nTable 1-2 Logos2 FPGA pac kage informa tion an d user IO quantity \nDevice \nPackage information PG2L25H PG2L50H PG2L100H \nSERDES LANE I/O SERDES LANE I/O SERDES LANE I/O \nFBG676 \n( 27mm×27mm , 1.0mm )     8 300 \nFBG484 \n( 23mm×23mm , 1.0mm )   4 250 4 285 \nMBG325 \n( 15mm×15mm , 0.8mm ) 4 150     \nMBG324 \n( 15mm×15mm , 0.8mm )     0 210 \nFBG256 \n( 17mm×17mm , 1.0mm )     0 170 \n \n1.3. Logos2 series FPGA brief description \n1.3.1.  CLM \n \nCLM (Configurable Logic Module , Configurable Logic Module ) is the basic logic unit of Logo s2 series \nproducts. It is main ly composed of multi-function LUT6 , registe rs and extended function selectors. CLM \nhas two forms, CLMA and CLMS, in Logo s2 serie s products. Both CLMA and CLMS support logic function, \narithmetic function, shift registe r function and ROM function, only CLMS supports distributed RAM  \nfunction. \nThe main functional features of CLM are as follows: \n➢ Adopt innovative LUT6 logic structure \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 6 of 37 \n ➢ Each CLM contains 4 multi-function LUT6 \n➢ Each CLM contains 8 registers \n➢ Support arithmetic function mode \n➢ Support fast arithmetic carry logic \n➢ Efficient realization of multiplexing function \n➢ Can realize ROM function \n➢ Support distributed RAM mode \n➢ Support cascading chain \n \nFor detailed CLM features and usage methods, please refer to "UG040001_Logos2 Series FPGA \nConfigurable Logic Module (CLM) User Guide". \n \n1.3.2.  DRM \n \nA single DRM has 36K bits storage  unit, supports multiple operat ing modes, su pports configu rable data \nbit width, and supports dual-port mixe d data bit width in DP RAM and SDP RAM  modes. The main features \nof DRM are as follows: \n➢ DRM storage capacity can be independently configured with two 18K or one 36K. \n➢ The port data bit width of DP RAM is as high as 36bit, and its two ports are completely \nindependent except for sharing the RAM content, and support different clock domains. \n➢ The port data bit width of SDP RAM is as high as 72bit, and its two ports also support different \nclock domains, but one of its ports is limited to write operations, and the other port is limited \nto read operations. \n➢ In ROM mode, the content of DRM is usually initialized during the process of downloading \nconfiguration data. Of course, other modes can also utilize programming configuration to \ninitialize the content of the DRM. The port data bit width of ROM is up to 72bits. \n➢  In synchronous or asynchronous FIFO mode, one port is dedicated to FIFO data writing, the \nother port is dedicated to FIFO data reading, and the read and write ports can use different \nclocks. \n➢ Supports 64-bits ECC in 36K memory mode, and supports user insertion errors. \nFor detailed DRM features and usage methods, please refer to "UG040002_Logos2 Series FPGA \nDedicated RAM Module (DRM) User Guide". \n \n1.3.3.  APM \n \nEach APM consists of I/O Unit, Preadder, Mult and Postadder functional units, supporting each level of \nregister pipeline. Each APM can implement one 25*18 multiplier or two 12*9 multipliers, support pre-add \nLogos2 Series FPGA Device Data Sheet \nDS04001（v1.6） Page 7 of 37 \n function; support signed operation; can realize 1 48bit or 2 24bit add/subtract/accumulate operations. The \nAPMs of Logos2 FPGAs support cascading, enabling filter and high-bit-width multiplier applications. The main \nfeatures of APM are as follows: \n➢ Signed multiplier 25*18; unsigned multiplication assign s 0 through high bits accomplish \n➢ All calculations and outpu t results are signed numbers, including the sign bit \n➢ Support 1 48bits _ Add / Subtract / Accumulate or 2 24bits operations \n➢ Pre-add for 25bits \n➢ Standalone optional CE and RST \n➢ Support input cascade \n➢ Support outpu t cascade \n➢ Control / Data Signal Pipelining \n➢ Support dynamic m ode switching \n➢ Support Rounding Function \nFor detailed APM features and usage methods, please refer to "UG040003_Logos2 Series FPGA \nArithmetic Processing Module (APM) User Guide". \n1.3.4.  Input/Output  \nIOB \nThe IO of Logo s2 FPGA is distributed according to Bank, and each Bank is powered by an \nindependent IO power supply. The IO is flexib le and configu rable, supporting 1.2V~3.3V power supply \nvoltage and different single-ended and differential interface standards to adapt to different \napplication scenarios. All user IOs are bidirect ional, including IBUF, OBUF and tri-state control TBUF. \nThe IOB of Logo s2 FPGA is powerful and can flexibly configu re the interface standard, outp ut drive \nstrength, Slew Rate, input hysteresis, etc. For detailed IO features and usage methods, please refer \nto the Logo s2 Series FPGA Input Output Interface (IO) User Guide. \nIOL \nThe IOL module is locat ed betwe en the IOB and the Core, and manages the signals to be input \nto and outpu t from the FPGA  Core. \nIOL supports vario us high-speed interfaces.  In addition to supporting data direct input and \noutput and IO registe r input and output modes, it also supports the following functions: \n➢ ISER DES : For high-speed interfaces,  input Dese rializers such as 1:2; 1:4; 1:7; 1:8 are supported.. \n➢ OSERDES : For high-speed interfaces,  support 2:1; 4:1; 7:1; 8:1, etc. output Serial izer. \n➢ Built-in IO delay function, you can adjust the input / output delay dynamically / statically. \nBuilt-in input FIFO , mainly used to complete non-continuous DQS from external (for DDR  \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 8 of 37 \n mem ory interface ) to the clock domain conversion of the internal continuous clock and the skew \ncompensation of the sampling clock and the internal clock in som e special Generic DDR applications. \nFor detailed IO features and usage methods, please refer to "UG040006 Logos2 Series FPGA Input \nOutput Interface (IO) User Guide". \n \n1.3.5.  ADC \n \nEach  Logo s2 FPGA integrates an analog-to-digital converter (ADC) with a resolution of 12bit and a \nsamp ling rate of 1MSPS. Each  ADC has 17 pairs of differential Channels, of which 16 pairs of Analog \nInput are multiplexed with GPIO, and the other pair uses dedicated analog input pins. The scanning \nmethod of the 17 pairs of Channels is completel y controlled by the FPGA flexibly, and the user can \ndecide through the User Logic to finally share the ADC sampling rate of 1MSPS with sever al pairs of \nChannels. \nThe ADC provides on-chip voltage and temp erature monitoring functions. VCC, VCCA, VCC_DRM \ncan be detected; see Table 6-1 for detailed characteristic parameters. For detailed use of ADC, please \nrefer to "UG040009 Logo s2 Series FPGA Analog-to-Digital Conversion Module (ADC) User  Guide". \n1.3.6.  Clock \nLogo s2 series products include three types of clocks, name ly Global Clock , Region  Clock and I / O \nClock . The glob al clock provides the clock for the synchronous logic units of each node of the chip. The \nglob al clock can be used as a synchronous clock for synchronous logic units in different clock regions. \nRegion al clocks provide clocks to synchronous logic cells within a single clock region to which they \nbelong. Two clock regions adjacent to the top and bottom can be driven synchronously. The I/O Clock \nprovides a synchronous clock for I/O high-speed data. \nIn order to mee t the user\'s needs for frequency change and phase adjustment, Logos2 series \nproducts also provide rich PLL resources, GPLL provid es more frequency division and functions than \nPPLL, and PPLL can provide clock for DDR , etc. The overall clock resources of the PG2L100H are as \nfollows: \n \n➢ The chip has 32 GLO BAL CLOCK, the upper and lower parts of the chip each have 16 GLO BAL  \nCLOCK . \n➢ The chip has 96 HORIZONT AL CLOCK , each REGI ON 12 in HORIZONT AL _ CLOCK . \nFor the detailed charact eristics and usage of the clock, please refer to " UG040004 Logo s2 Series \nFPGA Clock Resou rces (Clock ) User Guide". \n1.3.7.  Configuration \nConfiguration is the process of programmi ng the FPGA . Logo s2 FPGA uses SRAM  cells to store \nconfiguration data, which needs to be reconfigured after each power-on; configuration data can be \nactively obta ined by the chip from external flash , or down loaded to the chip through an external \nprocesso r / controller. \nLogo s2 FPGA supports multiple configuration modes, including JTAG mode, Master SPI mode , \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 9 of 37 \n Slave  Parallel mode, Slave Serial mode. The configuration-related functions of Logos2 FPGA  are as \nfollows: \n➢ JTAG mode, IEEE compliant 1149.1 , IEEE 1149.6 Standard \n➢ Master  SPI mode, support data bit width 1/2/4/8bit \n➢ Slave  Parallel mode, support data bit width 8/16/32bit \n➢ Slave  Serial mode \n➢ Support configu ration data stream compression, which can effectively reduce bit Stream size, savin g \nstorage space and programmin g time \n➢ Configure data stream encryption to prevent malicious plagiarism and effectively protect customer \ndesign  intellectual property \n➢ SHA-3 support Digest, RSA-2048 Certified, AES256-GCM Self-authentication digitally signs the \nbitstream \n➢ Key storage  metho ds support eFuse and battery -backed RAM ( BB-RAM  ) key storage, where BB-\nRAM  provid es chip-level secur ity \n➢ Supports secur ity protection t echnology that prevents rever se bit stream reading \n➢ JTAG support Safe man ageme nt to permanently turn off JTAG Function \n➢ Support anti- DPA Attacks to prevent encryption keys f rom being crack ed by hackers \n➢ Support SEU 1bit error correction and 2bit error detection \n➢ Support watchdog timeo ut detection function \n➢ In the main SPI In mode, support configuration b it stream versio n fallback function \n➢ Support UID Function \nFor the detailed features and usage  of the configuration, p lease refer to " UG040005 Logos2 \nSeries FPGA Configu ration User Guide . \n1.3.8.  High Speed Serial Transceiver HSSTLP \nHSSTLP is a high-speed serial interface module built into Logos2 serie s products with a Data Rate \nof up to 6.6Gbps . In addition to PMA , HSSTLP integra tes rich PCS functions, which can be flexibly \napplied to vario us serial protocol standards. Each  HSSTLP supports one to four full-duplex transceiver \nlanes . The main  features of HSSTLP include: \n⚫ Support DataRat e rate: 0.6Gb ps- 6.6Gbps \n⚫ Flexible reference clock selection \n⚫ Transmit  channel and receive channel data rates are independently config urable \n⚫ Programma ble outp ut swing and de-emphasis \n⚫ Receiver  Adaptive Linear Equalizer \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 10 of 37  \n ⚫ PMA Rx supports SSC \n⚫ Data channel supports data bit width: 8bit only , 10bit only , 8b10b, 16bit only , 20bit only , 32bit \nonly , 40bit only, 64b66b/64b67b and other modes  \n⚫ Flexibly configu rable PCS to support PCI Express GEN1, PCI Express GEN 2, XAUI, Gigab it Ethernet , \nCPRI, S RIO and other protocols  \n⚫ Flexible Word Align ment function \n⚫ Support RxClock Slip function to ensure fixed Receive Latency \n⚫ Support protocol  standard 8b10b encoding and decod ing \n⚫ Support protocol  standard 64b66b/64b67b data adaptation function \n⚫ Flexible CTC Solutio ns \n⚫ Channels that support x2 and x4 Bonding \n⚫ HSSTLP supports dynamic modification \n⚫ Near-end loopback and far-end loopba ck modes \n⚫ Built-in PRBS function \n⚫ Adaptive EQ \nFor detailed features and usage of HSSTLP, please refer to "Logos2 Series FPGA High-Speed Serial \nTransceiver (HSSTLP) User Guide" \n \n1.4. Logos2 series FPGA reference materials \nSection 1 .3 briefly descri bes each module  of Lo gos2 FPGA, as well as the clock and configu ration \nsystem. For detailed information about the correspondin g modules, please refer to the relevan t user \nguide documents of Logos2 FPGA, as shown  in the following table. \nTable 1-3 Logos2 Column FPGA User Guide Documentation \nDocument \nnumber File name Document content \nUG040001 Logos2 Series FPGA Configurable Logic Module ( CLM ) \nUser Guide Logos2 series FPGA configurable logic \nmodule function description \nUG040002 Logos2 Series FPGA Dedicated RAM Module ( DRM ) \nUser Guide Logos2 series FPGA dedicated RAM \nmodule function description \nUG040003 Logos2 Series FPGA Arithmetic Processing Module \n( APM \n) User Guide  Logos2 series FPGA arithmetic processing \nmodule function description \n \nUG040004 Logos2 Series FPGA Clock Resources ( Clock ) User \nGuide Logos2 series FPGA clock resources, \nincluding PLL functions with usage \ndescription \n \nUG040005 Logos2 Series FPGA Configuration ( configuration ) \nUser Guide Logos2 series FPGA configuration interface, \nconfiguration mode, configuration \ndescription of process etc. \nUG040006 Logos2 Series FPGA Input Output Interface ( IO ) User \nGuide Logos2 series FPGA input and output \ninterface function description \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 11 of 37  \n UG040007 Logos2 Series Product GTP User Guide Logos2 series FPGA GTP function \ndescription and usage guide \n \nUG040008 Logos2 Series FPGA High Speed Serial Transceiver \n(HSSTLP) User Guide Logos2 series FPGA high-speed serial \ntransceivers ( HSSTLP ) functional \ndescription \nUG040009  Logos2 Series FPGA Analog-to-Digital Conversion \nModule ( ADC ) User Guide Logos series FPGA analog-to-digital \nconverter function description \n \n \n1.5. Logos2 Series FPGA Ordering Information \nThe serial number content and meaning of the Logos2 series FPGA product model are shown in Figure 1 . \n \nExamp le: PG  2L 100H  - 6 I     FBG 676 \n \n \nPG - PANGO  \n \n \nProduct series:  \n2L - Logo s2 serie s  \n \n \nPackage   \n \ntemperature range: Number of pins \nLogic al capacity: \n25- 25K \n50- 50K   \n100- 100K  \n200- 200K  C = Commercial(T j) = 0C to +85C \nI = Industrial(T j) = -40C to +100C  \nSpeed class:  \n5 , 6, 7, the rate increases sequentially \n \nFigure 1-1 The content and meaning of the serial number of the Logos2 series FPGA product model \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 12 of 37  \n 2. Working conditions \n2.1. Device Absolute Maximum Voltage \nTable 2-1 Device Maximum Absolute Voltage Values \nName Minimum Maximum \nvalue Unit Description \nVREF - 0.5 2.0 V Input refere nce voltage \nV CCB  - 0.5 2.0 V Key memory backup  battery power supply \nvoltage  \nV CC - 0.5 1.1 V Core logic power supply voltage  \nV CCA  - 0.5 2.0 V Auxiliary power supply voltage \nV CCIO - 0.5 3.6 V Supply voltage of the output driver power \nsupply \nV CC_DRM - 0.5 1.1 V DRM power supply voltage \n \nV IN - 0.3 V CCIO +0.45 V I/O Input voltage  \n- 0.3 2.525  V When  VCCIO is 3.3V, V REF or I/O input \nvoltage of differential  I/O stand ard, \nexcept  TMDS_33 standard \nNote: Exceeding the above limit ratings may cause permanent damage to the device. \n \n2.2. Device Recommended Operating Conditions \nTable 2-2 Recommended working conditions \nName Minimum Typical \nvalue Maximum \nvalue Unit Description \nV CCB  1.0 - - 1.89 V Key memory backup  battery power \nsupply voltage \nV CC 0.95 1.0 1.05 V Core supply voltage \nV CCA  1.71 1.8 1.89 V Auxiliary power supply voltage \nV CCIO 1.14 - - 3.465  V Supply voltage of the output driver \npower supply \nV CC_DRM 0.95 1.0 1.05 V DRM power supply voltage \n \nV IN - 0.2 - - V CCIO +0.2 V I/O Input voltage  \n \n- 0.2  \n- -  \n2.5  \nV When VCCIO is 3.3V, VREF or I/O input \nvoltage of differential I/O standard, \nexcept TMDS_33 standard \n \nI IN  \n- -  \n- -  \n10  \nmA The maximum curren t allowed to \nflow thro ugh the forward -biased  \nclam p diode of any  PIN in a powered \nor unpowered Bank  \nNote: Recommended working voltage is within ±5% deviation from typical working voltage.\nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 13 of 37  \n  \n2.3. DC Characteristics at Recommended Device Operating Conditions \nTable 2-3 DC characteristics under recommended operating conditions \nName Minimum Typical \nvalue Maximum \nvalue Description \nVDRVCC   0.75V  - - - - V CC The configuration data hold voltage \nVDRVCCA  1.5V  - - - - V CCA The configuration data hold voltage \nIL  -  - - 15uA  pin input or output leakag e current \nI REF -  - - 15uA  VREF _ pin leakag e current \n \n \nIPU 90uA  - - 330uA  PAD pull-up current (V IN =0 ; V CCIO =3.3V) \n68uA  - - 250uA  PAD pull-up current (V IN =0 ; V CCIO =2.5V) \n34uA  - - 220uA  PAD pull-up current (V IN =0 ; V CCIO =1.8V) \n23uA  - - 150uA  PAD pull-up current (V IN =0 ; V CCIO =1.5V) \n12uA  - - 120uA  PAD pull-up current (V IN =0 ; V CCIO =1.2V) \nIPD 68uA  - - 330uA  PAD pull-down cu rrent (V IN =3.3V) \n45uA  - - 180uA  PAD pull-down cu rrent (V IN =1.8V) \nICCADC - \n- - - 25mA Analog circuit power-up state, ADC The current of the analog \npower supply \nI VCCB  -  - - 150nA  V CCB supply current \n \n \nR INTERM 28Ω 40Ω 55Ω Thev enin equ ivalen t resistance of the p rogrammable input \nterminal at VCCIO/ 2 voltage. (when set to 40Ω) \n35Ω 50Ω 65Ω Thev enin equ ivalen t resistance of the p rogrammable input \nterminal at VCCIO/ 2 voltage. (when set to 50Ω) \n44Ω 60Ω 83Ω Thev enin equ ivalen t resistance of the p rogrammable input \nterminal at VCCIO/ 2 voltage. (when set to 60Ω) \nC IN -  - - TBD Die PAD input capacitance of the terminal \nn -  0.9988  - - Ideality Factor for Temperature Diodes \nr -  2.5Ω  - - Serial Resistance of Temp erature Diodes \nNote: Typical value refers to normal pressure, 25 ℃ \n \n2.4. Maximum allowable overshoot and undershoot voltage at VIN \nTable 2-4 Maximum allowable overshoot and undershoot voltage at VIN \nOvershoot Voltage ( V ) %UI ( -40 ℃ ~125 ℃ ) Undershoot Voltage ( V ) %UI ( -40 ℃ ~125 ℃ ) \n \n \nVCCIO+ 0.45  \n \n100 - 0.3 100 \n- 0.35 55.5 \n- 0.4 23.2 \n- 0.45 9.9 \nVCCIO+ 0.5 42 - 0.5 4.3 \nVCCIO+ 0.55 19.08 - 0.55 1.89 \nVCCIO+ 0.6 8.77 - 0.60 0.84 \nVCCIO+ 0.65 4.1 - 0.65 0.387 \nVCCIO+ 0.7 1.9 - 0.7 0.18 \nVCCIO+ 0.75 0.918 - 0.75 0.08 \nVCCIO+ 0.80 0.44 - 0.8 0.04 \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 14 of 37  \n VCCIO+ 0.85 0.21 - 0.85 0.017 \n \n \n \n2.5. Typical quiescent current \nTable 2-5 Typical quiescent current \nName Device Typical value Unit Description \n \nICCQ PG2L25H 75.6  \nmA V CC quiescen t current \nPG2L50H 125 \nPG2L100H 500 \n \nICC_DRMQ PG2L25H 1.71  \nmA V CC_DRM quiescen t \ncurrent PG2L50H 2.64 \nPG2L100H 11 \n \nICCIOQ PG2L25H 1.94  \nmA V CCIO quiescen t current \nPG2L50H 3.23 \nPG2L100H 18 \n \nICCAQ PG2L25H 20.2  \nmA V CCA quiescen t current \nPG2L50H 32.9 \nPG2L100H 120 \nNotes: 1. Typical values refer to constant voltage, 85 °C junction temp erature and all single-ended I/Os ; blank \nconfiguration devices wi th no output current load, no input pull-up resistors, all I/Os in tri-state and  floating \n2. For static power consumption evaluation under other specific conditions, please use the Pango integrated in  the \nPDS Power Planner (PPP) tool. \n \n2.6. Power up ramp-up time \nTable 2-6 Power up ramp-up time \nName Minimum Maximum Unit Description \nT VCC  0.2 50 ms V CC from GND Rise to 90% V CC time \nT VCC_DRM 0.2 50 ms V CC_DRM from GND Rise to 90% V CC_DRM time \nT VCCIO 0.2 50 ms V CCIO from GND Rise to 90% V CCIO time \nT VCCA  0.2 50 ms V CCA from GND Rise to 90% V CCA time \nT VCCIO2VCCA - 100 ms V CCIO - V CCA >2V time \n2.7. Minimum current required to start \nTable 2-7 Minimum current required to start \nName Maximum value Unit Description \nI CCMIN I CCQ +150 mA V CC Minimum current for power-up \nI CC_DRMMIN I CC_DRMQ +70 mA V CC_DRM Minimum current for power-up \nI CCIOMIN I CCIOQ +50 mA V CCIO Minimum current at powe r-up (per bank ) \nI CCAMIN I CCAQ +40 mA V CCA Minimum current for power-up \n \n2.8. ESD ( HBM , CDM ), Latch Up indicator \nTable 2-8 ESD , Latch-Up indicators \nName Value Unit Description \nHBM_IO ±1000 V Hum an Body Model ( HBM ) \nHBM_SERDES ±1000 V HBM , Serdes \nCDM_IO ±350 V Charg e Device Model ( CDM  ) , general IO \nCDM_SERDES ±300 V CDM  , serdes , Logos2 100K and below devices \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 15 of 37  \n ±250 V CDM ,SERDES,Logos2 100k above devices \nLatch- up ±100 mA Curr ent injection method \n \n \n2.9. eFUSE programm ing conditions \nTable 2-9 eFUSE programming conditions \nName Minimum Maximum \nvalue Unit Description \nI eFUSE  188 mA V CCA supplied current \nT j 15 125 °C  \n \n3. DC characteristics under typical ope rating cond itions \n3.1. Power-on and power-off requirements \n➢ In the case that VCCIO is powered on b efore VCCA, it must satisfy (VCC IO-VCCA)>2V  for less than \n100ms.. \n➢ Recommended power-on sequence:  VCC-> VCC_DRM-> VCCA-> VCCIO, the power-on current is the s mallest at \nthis time. \n➢ The recom mended powe r-off sequence is the reverse of the power-on se quence. \n➢ Except for dedicated I/O and multiplexed I/O , all other I/Os support secon dary hot swap . \n \n3.2. IO input and output DC  \nThe standard input and output voltage ranges of each single-ended IO level  are as follows:  \nTable 3-1 Single-ended IO  level standard input and output voltage range \n \nStandard VIL VIH  \nVOL _ Max (v)  \nVOH Min (v)  \nIOL \n(mA)  \nI OH \n(mA) Min(V) Max(v) Min(v) Max(v) \nPCI33 - 0.3 0.3VCCIO 0. 5VCCIO VCCIO+0.5 0.1VCCIO 0.9VCCIO 1.5 - 0.5 \n \nLVCMOS33  \n- 0.3  \n0.8  \n2.0  \n3.465  \n0.4  \nVCCIO- 0.4 4 \n8 \n12 \n16 - 4 \n- 8 \n- 12 \n- 16 \n \nLVTTL33  \n- 0.3  \n0.8  \n2.0  \n3.465  \n0.4  \n2.4 4 \n8 \n12 \n16 \n24 - 4 \n- 8 \n- 12 \n- 16 \n- 24 \n \nLVCMOS25  \n- 0.3  \n0.7  \n1.7  \nVCCIO+0.3  \n0.4  \nVCCIO- 0.4 4 \n8 \n12 \n16 - 4 \n- 8 \n- 12 \n- 16 \n \nLVCMOS18  \n- 0.3  \n0.35VCCIO  \n0.65VCCIO  \nVCCIO+0.3  \n0.4  \nVCCIO- 0.4 4 \n8 \n12 \n16 \n24 - 4 \n- 8 \n- 12 \n- 16 \n- 24 \nLVCMOS15  \n- 0.3  \n0.35VCCIO  \n0.65VCCIO  \nVCCIO+0.3  \n0.4  \nVCCIO- 0.4 4 \n8 \n12 \n16 - 4 \n- 8 \n12 \n16 \n \nLVCMOS12  \n- 0.3  \n0.35VCCIO  \n0.65VCCIO  \nVCCIO+0.3  \n0.4  \nVCCIO- 0.4 4 \n8 \n12 - 4 \n- 8 \n- 12 \nSSTL18_I - 0.3 Vref - 0.125 Vref+0.125 VCCIO+0.3 0.5VCCIO- 0.47 0.5VCCIO+0.47 8 - 8 \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 16 of 37  \n SSTL18_II - 0.3 Vref - 0.125 Vref+0.125 VCCIO+0.3 0.5VCCIO- 0.6 0.5VCCIO+0.6 13.4 - \n13.4 \nSSTL15_I - 0.3 Vref- 0.10 Vref+0.10 VCCIO+0.3 0.5VCCIO- \n0.175 0.5VCCIO+0.175 8.9 - 8.9 \nSSTL15_II - 0.3 Vref- 0.10 Vref+0.10 VCCIO+0.3 0.5VCCIO- \n0.175 0.5VCCIO+0.175 13 - 13 \nHSUL12 - 0.3 Vref- 0.13 Vref+0.13 VCCIO+0.3 0.2VCCIO 0.8VCCIO 0.1 - 0.1 \nHSTL18_I - 0.3 Vref- 0.1 Vref+0.1 VCCIO+0.3 0.40 VCCIO - 0.40 8 - 8 \nHSTL18_II - 0.3 Vref- 0.1 Vref+0.1 VCCIO+0.3 0.40 VCCIO - 0.40 16 - 16 \nHSTL15_I - 0.3 Vref- 0.1 Vref+0.1 VCCIO+0.3 0.40 VCCIO - 0.40 8 - 8 \nHSTL15_II - 0.3 Vref- 0.1 Vref+0.1 VCCIO+0.3 0.40 VCCIO - 0.40 16 - 16 \nSSTL135_I - 0.3 Vref- 0.1 Vref+0.1 VCCIO+0.3 0.5VCCIO- 0.15 0.5VCCIO+0.15 8.9 - 8.9 \nSSTL135_II - 0.3 Vref- 0.1 Vref+0.1 VCCIO+0.3 0.5VCCIO- 0.15 0.5VCCIO+0.15 13 - 13 \nLPDDR - 0.3 0.2VCCIO 0.8VCCIO VCCIO+0.3 0.1VCCIO 0.9VCCIO 0.1 - 0.1 \n \nThe standard input and output voltage ranges of differen tial IO levels are shown in Table 3-2 \n \nTable 3-2 Parameter requirements for differential input and output standards \n \nI/O Standard Vicm(V) Vid(V) Vocm(V) Vod(V) \nMin Typ Max Min Typ Max Min Typ Max Min Typ Max \nLVDS 1 1.2 1.425 0.1 0.35 0.6 1 1.25 1.425 0.25 0.35 0.6 \nBLVDS 0.3 1.2 1.425 0.1 – – – 1.25 – – \nMINI_LVDS 0.3 1.2 VCCA_IO 0.2 0.4 0.6 1 1.2 1.4 0.3 0.40 0.6 \nPPDS 0.2 0.9 VCCA_IO 0.1 0.25 0.4 0.5 1.0 1.4 0.1 0.3 0.45 \nRSDS 0.3 0.9 1.5 0.1 0.35 0.6 1 1.2 1.4 0.1 0.35 0.6 \nTMDS 2.7 2.965 3.23 0.15 0.675 1.2 VCCIO-0.405 VCCIO- 0.3 VCCIO - \n0.19 0.4 0.6 0.8 \n \n \nTable 3-3 Parameter requirements for differential-like input and output standards \n \nIO standard  \nVid(V) Vicm ( V)  \nVol(V)  \nVoh(V) Iol \n( mA ) Ioh \n( mA ) \nmin min typ max max min max min \nHSUL12D 0.1 0.3 0.6 0.85 0.2VCCIO 0.8VCCIO 0.1 - 0.1 \nSSTL135D_I 0.1 0.3 0.675 1 0.5VCCIO- 0.15 0.5VCCIO+0.15 8.9 - 8.9 \nSSTL135D_II 0.1 0.3 0.675 1 0.5VCCIO- 0.15 0.5VCCIO+0.15 13 - 13 \nHSTL15D_I 0.1 0.3 0.75 1.125 0.4 VCCIO- 0.4 8 - 8 \nHSTL15D_II 0.1 0.3 0.75 1.125 0.4 VCCIO- 0.4 16 - 16 \nHSTL18D_I 0.1 0.3 0.9 1.425 0.4 VCCIO- 0.4 8 - 8 \nHSTL18D_II 0.1 0.3 0.9 1.425 0.4 VCCIO- 0.4 16 - 16 \nLPDDRD 0.1 0.3 0.9 1.425 0.1VCCIO 0.9VCCIO 0.1 - 0.1 \nSSTL15D_I 0.1 0.3 0.75 1.125 0.5VCCIO-0.175 0.5VCCIO+0.175 0.89 - 0.89 \nSSTL15D_II 0.1 0.3 0.75 1.125 0.5VCCIO-0.175 0.5VCCIO+0.175 13 - 13 \nSSTL18D_I 0.1 0.3 0.9 1.425 0.5VCCIO- 0.47 0.5VCCIO+0.47 8 - 8 \nSSTL18D_II 0.1 0.3 0.9 1.425 0.5VCCIO- 0.6 0.5VCCIO+0.6 13.4 - 13.4 \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 17 of 37  \n 4. AC Characteristics under Typical Operat ing Conditions \nThis chapter mainly lists the AC charact eristics of each  logic unit of Logos2 series FPGA under typical \nworking conditions. \n \n4.1. Conf igurable logic modul e CLM AC characteristic parameters \nTable 4-1 CLM Module AC Characteristics \nDelay \ntime Unit Parameter Description \n- 5 - 6 - 7 \nLogic delay \n0.24 0.196  TBD ns,max LUT6 Input Ax/Bx /Cx/D x to Y0/Y1/Y2/Y3 delay \n0.452  0.353  TBD ns,max LUT6 Input Ax/Bx /Cx/D x to CR0/CR1 delay ( LUT7 ) \n0.445  0.395  TBD ns,max LUT6 Input Ax/Bx /Cx/D x to CR2 delay to Y1 (LUT8 ) \n0.449  0.357  TBD ns,max LUTs input Ax Delay to CYA(CR0 ) \n0.446  0.371  TBD ns,max LUTs input Bx Delay to CYB(CR1 ) \n0.452  0.358  TBD ns,max LUTs input Cx Delay to CYC (CR2 ) \n0.434  0.353  TBD ns,max LUTs input Dx Dela y to CYD(CR3 ) \n0.105  0.065  TBD ns,max CIN input to COUT delay  \nTiming parameters \n0.227  0.198  TBD ns,max CLK Input relative to Q0/Q1/Q2/Q 3 TCO  \n0.27 0.218  TBD ns,max CLK Input relative to CR0/CR1/CR2/CR3 TCO  \n0.288/ - \n0.08 0.22/ - 0.16 TBD ns,min Ax/Bx/ Cx/Dx  relative to DFF setup /hold \n0.16/ - 0.1 0.12/0.04 TBD ns,min M relative to DFF setup /hold \n0.224/ - \n0.07 0.13/ - 0.04 TBD ns,min CE relative to DFF setup /hold \n0.224/ - \n0.07 0.11/ - 0.05 TBD ns,min RS relative to DFF setup /hold \nDistributed RAM \nTiming parameters \n0.455  0.63 TBD ns,max CLK -> Y0/Y1/Y2/Y3 mem read delay \n0.56 0.71 TBD ns,max CLK -> CR0/CR1/CR2/CR3 mem read delay \n- 0.26/0.28 0.145/0.083 TBD ns,min CLK -> WE timing check, setup/hold \n0.24/ - 0.07 0.048/0.193 TBD ns,min CLK -> An address timing check, setup/hold \n- 0.26/0.28 0.048/0.193 TBD ns,min CLK -> AD/BD/ CD/D D data timing check,setup/hold \n \n4.2. Dedicated RAM module DRM AC characteristic parameters \nTable 4-2 DRM  Module AC Characteristics \nName Numerical value Unit AC characteristic parameter description \n- 5 - 6 - 7 \nT co_18K 1.75 1.529  TBD ns,max CLKA/CLKB->QA/ QB \n( output register disabled, 18K mode ) \nT co_18K_reg 0.718  0.625  TBD ns,max CLKA/CLKB->QA/ QB \n( output register enabled, 18K mode ) \nT co_36K 1.758  1.529  TBD ns,max CLKA/CLKB->QA/ QB \n( output register disabled, 36K mode ) \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 18 of 37  \n T co_36K_reg 0.718  0.625  TBD ns,max CLKA/CLKB->QA/ QB \n( output register enabled, 36K mode ) \nT co_ecc 1.758  1.529  TBD ns,max CLKB->QA/QB  \n( output register disabled, ECC mode ) \nT co_ecc_reg 0.718  0.625  TBD ns,max CLKB->QA/QB  \n( output register enabled, ECC mode ) \nT co_ecc_err 0.718  0.625  TBD ns,max CLKB->ECC_S/DBIT ERR \n( output register enabled, ECC mode ) \nT co_flag_full 1.11 0.966  TBD ns,max CLKA->FULL(ALMO ST_FULL) \n(18K/36K FIFO mode ) \nT co_flag_empty 0.652  0.567  TBD ns,max CLKB->EMPTY(ALMO ST_EMPTY) (18K/36K \nFIFO mode ) \nT co_ecc_parity 0.407  0.354  TBD ns,max CLKA->ECC_PARITY \n(ECC enco ding mode ) \nT co_ecc_rdaddr 0.834  0.726  TBD ns,max CLKA->ECC_RDA DDR  \n( output register disabled, ECC mode ) \nT co_ecc_rdaddr_reg 0.834  0.726  TBD ns,max CLKA->ECC_RDA DDR  \n( output register enabled, ECC mode ) \nT su_18K_ad / T \nhd_18K_ad - 0.077/0.097 - \n0.067/0.085 TBD ns,min Address input Setup/Hold time \n(18K mode ) \nT su_18K_d / T \nhd_18K_d - 0.002/0.043 - \n0.002/0.038 TBD ns,min Data input Setup/Hold time \n(18K mode ) \nT su_18K_ce / T \nhd_18K_ce 0.034/0.029 0.03/0.026 TBD ns,min CE Enter Setup/Hold time \n(18K mode ) \nT su_18K_we / T \nhd_18K_we - 0.065/0.086 - \n0.057/0.075 TBD ns,min WE Enter Setup/Hol d time \n(18K mode ) \nT su_18K_be / T \nhd_18K_be - 0.010/0.029 - \n0.009/0.026 TBD ns,min BE Enter Setup/Hold time \n(18K mode ) \nT su_18K_oe / T \nhd_18K_oe - 0.060/0.080 - \n0.053/0.070 TBD ns,min OCE Enter Setup/Hold time \n(18K mode ) \nT su_18K_rst / T \nhd_18K_rst 0.001/0.017 0.001/0.015 TBD ns,min Synchronous reset input Setup/Hol d time \n(18K mode ) \nT su_36K_ad / T \nhd_36K_ad - 0.077/0.097 - \n0.067/0.085 TBD ns,min Address input Setup/Hold time \n(36K mode ) \nT su_36K_d / T \nhd_36K_d - 0.002/0.043 - \n0.002/0.038 TBD ns,min Data input Setup/Hold time \n(36K mode ) \nT su_36K_ce / T \nhd_36K_ce 0.034/ -0.014  0.03/ -0.013  TBD ns,min CE Enter Setup/Hold time \n(36K mode ) \nT su_36K_we / T \nhd_36K_we - 0.033/0.054 - \n0.029/0.047 TBD ns,min WE Enter Setup/Hol d time \n(36K mode ) \nT su_36K_be / T \nhd_36K_be - 0.01/0.029 - \n0.009/0.026 TBD ns,min BWE  Enter Setup/Hold time \n(36K mode ) \nT su_36K_oe / T \nhd_36K_oe - 0.027/0.047 - \n0.024/0.041 TBD ns,min OCE Enter Setup/Hold time \n(36K mode ) \nT su_36K_rst / T \nhd_36K_rst 0.001/0.017 0.001/0.015 TBD ns,min Synchronous reset input Setup/Hol d time \n(36K mode ) \nT su_ecc_d / T \nhd_ecc_d 0.021/0.018 0.019/0.016 TBD ns,min Data input Setup/Hold time \n(ECC mode ) \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 19 of 37  \n T su_fifo_wctl / T \nhd_fifo_wctl - 0.065/0.086 - \n0.057/0.075 TBD ns,min WREN Enter (Setup/Hold time) (18K/36K \nFIFO mode ) \nT su_fifo_rctl / T \nhd_fifo_rctl 0.03/ -0.014  0.03/ -0.013  TBD ns,min RDEN  Enter (Setup/Hold time (18K/36K \nFIFO mode ) \nT su_ecc_injerr / T \nhd_ecc_injerr 0.021/0.018 0.019/0.016 TBD ns,min INJEC T_S/DBITE RR Enter Setup/Hold \ntime (ECC mode ) \nT mpw_norm 1.104  0.960  TBD ns,min CLKA/CLKB MPW ( NW/ TW mode ) \nT mpw_rbw 1.546  1.345  TBD ns,min CLKA/CLKB MPW ( RBW mode ) \nT mpw_fifo 1.104  0.960  TBD ns,min CLKA/CLKB MPW ( FIFO mode ) \nT mpw_ecc 1.104  0.960  TBD ns,min CLKA/CLKB MPW ( ECC mode ) \n \n \n4.3. Arithmetic Processing Unit APM AC characteristic parameters \nTable 4-3 APM Module AC Characteristics \nAC characteristic parameter \ndescription Pre-\ndder Multiplier Post-adder  Numerical value \nUnit - 5 - 6 - 7 \nSetup and hold time from data/control Pin to input register clk \nH → preadd unit register CLK \nsetup/hold Yes NA NA 1.376/- 0.1 1.197/-0.141 TBD ns \nX → prea dd unit register CLK \nsetup/hold Yes NA NA 1.58/- 0.16 1.376/-0.147 TBD ns \nX → input unit register CLK \nsetup/hold NA NA NA 0.38/- 0.02 0.336/-0.020 TBD ns \nY → input unit register CLK \nsetup/hold NA NA NA 0.22/- 0.03 0.196/-0.028 TBD ns \nH → input  unit register CLK \nsetup/hold NA NA NA 0.28/- 0.04 0.248/-0.042 TBD ns \nZ → input unit register CLK \nsetup/hold NA NA NA 0.16/0.01 0.146/0.010 TBD ns \nINCTRL → input unit register \nCLK setup/hold NA NA NA 0.16/0 0.144/0.000 TBD ns \nMODEY → input unit register \nCLK setup/hold NA NA NA 0.16/- 0.009 0.147/-0.008 TBD ns \nMODEZ → input unit register \nCLK setup/hold NA NA NA 0.25/- 0.01 0.220/-0.014 TBD ns \nSetup and hold time from data Pin to pipeline register clk \nY → Multiplier  unit  register \nCLK setup/hold NA Yes No 1.47/- 0.25 1.281/-0.226 TBD ns \nX → Multiplier  unit  register \nCLK setup/hold Yes Yes No 2.76/- 0.38 2.402/-0.333 TBD ns \nX → Multiplier  unit  register \nCLK setup/hold No Yes No 1.57/- 0.26 1.373/-0.233 TBD ns \nH-> Multiplier unit register \nCLK setup/hold Yes Yes No 2.55/- 0.36 2.224/-0.316 TBD ns \nSetup and hold time from data/control Pin to output regist er clk \nY → postadd unit register CLK \nsetup/hold NA Yes Yes 2.51/- 0.512 2.190/-0.446 TBD ns \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 20  of 37  \n X → postadd unit register CLK \nsetup/hold No Yes Yes 2.636/- 0.52 2.293/-0.454 TBD ns \nX → postadd unit register CLK \nsetup/hold Yes Yes Yes 3.82/- 0.63 3.322/-0.554 TBD ns \nH → postadd unit register CLK \nsetup/hold Yes Yes Yes 3.61/- 0.617 3.144/-0.537 TBD ns \nZ → postadd unit register CLK \nsetup/hold NA NA Yes 1.411/- 0.23 1.227/-0.208 TBD ns \nY → postadd unit register CLK \nsetup/hold NA No Yes 1.447/- 0.27 1.259/-0.242 TBD ns \nX → postadd unit register CLK \nsetup/hold No No Yes 1.342/- 0.28 1.167/-0.247 TBD ns \nPI → postadd unit register CLK \nsetup/hold NA NA Yes 1.314/- 0.04 1.143/-0.035 TBD ns \nFrom register clk at all levels to APM output Pin time \npostadd unit register CLK → P \noutput NA NA NA 0.380 0.331 TBD ns \nMultiplier unit register CLK → \nPoutput NA NA Yes 1.703 1.481 TBD ns \nMultiplier unit register CLK → \nPoutput NA NA No 0.488 0.425 TBD ns \npretadd unit register CLK → \nD PO output Yes Yes Yes 2.58 2.248 TBD ns \nZ input  unit register CLK → \nD PO output NA NA Yes 1.59 1.390 TBD ns \nCombination logic delay from data/co ntrol pin to APM output pin \nY → P output NA Yes No 1.86 1.619 TBD ns \nY → P output NA Yes Yes 2.75 2.399 TBD ns \nY → P output NA No Yes 1.66 1.444 TBD ns \nX → P output No Yes No 1.93 1.680 TBD ns \nX → P output Yes Yes No 2.94 2.564 TBD ns \nX → P output Yes Yes Yes 4.03 3.512 TBD ns \nX → P output No No Yes 1.50 1.308 TBD ns \nH → P output Yes Yes No 2.95 2.568 TBD ns \nH → P output Yes Yes Yes 3.84 3.347 TBD ns \nZ → P output NA NA Yes 1.62 1.410 TBD ns \nPI → P output NA NA Yes 1.53 1.339 TBD ns \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 21 of 37  \n  \n \n4.4. GPLL AC (AC) Characteristics Parameters \nTable 4-4 GPLL AC Characteristics \nName Minimum Maximum value Unit Description \nF IN 10 800 MHz input clock frequency \nF INJIT  300 ps Input Clock Jitter ( F IN < 200MHz ) \n0.06 UI Input Clock Jitter ( F IN ≥ 200MHz ) \n \n \nF INDT 10-49MHz : 25% \n50-199MHz : 30% \n200-399MHz : 35% \n400-499MHz : 40% \n500-800MHz : 45% Input clock duty cycle \nF PFD 10 450 MHz PFD operating frequency range \nF VCO 600 1200  MHz VCO operating frequency range \nF OUT 4.69 800 MHz Output clock frequency range \nF OUTCAS 0.0366  800 MHz Output Cascade Frequency Range \nT PHO 0.12 ns static phase offset \nT OUTJIT 180 ps Output Clock Jitter ( F OUT ≥ 100MHz \n) \n0.018  UI Output Clock Jitter ( F OUT < 100MHz \n) \nT OUTDUTY 50% ± 5%  Output Clock D uty Cycle Accurac y\n( 50% Case \n) \nF BW 1 4 MHz loop bandwidth \nT LOCK -- - 200 us lock time \nF DPS_CLK 0.01 450 MHz Dyna mic Phase Shift Clock \nFrequenc y \nT RST 10 -- - ns Reset signal width \n \n \n4.5. PPLL AC (AC) Characteristics Parameters \nTable 4-5 PPLL AC Characteristics \nName Minimum Maximum value Unit Description \nF IN 19 800 MHz input clock frequency \nF INJIT  200 ps Input Clock Jitter ( F IN < 200MHz ) \n0.04 UI Input Clock Jitter ( F IN ≥ 200MHz ) \n \n \nF INDT 10-49MHz : 25% \n50-199MHz : 30% \n200-399MHz : 35% \n400-499MHz : 40% \n500-800MHz : 45% Input clock duty cycle \nF PFD 19 450 MHz PFD operating frequency range \nF VCO 1330  2133  MHz VCO operating frequency range \nF OUT 10.39  2133  MHz Output clock frequency range \nT PHO 0.12 ns static phase offset \nT OUTJTT 180 ps Output Clock Jitter ( F OUT ≥ 100MHz ) \n0.018  UI Output Clock Jitter ( F OUT < 100MHz ) \nT OUTDT 50% ± 5%     Output Clock Duty Cycle Accuracy\n( 50% Case ) \nF BW 1 4 MHz bandwidth \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 22 of 37  \n T LOCK -- - 120 us lock time \nT RST 10 -- - ns Reset signal width \n \n4.6. DQS  AC AC characteristic parameters \nDQS phase adjustment are as follows : \nTable 4-6 DQS AC characteristics \nName Speed class AC characteristic parameter description Unit \nMin Typical value Max \nDQS -5, - 6 4 7 10 ps \n \n4.7. Global Clock Network AC characteristic parameters \nTable 4-7 Global Clock Network AC Characteristics \nName Maximum frequency Unit Description \n-5, - 6 \nGLOBAL CLK 600 MHz global clock network \n4.8. Region al clock network AC characteristic parameters \nTable 4-8 Regional Clock Network AC Characteristics \nName Maximum frequency Unit Description \n-5, - 6 \nREGIONAL CLK 350 MHz regional clock \nnetwork \nNote: The maximum input frequency is 650 MHz \n \n4.9. IO Clock Network AC characteristic parameters \nTable 4-9 IO Clock N etwork AC Characteristics \nName Maximum frequency Unit Description \n-5, - 6 \nIO CLK 680 MHz IO clock network \n4.10. Conf iguration and programmi ng AC characteristic parameters \n4.10.1.  Pow er-up Timing feature \n \n \nFigure 4-1 Device Power-up Timing Charac teristics  \n \n \n \n \n \n \n \n \n \n \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 23 of 37  \n Table 4-10 Power-up Timing characteristic parameters \nName Device Value Unit Description \n \nTPL PG2L25H 3.6  \nms, Max  \nProgr am Latency PG2L50H 6 \nPG2L100H 11 \n \nTPOR PG2L25H 63.6  \nms, Max  \nPower-on-Reset PG2L50H 66 \nPG2L100H 71 \nTICCK Logos2 400 ns,Min CFG_CLK output delay \nTRSTN 384 ns,Min RST_N low pulse width \n \n \n4.10.2.  AC Characteristics for Each Download Mode \nTable 4-11 AC Characteristics of Each Download Mode Supported by Logos2 Series FPGAs \nInterface Description Numerical value Attributes \nJTAG TCK frequency 50M maximum \nTCK duty cycle 45%/55% min / max \nTCK high pulse width 10ns minimum \nTMS/TDI setup time ( rising edge of TCK ) 3.5ns  minimum \nTMS/TDI hold time ( TCK rising edge ) 1.5ns  minimum \nTCK falling edge to TDO output valid 6ns maximum \nMaster SPI \nMode  CFG_CLK frequency 40M maximum \nCFG_CLK frequency (low speed ) 15.38M  maximum \nCFG_CLK frequency (daisy chain ) 25M maximum \nCFG_CLK frequency initial value 2.99M  typical \nCFG_CLK duty cycle 45%/55% min / max \nCFG_CLK frequency deviation 50 % maximum \nECCLKIN frequency 66M maximum \nECCLKIN frequency (low speed ) 33M maximum \nECCLKIN duty cycle 45%/55% min / max \nD[7:0] setup time ( CFG_CLK rising edge ) 9.5ns  minimum \nD[7:0] hold time ( CFG_CLK rising edge ) 0ns minimum \nD[7:0] setup time ( CFG_CLK falling edge ) 9.5ns  minimum \nD[7:0] hold time ( CFG_CLK falling edge ) 0ns minimum \nCFG_CLK falling edge to D[0]/D[4] output valid 3.5ns  maximum \nCFG_CLK falling edge to FCS_N/FCS2_N output valid 4ns maximum \nCFG_CLK falling edge to CSO_DOUT output valid 3.5ns  maximum \nSlave Serial CFG_CLK frequency 80M maximum \nCFG_CLK frequency (daisy chain ) 50M maximum \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 24 of 37  \n CFG_CLK low pulse width 6ns minimum \nCFG_CLK high pulse width 6ns minimum \nDI setup time ( CFG_CLK rising edge ) 3.5ns  minimum \nDI hold time ( CFG_CLK rising edge ) 0ns minimum \nCFG_CLK falling edge to CSO_DOUT output valid 7ns maximum \nSlave Parallel CFG_CLK frequency 80M maximum \nCFG_CLK low pulse width 6ns minimum \nCFG_CLK high pulse width 6ns minimum \nD[31:0] setup time ( CFG_CLK rising edge ) 5.5ns  minimum \nD[31:0] hold time ( CFG_CLK rising edge ) 0.5ns  minimum \nCS_N/RWSEL setup time ( CFG_CLK rising edge ) 4.5ns  minimum \nCS_N/RWSEL hold time ( CFG_CLK rising edge ) 0.5ns  minimum \nCFG_CLK rising edge to D[31:0] output valid 9ns maximum \nCS_N to CSO_DOUT output delay 8.5ns  maximum \n \nInternal slave \nparallel \ninterface CLK frequency 80M maximum \nCLK low pulse width 2.5ns  minimum \nCLK high pulse width 2.5ns  minimum \nCS_N/RW_SEL/DI[31:0] setup time ( CLK rising edge ) 2ns minimum \nCS_N/RW_SEL/DI[31:0] hold time ( CLK rising edge ) 1ns minimum \nCLK rising edge to DO[31:0] output valid 4ns maximum \nCLK rising edge to \nRBCRC_VALID/ECC_VALID/DRCFG_OVER/PRCFG_OVER \noutput is valid 2ns maximum \nCLK rising edge to \nRBCRC_ERR/ECC_INDEX/SERROR/DERROR/SEU_FRAME_A\nDDR/SEU_FRAME_NADDR \nSEU_COLUMN_ADDR/SEU_COLUMN_NADDR \nSEU_REGION_ADDR/SEU_REGION_NADDR \nDRCFG_ERR/PRCFG_ERR output valid 0 maximum \n \n \n \n4.11. IOB High Range(HR ) AC characteristic parameters \nThe AC characteristic parameters of IOB High Range(HR) are shown in the table below, where \nDO=>PAD is the delay from IOB port DO through OBUF to PAD; PAD=>DIN is the delay from PAD through \nIBUF to IOB port DIN. \n \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 25 of 37  \n Table 4-12 IOB High Rang e(HR)AC Characteristics Parameters \nI/O standard Delay(DO=>PAD)/ns Delay(PAD=>DIN)/ns \nLVCMOS33 \nSTRENGTH"4" \nMODE"F"  \n1.705   \n0.8347  \nLVCMOS33 \nSTRENGTH "4" \nMODE"S"  \n2.376   \n0.8347  \nLVCMOS33 \nSTRENGTH "8" \nMODE"F"  \n1.688   \n0.8347  \nLVCMOS33 \nSTRENGTH "8" \nMODE"S"  \n2.369   \n0.8347  \nLVCMOS33 \nSTRENGTH"12" \nMODE"F"  \n1.466   \n0.8347  \nLVCMOS33 \nSTRENGTH"12" \nMODE"S"  \n2.172   \n0.8347  \nLVCMOS33 \nSTRENGTH"16" \nMODE"F"  \n1.266   \n0.8347  \nLVCMOS33 \nSTRENGTH"16" \nMODE"S"  \n1.913   \n0.8347  \nLVTTL33  \nSTRENGTH "4" \nMODE"F"  \n1.705   \n0.8347  \nLVTTL33 \nSTRENGTH"4" \nMODE"S" 2.376  0.8347  \nLVTTL33  \nSTRENGTH "8" \nMODE"F"  \n1.688   \n0.8347  \nLVTTL33  \nSTRENGTH "8" \nMODE"S"  \n2.369  \n0.8347 \nLVTTL33 \nSTRENGTH"12" \nMODE"F"  \n1.466  \n0.8347 \nLVTTL33 \nSTRENGTH "12"  \nMODE "S"  \n2.172  \n0.8347 \nLVTTL33 \nSTRENGTH"16" \nMODE"F"  \n1.266  \n0.8347 \nLVTTL33 \nSTRENGTH"16" \nMODE"S"  \n1.913  \n0.8347 \nLVTTL33 \nSTRENGTH"24" \nMODE"F"  \n1.266  \n0.8347 \nLVTTL33 \nSTRENGTH"24" \nMODE"S"  \n1.913  \n0.8347 \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 26 of 37  \n LVCMOS25 \nSTRENGTH"4" \nMODE"F"  \n1.49  \n0.8982 \nLVCMOS25 \nSTRENGTH"4" \nMODE"S"  \n2.084  \n0.8982 \nLVCMOS25 \nSTRENGTH"8" \nMODE"F"  \n1.525  \n0.8982 \nLVCMOS25 \nSTRENGTH"8" \nMODE"S"  \n2.325  \n0.8982 \nLVCMOS25 \nSTRENGTH"12" \nMODE"F"  \n1.354  \n0.8982 \nLVCMOS25 \nSTRENGTH"12" \nMODE"S"  \n2.115  \n0.8982 \nLVCMOS25 \nSTRENGTH"16" \nMODE"F"  \n1.23  \n0.8982 \nLVCMOS25 \nSTRENGTH"16" \nMODE"S"  \n1.903  \n0.8982 \nLVCMOS18 \nSTRENGTH"4" \nMODE"F"  \n1.068  \n0.996 \nLVCMOS18 \nSTRENGTH"4" \nMODE"S"  \n1.274  \n0.996 \nLVCMOS18 \nSTRENGTH"8" \nMODE"F"  \n0.9271  \n0.996 \nLVCMOS18 \nSTRENGTH"8" \nMODE"S"  \n1.151  \n0.996 \nLVCMOS18 \nSTRENGTH"12" \nMODE"F"  \n0.8111  \n0.996 \nLVCMOS18 \nSTRENGTH"12" \nMODE"S"  \n0.9624  \n0.996 \nLVCMOS18 \nSTRENGTH"16" \nMODE"F"  \n0.8024  \n0.996 \nLVCMOS18 \nSTRENGTH"16" \nMODE"S"  \n0.9805  \n0.996 \nLVCMOS18 \nSTRENGTH"24" \nMODE"F"  \n0.8218  \n0.996 \nLVCMOS18 \nSTRENGTH"24" \nMODE"S"  \n0.9408  \n0.996 \nLVCMOS15 \nSTRENGTH "4" \nMODE"F"  \n1.003  \n1.091 \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 27 of 37  \n LVCMOS15 \nSTRENGTH "4" \nMODE"S"  \n1.214  \n1.091 \nLVCMOS15 \nSTRENGTH"8" \nMODE"F"  \n1.003  \n1.091 \nLVCMOS15 \nSTRENGTH"8" \nMODE"S"  \n1.214  \n1.091 \nLVCMOS15 \nSTRENGTH"12" \nMODE"F"  \n0.7844  \n1.091 \nLVCMOS15 \nSTRENGTH"12" \nMODE"S"  \n0.9222  \n1.091 \nLVCMOS15 \nSTRENGTH"16" \nMODE"F"  \n0.8026  \n1.091 \nLVCMOS15 \nSTRENGTH"16" \nMODE"S"  \n0.9151  \n1.091 \nLVCMOS12 \nSTRENGTH"4" \nMODE"F"  \n0.9499  \n1.238 \nLVCMOS12 \nSTRENGTH"4" \nMODE"S"  \n1.156  \n1.238 \nLVCMOS12 \nSTRENGTH"8" \nMODE"F" 0.9499  1.238  \nLVCMOS12 \nSTRENGTH"8" \nMODE"S"  \n1.156   \n1.238  \nLVCMOS12 \nSTRENGTH"12" \nMODE"F"  \n0.9118  \n1.238 \nLVCMOS12 \nSTRENGTH "12"  \nMODE "S"  \n1.034  \n1.238 \nSSTL18_I \nSTRENGTH"8" \nMODE"F"  \n0.7247  \n0.871 \nSSTL18_I \nSTRENGTH"8" \nMODE"S"  \n0.8676  \n0.871 \nSSTL18_I \nSTRENGTH "13.4"  \nMODE "F"  \n0.6479  \n0.871 \nSSTL18_I \nSTRENGTH "13.4"  \nMODE "S"  \n0.7475  \n0.871 \nSSTL18_II \nSTRENGTH"8" \nMODE"F"  \n0.7247  \n0.871 \nSSTL18_II \nSTRENGTH"8" \nMODE"S"  \n0.8676  \n0.871 \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 28 of 37  \n SSTL18_II \nSTRENGTH "13.4"  \nMODE "F"  \n0.6479  \n0.871 \nSSTL18_II \nSTRENGTH "13.4"  \nMODE "S"  \n0.7475  \n0.871 \nSSTL18D_I \nSTRENGTH"8" \nMODE"F"  \n0.7247  \n0.871 \nSSTL18D_I \nSTRENGTH"8" \nMODE"S"  \n0.8676  \n0.871 \nSSTL18D_I \nSTRENGTH "13.4"  \nMODE "F"  \n0.6479  \n0.871 \nSSTL18D_I \nSTRENGTH "13.4"  \nMODE "S"  \n0.7475  \n0.871 \nSSTL18D_II \nSTRENGTH"8" \nMODE"F"  \n0.7247  \n0.871 \nSSTL18D_II \nSTRENGTH"8" \nMODE"S"  \n0.8676  \n0.871 \nSSTL18D_II \nSTRENGTH"13.4" \nMODE"F" 0.6479  0.871  \nSSTL18D_II \nSTRENGTH"13.4" \nMODE"S"  \n0.7475   \n0.871  \nHSTL18_I \nSTRENGTH"8" \nMODE"F"  \n0.7247  \n0.871 \nHSTL18_I \nSTRENGTH"8" \nMODE"S"  \n0.8676  \n0.871 \nHSTL18_I \nSTRENGTH"16" \nMODE"F"  \n0.6479  \n0.871 \nHSTL18_I \nSTRENGTH"16" \nMODE"S"  \n0.7475  \n0.871 \nHSTL18_II \nSTRENGTH"8" \nMODE"F"  \n0.7247  \n0.871 \nHSTL18_II \nSTRENGTH"8" \nMODE"S"  \n0.8676  \n0.871 \nHSTL18_II \nSTRENGTH"16" \nMODE"F"  \n0.6479  \n0.871 \nHSTL18_II \nSTRENGTH"16" \nMODE"S"  \n0.7475  \n0.871 \nHSTL18D_I \nSTRENGTH"8" \nMODE"F"  \n0.7247  \n0.871 \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 29 of 37  \n HSTL18D_I \nSTRENGTH"8" \nMODE"S"  \n0.8676  \n0.871 \nHSTL18D_I \nSTRENGTH"16" \nMODE"F"  \n0.6479  \n0.871 \nHSTL18D_I \nSTRENGTH"16"  \nMODE"S"  \n0.7475  \n0.871 \nHSTL18D_II \nSTRENGTH"8" \nMODE"F"  \n0.7247  \n0.871 \nHSTL18D_II \nSTRENGTH"8" \nMODE"S"  \n0.8676  \n0.871 \nHSTL18D_II \nSTRENGTH"16" \nMODE"F"  \n0.6479  \n0.871 \nHSTL18D_II \nSTRENGTH"16" \nMODE"S"  \n0.7475  \n0.871 \nSSTL15_I \nSTRENGTH"8.9" \nMODE"F"  \n0.7278  \n0.9481 \nSSTL15_I \nSTRENGTH"8.9" \nMODE"S"  \n0.8599  \n0.9481 \nSSTL15_I \nSTRENGTH"13" \nMODE"F"  \n0.7295  \n0.9481 \nSSTL15_I \nSTRENGTH"13" \nMODE"S"  \n0.8726  \n0.9481 \nSSTL15_II \nSTRENGTH"8.9" \nMODE"F"  \n0.7278  \n0.9481 \nSSTL15_II \nSTRENGTH"8.9" \nMODE"S"  \n0.8599  \n0.9481 \nSSTL15_II \nSTRENGTH"13" \nMODE"F"  \n0.7295  \n0.9481 \nSSTL15_II \nSTRENGTH"13" \nMODE"S"  \n0.8726  \n0.9481 \nSSTL15D_I  \nSTRENGTH "8.9" \nMODE"F"  \n0.7278  \n0.9481 \nSSTL15D_I  \nSTRENGTH "8.9" \nMODE"S"  \n0.8599  \n0.9481 \nSSTL15D_I \nSTRENGTH"13" \nMODE"F"  \n0.7295  \n0.9481 \nSSTL15D_I \nSTRENGTH"13" \nMODE"S"  \n0.8726  \n0.9481 \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 30 of 37  \n SSTL15D_II \nSTRENGTH"8.9" \nMODE"F"  \n0.7278  \n0.9481 \nSSTL15D_II \nSTRENGTH"8.9" \nMODE"S"  \n0.8599  \n0.9481 \nSSTL15D_II \nSTRENGTH"13" \nMODE"F"  \n0.7295  \n0.9481 \nSSTL15D_II \nSTRENGTH"13" \nMODE"S"  \n0.8726  \n0.9481 \nHSTL15_I \nSTRENGTH"8" \nMODE"F"  \n0.7278  \n0.9481 \nHSTL15_I \nSTRENGTH"8" \nMODE"S"  \n0.8599  \n0.9481 \nHSTL15_I \nSTRENGTH"16" \nMODE"F"  \n0.7295  \n0.9481 \nHSTL15_I \nSTRENGTH"16" \nMODE"S" 0.8726  0.9481  \nHSTL15_II \nSTRENGTH"8" \nMODE"F"  \n0.7278   \n0.9481  \nHSTL15_II \nSTRENGTH"8" \nMODE"S"  \n0.8599  \n0.9481 \nHSTL15_II \nSTRENGTH"16" \nMODE"F"  \n0.7295  \n0.9481 \nHSTL15_II \nSTRENGTH"16"  \nMODE"S"  \n0.8726  \n0.9481 \nHSTL15D_I \nSTRENGTH"8" \nMODE"F"  \n0.7278  \n0.9481 \nHSTL15D_I \nSTRENGTH"8" \nMODE"S"  \n0.8599  \n0.9481 \nHSTL15D_I \nSTRENGTH"16" \nMODE"F"  \n0.7295  \n0.9481 \nHSTL15D_I \nSTRENGTH"16"  \nMODE"S"  \n0.8726  \n0.9481 \nHSTL15D_II \nSTRENGTH"8" \nMODE"F"  \n0.7278  \n0.9481 \nHSTL15D_II \nSTRENGTH"8" \nMODE"S"  \n0.8599  \n0.9481 \nHSTL15D_II \nSTRENGTH"16" \nMODE"F"  \n0.7295  \n0.9481 \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 31 of 37  \n HSTL15D_II \nSTRENGTH"16"  \nMODE"S"  \n0.8726  \n0.9481 \nSSTL135_I \nSTRENGTH "8.9"  \nMODE "F"  \n0.7459  \n1.071 \nSSTL135_I \nSTRENGTH "8.9"  \nMODE "S"  \n0.8795  \n1.071 \nSSTL135_I \nSTRENGTH "13"  \nMODE "F"  \n0.7036  \n1.071 \nSSTL135_I \nSTRENGTH"13"  \nMODE"S"  \n0.8431  \n1.071 \nSSTL135_II \nSTRENGTH "8.9"  \nMODE "F"  \n0.7459  \n1.071 \nSSTL135_II \nSTRENGTH"8.9" \nMODE"S" 0.8795  1.071  \nSSTL135_II \nSTRENGTH"13" \nMODE"F" 0.7036  1.071  \nSSTL135_II \nSTRENGTH"13" \nMODE"S"  \n0.8431  \n1.071 \nSSTL135D_I  \nSTRENGTH "8.9" \nMODE"F"  \n0.7459  \n1.071 \nSSTL135D_I \nSTRENGTH "8.9"  \nMODE "S"  \n0.8795  \n1.071 \nSSTL135D_I \nSTRENGTH"13" \nMODE"F"  \n0.7036  \n1.071 \nSSTL135D_I \nSTRENGTH"13" \nMODE"S"  \n0.8431  \n1.071 \nSSTL135D_II \nSTRENGTH"8.9" \nMODE"F"  \n0.7459  \n1.071 \nSSTL135D_II \nSTRENGTH"8.9" \nMODE"S"  \n0.8795  \n1.071 \nSSTL135D_II \nSTRENGTH"13" \nMODE"F"  \n0.7036  \n1.071 \nSSTL135D_II \nSTRENGTH"13" \nMODE"S"  \n0.8431  \n1.071 \nLPDDR  MODE "F" 0.9499  1.238  \nLPDDR  MODE "S" 1.156  1.238  \nHSUL12  MODE "F" 0.9499  1.238  \nHSUL12  MODE "S" 1.156  1.238  \nTMDS 0.9883  0.9481  \nLVDS25 0.9883  0.9481  \nMINI- LVDS 0.9883  0.9481  \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 3 2 of 37  \n RSDS 0.9883  0.9481  \nPPDS 0.9883  0.9481  \n5. Performan ce pa rameters under typical working conditions ( Fabric Performance ) \nThis chapter lists the performance features that implement common applications of Logo s2 \nserie s FPGAs . \n \n5.1. LVDS performance parameters  \nTable 5-1 LVDS  performance \nDescription Maximum rate Unit IO resource \n- 5 - 6 \nSDR LVDS Transmitter 400 450 Mbps OSERDES(DATA _WIDTH =4 TO 8) \nDDR LVDS Transmitter 800 900 Mbps OSERDES(DATA _WIDTH =4 TO 8) \nSDR LVDS Receiver 400 450 Mbps ISERDES(DATA _WIDTH =4 TO 8) \nDDR LVDS Receiver 800 900 Mbps ISERDES(DATA _WIDTH =4 TO 8) \n \n \n5.2. Memory interface pe rformance pa rame ters ( Memory  Interface Performance ) \nTable 5-2 Storage Interface Performance \nName Maximum rate Unit \n-5, - 6 \nDDR3  800 Mbps \nDDR3L 667 Mbps \nDDR2  667 Mbps \nLPDDR2 667 Mbps \nLPDDR 400 Mbps \nQDR2 500 Mbps \n \n5.3. Dedicated RAM module DRM performance parameters \nTable 5-3 DRM performance \nPattern Performance (MHz) \n-5, - 6 \nDRM(NW mode & read register enable) @ 18K \nmemory mode  400 \nDRM(TW mode & read register enable) @ 18K \nmemory mode  400 \nDRM (RBW mode & read register enable) @ 18K \nmemory mode 350 \nDRM ( synchronous FIFO mode & read register \nenable ) 400 \nDRM (ECC mode ) 300 \n \n5.4. Arithme tic Proc ess Modul e APM  performance parameters \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 33 of  37  \n Table 5-4 APM performance \nCondition Performance (MHz) \n-5, - 6 \nAll registers used (using the register s of each level of the APM) 460 \nOnly use INREG and PREG (use only APM\'s inp ut and output registers) 190 \n6. Analog-to-Digital Converter (ADC ) Characteristics \nThis chapter mainly introduces the characteristic parameters of the ADC hard core of Logos2 series \nFPGA , as shown in the following table. \nTable 6-1 ADC  Hard Core Features \nParameter Minimum Typical \nvalue Maximum value Unit Description / condition \nVCCADC = 1.8V ± 5 %, VREFP = 1.255V , VREFN = 0V , ADCCLK = 26 MHz, Tj:–40°C ~125°C,  dedicated channel; \nTypical values at Tj=+40°C Vinp -p=-0.45dB Full Scale ; \nVCCADC 1.71 1.8 1.89 V Analog supply voltage \nResolution 12 - - - - Bits Resolution \nSample Rate - - - - 1 MSPS Sampling Rate \nChannel - - - - 17  aisle \n \nVoltage \nReference 1.205  1.255  1.305  V External reference voltage \n \n1.230   \n1.255   \n1.280   \nV Internal \nreference \nvoltage Ground VREFP pin to AGND, \n–40°C≤ Tj ≤125°C \nOffset Error - - - - ±4 LSB Bipolar –40°C≤  Tj <125°C \n- - - - ±12 LSB Unipolar –40°C≤  Tj ≤125°C \nGain Error - - ±1 - - %FS Gain error calibration Post gain error \nDNL - - - - - \n1<DNL<5 LSB Differential Nonlinear ; Nomissing codes  \nINL - - - - ±4 LSB Integeral \nNonlinear –40°C≤  T j ≤125°C \n \nSNR_1   \n58  \n- -  \ndB Signal to Noise \nRatio F SAMPLE = 500KS/s , \nF IN = 20kHz \ndedicated channel \n \nSNR_2   \n58   \ndB Signal to Noise \nRatio F SAMPLE = 500KS/s , \nF IN = 20kHz \nAuxiliary channel \n \nTHD_1  \n- -  \n64   \ndB 2nd _ to 7th _ \ntotal \nharmonic \ndistortion F SAMPLE = 500KS/s , \nF IN = 20 kHz \ndedicated channel \n \nTHD_2  \n- -  \n62   \ndB 2nd _ to 7th _ \ntotal \nharmonic \ndistortion F SAMPLE = 500KS/s , \nF IN = 20 kHz \nAuxiliary channel \nTemperature \nSensor \nccuracy - - - - ±4 °C  \nTemperature \ndetection \naccuracy –40°C≤ Tj ≤100°C \n- - - - ±6 °C 100°C< Tj ≤125°C \n \nNote: 1. The typical data in the table above are the test results of different bias voltages at room temperature; \n2. ADC samples the auxiliary IO channel, and the auxiliary IO needs to be constrained in the 1.8V power domain; \n3. -5 does not support temperature sensor function \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 34 of  37  \n 7. High Speed Serial Transceiver ( HSSTLP ) Features \nThis chapter mainly introduces the characteristics of the HSSTLP hard core of the Logos2 series \nFPGA, including the absolute limit rated voltage/current, recommended operating conditions, AC/DC \ncharacteristics, and characteristics that support typical protocol operating modes. \n7.1. HSSTLP hard core absolute limit voltage, current rating \nTable 7-1 HSSTLP absolute limit voltage, current rating \nName Minimum Maximum value Unit Description \nHSSTAVCC –0.5 1.21 V HSST analog power supply 1.0V \nvoltage \nHSSTAVCCPLL –0.5 1.32 V HSST PLL analog power supply \n1.2V voltage \nNote: Exceeding the above limit ratings may cause permanent damage to the device. \n7.2. HSSTLP Hardcore Recommended Operating Conditions \nThe following table lists the recommended working voltage of the HSSTLP hard core for Logos2 series \nFPGAs . \nTable 7-2 HSSTLP Hardcore Recommended Operating Conditions \nName Minimum Typical \nvalue Maximum \nvalue Unit Description \nVoltage value \nHSSTAVCC 0.97 1.0 1.03 V HSST analog power supply 1.0V voltage \nHSSTAVCCPLL 1.17 1.2 1.23 V HSST PLL analog power supply 1.2V voltage \n \n7.3. HSSTLP hard core DC DC chara cteristic paramete rs \nTable 7-3 HSSTLP hard core DC DC characteristics \nName Min Typical Max  Unit Condition Description \nInput and output signal DC characteristics \nHSST_V DINPP 150 - 1000  mV Externa l AC AC \nCoupling Differen tial \ninput peak-to-\npeak voltage \nHSST_VDIN _ 0 - HSSTAVCC mV DC coupled , \nHSSTAVCC =1V Enter t he \nabsolute \nvoltage value \nHSST_V INCM - 3/4 \nHSSTAVCC - mV DC coupled , \nHSSTAVCC =1V Common mode \ninput voltage \nvalue \nHSST_V DOUTPP 900 - - mV Swin g setting max Differen tial \noutput peak-to-\npeak power \npressur e \nHSST_V OUTCMDC HSSTAVCC– DV OUTPP /4 mV The DC common mode output \nvoltage is the case when th e \ntransmitting end is floating \nHSST_V OUTCMAC 1/2 HSSTAVCC mV Common mode output voltage value : \nexternal AC coupling \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 35  of 37  \n HSST_R DIN - 100 - Ω Differen tial in put resistanc e \nHSST_R DOUT - 100 - Ω Differen tial o utput resistan ce \nHSST_TX SKEW - - 14 ps P -side and N -side skew of Tx output \nHSST_C DEXT - 100 - nF Recommended E xternal AC Coupling \nCapa citor Valu es \nReference Clock Input DC Characteristics \nHSST_V RCLKPP 400 - 2000  mV Differential input pea k-to-peak vol tage \nHSST_R RCLK - 100 - Ω Differential input resistance \nHSST_C RCLKEXT - 100 - nF Recommended E xternal AC Coupling \nCapa citor Valu es \n7.4. AC Characteristics of High Speed Serial Transceiver HSSTLP \nAC charact eristics of the HSSTLP hard core are shown in Table 7-6 to Table 7-11 . \nTable 7-4 HSST hard core performance parameters \nName Numerical value Unit Description \n- 5 - 6 - 7 \nHSST_Fmax 6.6 6.6 TBD Gbps HSST maximum data rate  \nHSST_Fmin 0.6 0.6 TBD Gbps HSST minimum data rate  \nHSST_Fpllmax 6.6 6.6 TBD GHz HSST Maximum fre quency of PLL \nHSST_Fpllmin 1.6 1.6 TBD GHz HSST Minimum fre quency of PLL \n \nThe HSSTLP reference clock switching charact eristics are shown in the tab le below . \nTable 7-5 HSSTLP Hard Reference Clock Switching Characteristics \nName Numerical value Unit Condition Description \nMin Typical \nvalue Max \nHSST_F REFCLK 60 - 330 MHz Reference clock frequency range \nHSST_T RCLK - 225 - ps 20%- 80% Reference Clock Rise \nTime \nHSST_T FCLK - 225 - ps 80%- 20% Reference clock fall \ntime \nHSST_T RATIO 45 50 55 % PLL Reference clock \nduty cycle \nTable 7-6 HSSTLP hard core PLL/Lock lock time characteristics \nName Numerical value Unit Condition Description \nMin Typical \nvalue Max \nHSST_T PLLLOCK - - 1.5 ms  PLL lock time, time \nfrom reset release to \nlock \nHSST_T CDRLOCK  \n \n-  \n \n60,000   \n \n2,500,000   \n \nUI After the PLL is locked to \nthe reference clock, and  \nafter switching to the \nexternal input data, the \ntime for the CDR to lock  \n \nCDR lock time \nHSST hard core user clock switch charact eristics are shown in the table below \n \nLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 36 of 37 \n Table 7-7 HSSTLP Hard User Clock Switch Features \nName Frequency Unit Description \nData Interface Clock Switch Characteristics \nHSST_F T2C 206.25  MHz Maximum frequency of P_CLK2CORE_TX \nHSST_F R2C 206.25  MHz Maximum frequency of P_CLK2CORE_RX \nHSST_F TFC 206.25  MHz Maximum frequency of P_TX_CLK_FR_CORE \nHSST_F RFC 206.25  MHz Maximum frequency of P_RX_CLK_FR_CORE \nAPB Dynamic configuration interface clock switch characteristics \nHSST_F APB 100 MHz APB CLK maximum frequency \nHSST hard core Tran smitter transmit  side switch charact eristics are shown in the table below. \nTable 7-8 HSSTLP hard core Transmitter transmit side switch characteristics \nName Min Typical Max  Unit Сondition Description \nHSST_T TXR - 100 - ps 20%- 80% TX Rise Time \nHSST_T TXF - 100 - ps 80%- 20% TX fall time \nHSST_T CHSKEW - - 500 ps - TX Skew between \nchannels \nHSST_V TXIDLEAMP - - 30 mV - Elect rical idle Amplitude \nHSST_V TXIDLETIME - - 150 ns - Elect rical idle transition \ntime \nHSST_TJ 0.6G - - 0.1 UI  \n0.6Gbps Total Jitter \nHSST_DJ 0.6G - - 0.05 UI Deterministic Jitter \nHSST_TJ 1.25G - - 0.1 UI  \n1.25Gbps Total Jitter \nHSST_DJ 1.25G - - 0.05 UI Deterministic Jitter \nHSST_TJ 2.5G - - 0.2 UI  \n2.5Gbps Total Jitter \nHSST_DJ 2.5G - - 0.08 UI Deterministic Jitter \nHSST_TJ 3.125G - - 0.2 UI  \n3.125Gbps Total Jitter \nHSST_DJ 3.125G - - 0.08 UI Deterministic Jitter \nHSST_TJ 5.0G - - 0.3 UI  \n5.0Gbps Total Jitter \nHSST_DJ 5.0G - - 0.1 UI Deterministic Jitter \nHSST_TJ 6.6G - - 0.3 UI  \n6.6Gbps Total Jitter \nHSST_DJ 6.6G - - 0.1 UI Deterministic Jitter \nThe switch charact eristics of the receiving side of the HSST hard-core Receiver are shown in the \nfollowing table \nTable 7-9 Receiver side switch characteristics of HSSTLP hard core Receiver \nName Minimum Typical Maximum Unit Description \nHSST_T RXIDLETIME -  34 ns RXELECIDLE state to LOS signal response time \nbetween \nHSST_RX VPPOOB 72 - 210 mV OOB detection threshold peak-to-peak \nLLogos2 Series FPGA Device Data Sheet\nDS04001（v1.6） Page 37 of    37 \n HSST_RX TRACK - \n5000  - 5000  ppm Receiver spread spectrum follow, \nmodulation frequency 33kHz \nHSST_RX LENGTH - - 512 UI Support RX continuous long 0 or long 1 \nlength \nHSST_RX TOLERANCE - \n1250  - 1250  ppm Frequency offset tolerance of data / \nreference clock \nSinusoidal Jitter Tolerance \nHSST_SJ_0.6 TBD - - UI Sinusoidal Jitter (1) , 0.6Gbps \nHSST_SJ_1.25 0.42 - - UI Sinusoidal Jitter (1) , 1.25Gbps \nHSST_SJ_2.5 0.42 - - UI Sinusoidal Jitter (1) , 2.5Gbps \nHSST_SJ_3.125 0.4 - - UI Sinusoidal Jitter (1) , 3.125Gbps \nHSST_SJ_5.0 0.4 - - UI Sinusoidal Jitter (1) , 5.0Gbps \nHSST_SJ_6.6 0.4 - - UI Sinusoidal Jitter (1) , 6.6Gbps \nNote: 1. The frequency of the injected sinusoidal jitter is 10MHz \n8. PCIe Hard Core Features \nTable 8-1 PCIe performance parameters \nName Numerical value Unit Description \nFpclk 250 MHz PCIe Core maximum clock \nfrequency \nFpclk_div2 125 MHz User interface maximum \nclock frequency \n \n \n'}]
!==============================================================================!
### Component Summary: PG2L100H-6IFBG484

#### Key Specifications:
- **Voltage Ratings:**
  - Core Supply Voltage (VCC): 1.0V (typical)
  - Auxiliary Power Supply Voltage (VCCA): 1.8V (typical)
  - I/O Supply Voltage (VCCIO): 3.3V (maximum)
  
- **Current Ratings:**
  - Quiescent Current (ICCQ): 500 mA (typical)
  - Quiescent Current for DRM (ICC_DRMQ): 11 mA (typical)
  - Quiescent Current for I/O (ICCIOQ): 18 mA (typical)
  - Quiescent Current for Auxiliary (ICCAQ): 120 mA (typical)

- **Power Consumption:**
  - Static Power Consumption: 500 mA (typical)

- **Operating Temperature Range:**
  - Industrial: -40°C to +100°C

- **Package Type:**
  - FBG484 (23mm x 23mm, 1.0mm pitch)

- **Special Features:**
  - Supports hot-plugging (level 2)
  - Integrated ADC with 12-bit resolution and 1 MSPS sampling rate
  - Supports multiple I/O standards including LVDS, HSTL, and SSTL
  - Programmable logic modules with flexible configurations
  - Built-in security features including bitstream encryption and UID protection

- **Moisture Sensitive Level (MSL):**
  - MSL Level 3 (according to JEDEC J-STD-020E)

#### Component Description:
The PG2L100H-6IFBG484 is a high-performance Field Programmable Gate Array (FPGA) from the Logos2 series by Shenzhen Pango Microsystems Co., Ltd. It is designed using a 28nm process technology and features a rich set of programmable logic resources, including configurable logic modules (CLM), dedicated RAM modules (DRM), and arithmetic processing units (APM). The device supports a variety of I/O standards and includes integrated analog-to-digital conversion capabilities.

#### Typical Applications:
The PG2L100H FPGA is suitable for a wide range of applications, including:
- **Video Processing:** Used in video encoding/decoding and image processing tasks.
- **Industrial Control:** Employed in automation systems and control applications.
- **Automotive Electronics:** Utilized in advanced driver-assistance systems (ADAS) and vehicle control systems.
- **Communication Systems:** Supports high-speed data transmission protocols such as PCIe and Ethernet.
- **Medical Devices:** Integrated into diagnostic and monitoring equipment.
- **Consumer Electronics:** Found in devices requiring programmable logic for custom functionalities.

This FPGA's flexibility and performance make it ideal for applications requiring high-speed processing and adaptability to changing requirements.