[13:51:35.046] <TB3>     INFO: *** Welcome to pxar ***
[13:51:35.046] <TB3>     INFO: *** Today: 2016/08/10
[13:51:35.053] <TB3>     INFO: *** Version: b2a7-dirty
[13:51:35.053] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C15.dat
[13:51:35.054] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:51:35.054] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//defaultMaskFile.dat
[13:51:35.054] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters_C15.dat
[13:51:35.131] <TB3>     INFO:         clk: 4
[13:51:35.131] <TB3>     INFO:         ctr: 4
[13:51:35.131] <TB3>     INFO:         sda: 19
[13:51:35.131] <TB3>     INFO:         tin: 9
[13:51:35.131] <TB3>     INFO:         level: 15
[13:51:35.131] <TB3>     INFO:         triggerdelay: 0
[13:51:35.131] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:51:35.131] <TB3>     INFO: Log level: DEBUG
[13:51:35.141] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:51:35.151] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:51:35.154] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:51:35.157] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:51:36.721] <TB3>     INFO: DUT info: 
[13:51:36.721] <TB3>     INFO: The DUT currently contains the following objects:
[13:51:36.721] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:51:36.721] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:51:36.721] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:51:36.721] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:51:36.721] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:36.721] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:36.721] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:36.721] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:36.721] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:36.721] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:36.721] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:36.721] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:36.721] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:36.721] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:36.721] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:36.721] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:36.721] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:36.721] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:36.721] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:36.721] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:51:36.722] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:51:36.723] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:36.724] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:51:36.724] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:51:36.724] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:51:36.724] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:51:36.724] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:51:36.724] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:51:36.724] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:51:36.724] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:51:36.724] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:51:36.724] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:51:36.724] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:51:36.724] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:51:36.724] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:51:36.724] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:51:36.724] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:51:36.724] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:51:36.724] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:51:36.724] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:51:36.724] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:51:36.724] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:51:36.724] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:51:36.724] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:51:36.724] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:51:36.724] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:51:36.724] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:51:36.724] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:51:36.724] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:51:36.726] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31088640
[13:51:36.726] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1538f20
[13:51:36.726] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x14af770
[13:51:36.726] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f7cd9d94010
[13:51:36.726] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f7cdffff510
[13:51:36.726] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31154176 fPxarMemory = 0x7f7cd9d94010
[13:51:36.727] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 358.5mA
[13:51:36.728] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 460.6mA
[13:51:36.728] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.3 C
[13:51:36.728] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:51:37.128] <TB3>     INFO: enter 'restricted' command line mode
[13:51:37.129] <TB3>     INFO: enter test to run
[13:51:37.129] <TB3>     INFO:   test: FPIXTest no parameter change
[13:51:37.129] <TB3>     INFO:   running: fpixtest
[13:51:37.129] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:51:37.132] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:51:37.132] <TB3>     INFO: ######################################################################
[13:51:37.132] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:51:37.132] <TB3>     INFO: ######################################################################
[13:51:37.135] <TB3>     INFO: ######################################################################
[13:51:37.135] <TB3>     INFO: PixTestPretest::doTest()
[13:51:37.135] <TB3>     INFO: ######################################################################
[13:51:37.138] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:37.138] <TB3>     INFO:    PixTestPretest::programROC() 
[13:51:37.138] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:55.154] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:51:55.154] <TB3>     INFO: IA differences per ROC:  16.9 16.1 20.9 19.3 18.5 17.7 19.3 16.1 17.7 18.5 16.9 17.7 19.3 17.7 19.3 17.7
[13:51:55.222] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:55.223] <TB3>     INFO:    PixTestPretest::checkIdig() 
[13:51:55.223] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:56.476] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:51:56.978] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[13:51:57.480] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[13:51:57.981] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[13:51:58.483] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[13:51:58.985] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[13:51:59.489] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:51:59.991] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[13:52:00.494] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[13:52:00.996] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:52:01.497] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[13:52:01.999] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[13:52:02.501] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:52:02.002] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[13:52:03.504] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[13:52:04.006] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:52:04.259] <TB3>     INFO: Idig [mA/ROC]: 1.6 1.6 1.6 1.6 1.6 1.6 2.4 1.6 1.6 2.4 1.6 2.4 2.4 1.6 1.6 2.4 
[13:52:04.259] <TB3>     INFO: Test took 9039 ms.
[13:52:04.259] <TB3>     INFO: PixTestPretest::checkIdig() done.
[13:52:04.287] <TB3>     INFO:    ----------------------------------------------------------------------
[13:52:04.287] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:52:04.287] <TB3>     INFO:    ----------------------------------------------------------------------
[13:52:04.390] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 64.0312 mA
[13:52:04.491] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 21.1688 mA
[13:52:04.592] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  95 Ia 24.3688 mA
[13:52:04.693] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  94 Ia 24.3688 mA
[13:52:04.793] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  93 Ia 24.3688 mA
[13:52:04.894] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  92 Ia 24.3688 mA
[13:52:04.995] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  91 Ia 23.5687 mA
[13:52:05.096] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  94 Ia 24.3688 mA
[13:52:05.196] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  93 Ia 24.3688 mA
[13:52:05.297] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  92 Ia 23.5687 mA
[13:52:05.398] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  95 Ia 24.3688 mA
[13:52:05.499] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  94 Ia 24.3688 mA
[13:52:05.600] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  93 Ia 24.3688 mA
[13:52:05.701] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 20.3688 mA
[13:52:05.802] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana 100 Ia 25.1688 mA
[13:52:05.902] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  94 Ia 23.5687 mA
[13:52:05.003] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  97 Ia 24.3688 mA
[13:52:06.106] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  96 Ia 24.3688 mA
[13:52:06.207] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  95 Ia 24.3688 mA
[13:52:06.307] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  94 Ia 23.5687 mA
[13:52:06.408] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  97 Ia 24.3688 mA
[13:52:06.509] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  96 Ia 24.3688 mA
[13:52:06.610] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  95 Ia 24.3688 mA
[13:52:06.710] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  94 Ia 23.5687 mA
[13:52:06.811] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  97 Ia 24.3688 mA
[13:52:06.912] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 25.1688 mA
[13:52:07.014] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  72 Ia 24.3688 mA
[13:52:07.115] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  71 Ia 24.3688 mA
[13:52:07.215] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  70 Ia 23.5687 mA
[13:52:07.316] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  73 Ia 23.5687 mA
[13:52:07.416] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  76 Ia 25.1688 mA
[13:52:07.517] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  70 Ia 23.5687 mA
[13:52:07.618] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  73 Ia 23.5687 mA
[13:52:07.719] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  76 Ia 25.1688 mA
[13:52:07.819] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  70 Ia 23.5687 mA
[13:52:07.920] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  73 Ia 24.3688 mA
[13:52:08.021] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  72 Ia 23.5687 mA
[13:52:08.122] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.5687 mA
[13:52:08.224] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  81 Ia 25.1688 mA
[13:52:08.325] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  75 Ia 23.5687 mA
[13:52:08.425] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  78 Ia 23.5687 mA
[13:52:08.526] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  81 Ia 25.1688 mA
[13:52:08.628] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  75 Ia 23.5687 mA
[13:52:08.729] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  78 Ia 24.3688 mA
[13:52:08.830] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  77 Ia 23.5687 mA
[13:52:08.931] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  80 Ia 24.3688 mA
[13:52:09.031] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  79 Ia 24.3688 mA
[13:52:09.132] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  78 Ia 24.3688 mA
[13:52:09.233] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  77 Ia 23.5687 mA
[13:52:09.334] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.5687 mA
[13:52:09.435] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  81 Ia 24.3688 mA
[13:52:09.535] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  80 Ia 23.5687 mA
[13:52:09.636] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  83 Ia 24.3688 mA
[13:52:09.736] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  82 Ia 24.3688 mA
[13:52:09.837] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  81 Ia 24.3688 mA
[13:52:09.938] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  80 Ia 23.5687 mA
[13:52:10.039] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  83 Ia 24.3688 mA
[13:52:10.139] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  82 Ia 24.3688 mA
[13:52:10.240] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  81 Ia 24.3688 mA
[13:52:10.341] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  80 Ia 23.5687 mA
[13:52:10.442] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  83 Ia 24.3688 mA
[13:52:10.545] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 21.9688 mA
[13:52:10.646] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  90 Ia 25.1688 mA
[13:52:10.747] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  84 Ia 23.5687 mA
[13:52:10.847] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  87 Ia 24.3688 mA
[13:52:10.948] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  86 Ia 24.3688 mA
[13:52:11.049] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  85 Ia 24.3688 mA
[13:52:11.149] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  84 Ia 23.5687 mA
[13:52:11.250] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  87 Ia 24.3688 mA
[13:52:11.350] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  86 Ia 24.3688 mA
[13:52:11.451] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  85 Ia 23.5687 mA
[13:52:11.552] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  88 Ia 24.3688 mA
[13:52:11.653] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  87 Ia 24.3688 mA
[13:52:11.754] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 24.3688 mA
[13:52:11.855] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  77 Ia 23.5687 mA
[13:52:11.956] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  80 Ia 25.1688 mA
[13:52:12.057] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  74 Ia 23.5687 mA
[13:52:12.157] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  77 Ia 23.5687 mA
[13:52:12.258] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  80 Ia 25.1688 mA
[13:52:12.358] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  74 Ia 23.5687 mA
[13:52:12.459] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  77 Ia 23.5687 mA
[13:52:12.559] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  80 Ia 25.1688 mA
[13:52:12.660] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  74 Ia 23.5687 mA
[13:52:12.761] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  77 Ia 23.5687 mA
[13:52:12.862] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  80 Ia 25.1688 mA
[13:52:12.963] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 20.3688 mA
[13:52:13.066] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana 100 Ia 25.1688 mA
[13:52:13.167] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  94 Ia 23.5687 mA
[13:52:13.269] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  97 Ia 24.3688 mA
[13:52:13.370] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  96 Ia 24.3688 mA
[13:52:13.470] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  95 Ia 24.3688 mA
[13:52:13.571] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  94 Ia 23.5687 mA
[13:52:13.671] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  97 Ia 24.3688 mA
[13:52:13.772] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  96 Ia 24.3688 mA
[13:52:13.872] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  95 Ia 24.3688 mA
[13:52:13.973] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  94 Ia 23.5687 mA
[13:52:14.073] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  97 Ia 24.3688 mA
[13:52:14.175] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 21.9688 mA
[13:52:14.275] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  90 Ia 24.3688 mA
[13:52:14.376] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  89 Ia 24.3688 mA
[13:52:14.477] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  88 Ia 24.3688 mA
[13:52:14.578] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  87 Ia 24.3688 mA
[13:52:14.679] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  86 Ia 24.3688 mA
[13:52:14.779] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  85 Ia 23.5687 mA
[13:52:14.880] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  88 Ia 24.3688 mA
[13:52:14.981] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  87 Ia 24.3688 mA
[13:52:15.081] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  86 Ia 24.3688 mA
[13:52:15.182] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  85 Ia 23.5687 mA
[13:52:15.282] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  88 Ia 24.3688 mA
[13:52:15.384] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.7687 mA
[13:52:15.485] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  85 Ia 24.3688 mA
[13:52:15.585] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  84 Ia 23.5687 mA
[13:52:15.686] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  87 Ia 25.1688 mA
[13:52:15.787] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  81 Ia 23.5687 mA
[13:52:15.888] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  84 Ia 23.5687 mA
[13:52:15.989] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  87 Ia 25.1688 mA
[13:52:16.090] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  81 Ia 23.5687 mA
[13:52:16.191] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  84 Ia 23.5687 mA
[13:52:16.291] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  87 Ia 25.1688 mA
[13:52:16.392] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  81 Ia 23.5687 mA
[13:52:16.492] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  84 Ia 23.5687 mA
[13:52:16.594] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 21.1688 mA
[13:52:16.695] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  95 Ia 25.1688 mA
[13:52:16.795] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  89 Ia 23.5687 mA
[13:52:16.896] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  92 Ia 24.3688 mA
[13:52:16.997] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  91 Ia 24.3688 mA
[13:52:17.098] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  90 Ia 24.3688 mA
[13:52:17.199] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  89 Ia 24.3688 mA
[13:52:17.300] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  88 Ia 23.5687 mA
[13:52:17.401] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  91 Ia 24.3688 mA
[13:52:17.502] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  90 Ia 24.3688 mA
[13:52:17.603] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  89 Ia 24.3688 mA
[13:52:17.704] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  88 Ia 23.5687 mA
[13:52:17.805] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 21.1688 mA
[13:52:17.906] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  95 Ia 25.1688 mA
[13:52:18.007] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  89 Ia 24.3688 mA
[13:52:18.107] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  88 Ia 23.5687 mA
[13:52:18.208] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  91 Ia 24.3688 mA
[13:52:18.308] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  90 Ia 24.3688 mA
[13:52:18.409] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  89 Ia 24.3688 mA
[13:52:18.510] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  88 Ia 24.3688 mA
[13:52:18.611] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  87 Ia 23.5687 mA
[13:52:18.712] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  90 Ia 24.3688 mA
[13:52:18.812] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  89 Ia 24.3688 mA
[13:52:18.913] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  88 Ia 23.5687 mA
[13:52:19.014] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.5687 mA
[13:52:19.115] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  81 Ia 24.3688 mA
[13:52:19.216] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  80 Ia 24.3688 mA
[13:52:19.317] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  79 Ia 23.5687 mA
[13:52:19.417] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  82 Ia 25.1688 mA
[13:52:19.518] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  76 Ia 22.7687 mA
[13:52:19.619] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  83 Ia 24.3688 mA
[13:52:19.720] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  82 Ia 24.3688 mA
[13:52:19.821] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  81 Ia 24.3688 mA
[13:52:19.922] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  80 Ia 24.3688 mA
[13:52:20.022] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  79 Ia 23.5687 mA
[13:52:20.123] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  82 Ia 24.3688 mA
[13:52:20.225] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.7687 mA
[13:52:20.325] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  85 Ia 24.3688 mA
[13:52:20.426] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  84 Ia 24.3688 mA
[13:52:20.527] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  83 Ia 24.3688 mA
[13:52:20.628] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  82 Ia 23.5687 mA
[13:52:20.729] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  85 Ia 24.3688 mA
[13:52:20.830] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  84 Ia 24.3688 mA
[13:52:20.930] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  83 Ia 24.3688 mA
[13:52:21.032] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  82 Ia 24.3688 mA
[13:52:21.132] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  81 Ia 23.5687 mA
[13:52:21.233] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  84 Ia 24.3688 mA
[13:52:21.334] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  83 Ia 24.3688 mA
[13:52:21.435] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.5687 mA
[13:52:21.536] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  81 Ia 25.1688 mA
[13:52:21.637] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  75 Ia 23.5687 mA
[13:52:21.737] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  78 Ia 23.5687 mA
[13:52:21.838] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  81 Ia 25.1688 mA
[13:52:21.939] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  75 Ia 23.5687 mA
[13:52:22.040] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  78 Ia 23.5687 mA
[13:52:22.140] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  81 Ia 25.1688 mA
[13:52:22.241] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  75 Ia 23.5687 mA
[13:52:22.342] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  78 Ia 23.5687 mA
[13:52:22.443] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  81 Ia 25.1688 mA
[13:52:22.548] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  75 Ia 23.5687 mA
[13:52:22.650] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 21.9688 mA
[13:52:22.750] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  90 Ia 24.3688 mA
[13:52:22.851] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  89 Ia 24.3688 mA
[13:52:22.952] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  88 Ia 23.5687 mA
[13:52:23.053] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  91 Ia 24.3688 mA
[13:52:23.154] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  90 Ia 24.3688 mA
[13:52:23.255] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  89 Ia 24.3688 mA
[13:52:23.355] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  88 Ia 23.5687 mA
[13:52:23.456] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  91 Ia 24.3688 mA
[13:52:23.557] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  90 Ia 24.3688 mA
[13:52:23.658] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  89 Ia 24.3688 mA
[13:52:23.758] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  88 Ia 23.5687 mA
[13:52:23.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  93
[13:52:23.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  97
[13:52:23.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  72
[13:52:23.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  77
[13:52:23.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  83
[13:52:23.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  87
[13:52:23.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  80
[13:52:23.786] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  97
[13:52:23.786] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  88
[13:52:23.786] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  84
[13:52:23.786] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  88
[13:52:23.786] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  88
[13:52:23.786] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  82
[13:52:23.786] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  83
[13:52:23.786] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  75
[13:52:23.786] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  88
[13:52:25.613] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 388.3 mA = 24.2687 mA/ROC
[13:52:25.613] <TB3>     INFO: i(loss) [mA/ROC]:     20.9  20.1  19.3  20.1  20.1  20.1  20.9  20.1  20.1  20.1  19.3  20.1  20.1  20.1  18.5  19.3
[13:52:25.646] <TB3>     INFO:    ----------------------------------------------------------------------
[13:52:25.646] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:52:25.646] <TB3>     INFO:    ----------------------------------------------------------------------
[13:52:25.783] <TB3>     INFO: Expecting 231680 events.
[13:52:34.052] <TB3>     INFO: 231680 events read in total (7552ms).
[13:52:34.207] <TB3>     INFO: Test took 8557ms.
[13:52:34.409] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:52:34.412] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:52:34.416] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 108 and Delta(CalDel) = 60
[13:52:34.419] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 112 and Delta(CalDel) = 59
[13:52:34.423] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 108 and Delta(CalDel) = 60
[13:52:34.426] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 105 and Delta(CalDel) = 61
[13:52:34.430] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 101 and Delta(CalDel) = 62
[13:52:34.434] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 95 and Delta(CalDel) = 60
[13:52:34.437] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 89 and Delta(CalDel) = 60
[13:52:34.444] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 92 and Delta(CalDel) = 63
[13:52:34.448] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 96 and Delta(CalDel) = 61
[13:52:34.452] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 82 and Delta(CalDel) = 63
[13:52:34.455] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 97 and Delta(CalDel) = 60
[13:52:34.459] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 84 and Delta(CalDel) = 60
[13:52:34.464] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 78 and Delta(CalDel) = 60
[13:52:34.468] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 93 and Delta(CalDel) = 60
[13:52:34.509] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:52:34.544] <TB3>     INFO:    ----------------------------------------------------------------------
[13:52:34.544] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:52:34.544] <TB3>     INFO:    ----------------------------------------------------------------------
[13:52:34.679] <TB3>     INFO: Expecting 231680 events.
[13:52:42.937] <TB3>     INFO: 231680 events read in total (7543ms).
[13:52:42.942] <TB3>     INFO: Test took 8395ms.
[13:52:42.966] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 31
[13:52:43.281] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 31
[13:52:43.286] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 29
[13:52:43.289] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 110 +/- 30
[13:52:43.294] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 29.5
[13:52:43.297] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 30.5
[13:52:43.301] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 30.5
[13:52:43.304] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 30.5
[13:52:43.308] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 28.5
[13:52:43.311] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31.5
[13:52:43.315] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 29.5
[13:52:43.318] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31.5
[13:52:43.322] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 30.5
[13:52:43.325] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30
[13:52:43.329] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30
[13:52:43.332] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 29.5
[13:52:43.368] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:52:43.368] <TB3>     INFO: CalDel:      134   131   119   110   115   123   133   123   122   137   134   137   124   126   127   121
[13:52:43.368] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:52:43.373] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C0.dat
[13:52:43.373] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C1.dat
[13:52:43.373] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C2.dat
[13:52:43.374] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C3.dat
[13:52:43.374] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C4.dat
[13:52:43.374] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C5.dat
[13:52:43.374] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C6.dat
[13:52:43.374] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C7.dat
[13:52:43.375] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C8.dat
[13:52:43.375] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C9.dat
[13:52:43.375] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C10.dat
[13:52:43.375] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C11.dat
[13:52:43.375] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C12.dat
[13:52:43.376] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C13.dat
[13:52:43.376] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C14.dat
[13:52:43.376] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters_C15.dat
[13:52:43.376] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:52:43.376] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:52:43.376] <TB3>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[13:52:43.377] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:52:43.465] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:52:43.465] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:52:43.465] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:52:43.465] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:52:43.469] <TB3>     INFO: ######################################################################
[13:52:43.469] <TB3>     INFO: PixTestTiming::doTest()
[13:52:43.469] <TB3>     INFO: ######################################################################
[13:52:43.469] <TB3>     INFO:    ----------------------------------------------------------------------
[13:52:43.469] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[13:52:43.469] <TB3>     INFO:    ----------------------------------------------------------------------
[13:52:43.469] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:52:45.365] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:52:47.638] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:52:49.913] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:52:52.185] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:52:54.459] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:52:56.734] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:52:59.007] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:53:01.279] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:53:03.553] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:53:05.831] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:53:08.105] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:53:10.378] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:53:12.651] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:53:14.925] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:53:17.198] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:53:19.473] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:53:20.996] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:53:22.515] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:53:24.034] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:53:25.555] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:53:27.075] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:53:28.595] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:53:30.115] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:53:31.634] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:53:33.157] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:53:34.680] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:53:36.202] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:53:37.725] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:53:39.247] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:53:40.771] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:53:42.294] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:53:43.819] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:53:45.339] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:53:46.858] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:53:48.379] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:53:49.899] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:53:51.421] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:53:52.944] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:53:54.464] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:53:55.985] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:53:58.258] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:53:59.779] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:54:01.300] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:54:02.821] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:54:04.529] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:54:06.049] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:54:07.569] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:54:09.090] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:54:11.363] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:54:13.635] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:54:15.909] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:54:18.183] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:54:20.456] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:54:22.736] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:54:25.009] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:54:27.282] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:54:29.556] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:54:31.830] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:54:34.105] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:54:36.380] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:54:38.654] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:54:40.928] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:54:43.202] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:54:45.475] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:54:47.748] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:54:50.021] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:54:52.294] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:54:54.568] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:54:56.842] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:54:59.115] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:55:01.388] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:55:03.663] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:55:05.936] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:55:08.209] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:55:10.483] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:55:12.757] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:55:15.030] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:55:17.303] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:55:19.577] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:55:21.851] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:55:23.560] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:55:25.079] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:55:26.599] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:55:28.118] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:55:29.640] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:55:31.159] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:55:32.680] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:55:34.204] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:55:35.729] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:55:39.128] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:55:42.529] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:55:45.929] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:55:49.331] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:55:52.733] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:55:56.135] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:55:59.536] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:56:01.057] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:56:02.577] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:56:04.098] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:56:05.620] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:56:07.139] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:56:08.661] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:56:10.181] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:56:11.701] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:56:13.976] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:56:15.496] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:56:17.015] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:56:18.535] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:56:20.056] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:56:21.576] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:56:23.098] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:56:24.618] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:56:26.891] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:56:29.164] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:56:31.437] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:56:33.713] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:56:35.990] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:56:38.263] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:56:40.537] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:56:42.816] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:56:45.089] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:56:47.365] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:56:49.638] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:56:51.911] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:56:54.185] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:56:56.458] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:56:58.731] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:57:01.390] <TB3>     INFO: TBM Phase Settings: 236
[13:57:01.390] <TB3>     INFO: 400MHz Phase: 3
[13:57:01.390] <TB3>     INFO: 160MHz Phase: 7
[13:57:01.390] <TB3>     INFO: Functional Phase Area: 4
[13:57:01.393] <TB3>     INFO: Test took 257924 ms.
[13:57:01.393] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:57:01.393] <TB3>     INFO:    ----------------------------------------------------------------------
[13:57:01.393] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[13:57:01.393] <TB3>     INFO:    ----------------------------------------------------------------------
[13:57:01.394] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:57:04.415] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:57:07.817] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:57:11.032] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:57:14.434] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:57:17.832] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:57:21.045] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:57:24.445] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:57:26.153] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:57:27.677] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:57:29.197] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:57:30.716] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:57:32.237] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:57:33.757] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:57:35.277] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:57:36.797] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:57:38.317] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:57:39.837] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:57:41.356] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:57:43.630] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:57:45.903] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:57:48.177] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:57:50.452] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:57:52.728] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:57:54.249] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:57:55.772] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:57:57.293] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:57:59.566] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:58:01.840] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:58:04.114] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:58:06.387] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:58:08.661] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:58:10.181] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:58:11.700] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:58:13.220] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:58:15.493] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:58:17.766] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:58:20.041] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:58:22.314] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:58:24.589] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:58:26.110] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:58:27.630] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:58:29.151] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:58:31.425] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:58:33.698] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:58:35.972] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:58:38.245] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:58:40.518] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:58:42.039] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:58:43.560] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:58:45.080] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:58:46.599] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:58:48.119] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:58:49.638] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:58:51.158] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:58:52.678] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:58:54.199] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:58:55.719] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:58:57.239] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:58:58.760] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:59:00.280] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:59:01.800] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:59:03.320] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:59:04.840] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:59:06.744] <TB3>     INFO: ROC Delay Settings: 220
[13:59:06.745] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[13:59:06.745] <TB3>     INFO: ROC Port 0 Delay: 4
[13:59:06.745] <TB3>     INFO: ROC Port 1 Delay: 3
[13:59:06.745] <TB3>     INFO: Functional ROC Area: 4
[13:59:06.748] <TB3>     INFO: Test took 125355 ms.
[13:59:06.748] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[13:59:06.748] <TB3>     INFO:    ----------------------------------------------------------------------
[13:59:06.748] <TB3>     INFO:    PixTestTiming::TimingTest()
[13:59:06.748] <TB3>     INFO:    ----------------------------------------------------------------------
[13:59:07.888] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 40c8 40c9 40c9 40c9 40c8 40c8 40c8 40c9 e062 c000 a101 8000 40c8 40c8 40c9 40c9 40c8 40c8 40c9 40c9 e062 c000 
[13:59:07.888] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 40c8 40c8 40c8 40c9 40c8 40c9 40c8 40c9 e022 c000 a102 8040 40c8 40c9 40c8 40c9 40c8 40c9 40c8 40c9 e022 c000 
[13:59:07.888] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c9 40c8 e022 c000 a103 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[13:59:07.888] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:59:22.232] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:22.232] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:59:36.457] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:36.458] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:59:50.634] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:50.635] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:00:04.794] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:04.794] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:00:18.930] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:18.930] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:00:33.101] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:33.101] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:00:47.276] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:47.276] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:01:01.433] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:01.433] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:01:15.610] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:15.610] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:01:29.779] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:30.160] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:30.174] <TB3>     INFO: Decoding statistics:
[14:01:30.174] <TB3>     INFO:   General information:
[14:01:30.174] <TB3>     INFO: 	 16bit words read:         240000000
[14:01:30.174] <TB3>     INFO: 	 valid events total:       20000000
[14:01:30.174] <TB3>     INFO: 	 empty events:             20000000
[14:01:30.174] <TB3>     INFO: 	 valid events with pixels: 0
[14:01:30.174] <TB3>     INFO: 	 valid pixel hits:         0
[14:01:30.174] <TB3>     INFO:   Event errors: 	           0
[14:01:30.174] <TB3>     INFO: 	 start marker:             0
[14:01:30.174] <TB3>     INFO: 	 stop marker:              0
[14:01:30.174] <TB3>     INFO: 	 overflow:                 0
[14:01:30.174] <TB3>     INFO: 	 invalid 5bit words:       0
[14:01:30.174] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[14:01:30.174] <TB3>     INFO:   TBM errors: 		           0
[14:01:30.174] <TB3>     INFO: 	 flawed TBM headers:       0
[14:01:30.174] <TB3>     INFO: 	 flawed TBM trailers:      0
[14:01:30.174] <TB3>     INFO: 	 event ID mismatches:      0
[14:01:30.174] <TB3>     INFO:   ROC errors: 		           0
[14:01:30.174] <TB3>     INFO: 	 missing ROC header(s):    0
[14:01:30.174] <TB3>     INFO: 	 misplaced readback start: 0
[14:01:30.174] <TB3>     INFO:   Pixel decoding errors:	   0
[14:01:30.174] <TB3>     INFO: 	 pixel data incomplete:    0
[14:01:30.174] <TB3>     INFO: 	 pixel address:            0
[14:01:30.174] <TB3>     INFO: 	 pulse height fill bit:    0
[14:01:30.174] <TB3>     INFO: 	 buffer corruption:        0
[14:01:30.174] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:30.174] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:01:30.174] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:30.174] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:30.174] <TB3>     INFO:    Read back bit status: 1
[14:01:30.174] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:30.174] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:30.174] <TB3>     INFO:    Timings are good!
[14:01:30.174] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:30.174] <TB3>     INFO: Test took 143426 ms.
[14:01:30.174] <TB3>     INFO: PixTestTiming::TimingTest() done.
[14:01:30.174] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:01:30.174] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:01:30.174] <TB3>     INFO: PixTestTiming::doTest took 526709 ms.
[14:01:30.174] <TB3>     INFO: PixTestTiming::doTest() done
[14:01:30.175] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:01:30.175] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[14:01:30.175] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[14:01:30.175] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[14:01:30.175] <TB3>     INFO: Write out ROCDelayScan3_V0
[14:01:30.192] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:01:30.192] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:01:30.528] <TB3>     INFO: ######################################################################
[14:01:30.528] <TB3>     INFO: PixTestAlive::doTest()
[14:01:30.528] <TB3>     INFO: ######################################################################
[14:01:30.531] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:30.531] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:01:30.531] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:30.533] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:01:30.880] <TB3>     INFO: Expecting 41600 events.
[14:01:34.951] <TB3>     INFO: 41600 events read in total (3356ms).
[14:01:34.952] <TB3>     INFO: Test took 4419ms.
[14:01:34.960] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:34.960] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:01:34.960] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:01:35.334] <TB3>     INFO: PixTestAlive::aliveTest() done
[14:01:35.334] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
[14:01:35.334] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
[14:01:35.338] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:35.339] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:01:35.339] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:35.340] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:01:35.684] <TB3>     INFO: Expecting 41600 events.
[14:01:38.659] <TB3>     INFO: 41600 events read in total (2260ms).
[14:01:38.660] <TB3>     INFO: Test took 3320ms.
[14:01:38.660] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:38.660] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:01:38.660] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:01:38.660] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:01:39.067] <TB3>     INFO: PixTestAlive::maskTest() done
[14:01:39.067] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:01:39.071] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:39.071] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:01:39.071] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:39.072] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:01:39.425] <TB3>     INFO: Expecting 41600 events.
[14:01:43.537] <TB3>     INFO: 41600 events read in total (3398ms).
[14:01:43.538] <TB3>     INFO: Test took 4466ms.
[14:01:43.546] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:43.546] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:01:43.546] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:01:43.925] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[14:01:43.925] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:01:43.925] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:01:43.925] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:01:43.934] <TB3>     INFO: ######################################################################
[14:01:43.934] <TB3>     INFO: PixTestTrim::doTest()
[14:01:43.934] <TB3>     INFO: ######################################################################
[14:01:43.938] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:43.938] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:01:43.938] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:44.019] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:01:44.019] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:01:44.032] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:01:44.032] <TB3>     INFO:     run 1 of 1
[14:01:44.032] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:44.375] <TB3>     INFO: Expecting 5025280 events.
[14:02:29.458] <TB3>     INFO: 1392944 events read in total (44368ms).
[14:03:13.334] <TB3>     INFO: 2772232 events read in total (88244ms).
[14:03:57.454] <TB3>     INFO: 4164600 events read in total (132365ms).
[14:04:24.862] <TB3>     INFO: 5025280 events read in total (159772ms).
[14:04:24.900] <TB3>     INFO: Test took 160868ms.
[14:04:24.958] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:25.070] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:26.419] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:27.795] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:29.170] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:04:30.560] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:04:31.951] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:04:33.352] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:04:34.737] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:04:36.108] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:04:37.471] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:38.813] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:40.149] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:41.453] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:42.864] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:44.167] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:45.458] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:46.907] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 236847104
[14:04:46.912] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.2424 minThrLimit = 88.2106 minThrNLimit = 107.833 -> result = 88.2424 -> 88
[14:04:46.913] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.4347 minThrLimit = 98.3858 minThrNLimit = 123.637 -> result = 98.4347 -> 98
[14:04:46.913] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.0545 minThrLimit = 98.0279 minThrNLimit = 122.01 -> result = 98.0545 -> 98
[14:04:46.914] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.9929 minThrLimit = 99.9918 minThrNLimit = 126.015 -> result = 99.9929 -> 99
[14:04:46.914] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.963 minThrLimit = 100.929 minThrNLimit = 126.176 -> result = 100.963 -> 100
[14:04:46.915] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.032 minThrLimit = 100.012 minThrNLimit = 126.357 -> result = 100.032 -> 100
[14:04:46.915] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.7477 minThrLimit = 97.7476 minThrNLimit = 124.441 -> result = 97.7477 -> 97
[14:04:46.915] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.3873 minThrLimit = 97.3797 minThrNLimit = 121.335 -> result = 97.3873 -> 97
[14:04:46.916] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.9253 minThrLimit = 90.8865 minThrNLimit = 118.327 -> result = 90.9253 -> 90
[14:04:46.916] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.933 minThrLimit = 96.9245 minThrNLimit = 118.273 -> result = 96.933 -> 96
[14:04:46.916] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.1821 minThrLimit = 98.1272 minThrNLimit = 117.256 -> result = 98.1821 -> 98
[14:04:46.917] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.8756 minThrLimit = 91.8217 minThrNLimit = 112.28 -> result = 91.8756 -> 91
[14:04:46.917] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.012 minThrLimit = 101.009 minThrNLimit = 127.91 -> result = 101.012 -> 101
[14:04:46.918] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.7186 minThrLimit = 83.7182 minThrNLimit = 107.297 -> result = 83.7186 -> 83
[14:04:46.918] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 78.0882 minThrLimit = 78.0745 minThrNLimit = 102.442 -> result = 78.0882 -> 78
[14:04:46.918] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.6462 minThrLimit = 89.6134 minThrNLimit = 113.724 -> result = 89.6462 -> 89
[14:04:46.918] <TB3>     INFO: ROC 0 VthrComp = 88
[14:04:46.919] <TB3>     INFO: ROC 1 VthrComp = 98
[14:04:46.919] <TB3>     INFO: ROC 2 VthrComp = 98
[14:04:46.919] <TB3>     INFO: ROC 3 VthrComp = 99
[14:04:46.919] <TB3>     INFO: ROC 4 VthrComp = 100
[14:04:46.919] <TB3>     INFO: ROC 5 VthrComp = 100
[14:04:46.919] <TB3>     INFO: ROC 6 VthrComp = 97
[14:04:46.919] <TB3>     INFO: ROC 7 VthrComp = 97
[14:04:46.920] <TB3>     INFO: ROC 8 VthrComp = 90
[14:04:46.920] <TB3>     INFO: ROC 9 VthrComp = 96
[14:04:46.920] <TB3>     INFO: ROC 10 VthrComp = 98
[14:04:46.920] <TB3>     INFO: ROC 11 VthrComp = 91
[14:04:46.920] <TB3>     INFO: ROC 12 VthrComp = 101
[14:04:46.920] <TB3>     INFO: ROC 13 VthrComp = 83
[14:04:46.920] <TB3>     INFO: ROC 14 VthrComp = 78
[14:04:46.921] <TB3>     INFO: ROC 15 VthrComp = 89
[14:04:46.921] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:04:46.921] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:04:46.933] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:04:46.933] <TB3>     INFO:     run 1 of 1
[14:04:46.933] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:47.289] <TB3>     INFO: Expecting 5025280 events.
[14:05:22.689] <TB3>     INFO: 885992 events read in total (34685ms).
[14:05:57.857] <TB3>     INFO: 1769384 events read in total (69853ms).
[14:06:33.068] <TB3>     INFO: 2652064 events read in total (105064ms).
[14:07:08.294] <TB3>     INFO: 3525376 events read in total (140290ms).
[14:07:43.253] <TB3>     INFO: 4394304 events read in total (175250ms).
[14:08:08.881] <TB3>     INFO: 5025280 events read in total (200877ms).
[14:08:08.951] <TB3>     INFO: Test took 202018ms.
[14:08:09.123] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:09.494] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:11.078] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:12.639] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:14.208] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:15.779] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:17.340] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:18.902] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:20.453] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:22.033] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:23.594] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:25.170] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:26.775] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:28.354] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:29.925] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:31.508] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:33.054] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:34.618] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 280072192
[14:08:34.623] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.5444 for pixel 5/14 mean/min/max = 46.4832/34.4142/58.5522
[14:08:34.624] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.9981 for pixel 2/28 mean/min/max = 44.7517/31.4104/58.093
[14:08:34.624] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.9884 for pixel 8/11 mean/min/max = 44.0058/31.8974/56.1143
[14:08:34.624] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 58.1429 for pixel 0/39 mean/min/max = 45.1329/32.117/58.1487
[14:08:34.625] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.8948 for pixel 0/21 mean/min/max = 44.1213/32.3227/55.92
[14:08:34.625] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.4409 for pixel 8/9 mean/min/max = 44.6564/31.6216/57.6911
[14:08:34.625] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.0158 for pixel 4/18 mean/min/max = 43.5772/32.6888/54.4656
[14:08:34.626] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 60.0992 for pixel 51/34 mean/min/max = 45.1969/30.2112/60.1826
[14:08:34.626] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 59.7398 for pixel 8/78 mean/min/max = 46.6391/33.4845/59.7937
[14:08:34.626] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.7553 for pixel 7/30 mean/min/max = 45.1872/32.5327/57.8417
[14:08:34.626] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 63.2324 for pixel 22/32 mean/min/max = 47.4182/30.9822/63.8541
[14:08:34.627] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 59.0645 for pixel 20/74 mean/min/max = 46.3918/33.6672/59.1164
[14:08:34.627] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.0595 for pixel 10/3 mean/min/max = 43.9691/31.7865/56.1517
[14:08:34.627] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.4383 for pixel 0/12 mean/min/max = 44.0805/32.5278/55.6332
[14:08:34.628] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 54.6838 for pixel 2/16 mean/min/max = 45.2984/35.8464/54.7504
[14:08:34.628] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.8754 for pixel 23/8 mean/min/max = 45.3555/34.8255/55.8854
[14:08:34.628] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:08:34.764] <TB3>     INFO: Expecting 411648 events.
[14:08:42.448] <TB3>     INFO: 411648 events read in total (6969ms).
[14:08:42.454] <TB3>     INFO: Expecting 411648 events.
[14:08:50.216] <TB3>     INFO: 411648 events read in total (7091ms).
[14:08:50.233] <TB3>     INFO: Expecting 411648 events.
[14:08:57.895] <TB3>     INFO: 411648 events read in total (7015ms).
[14:08:57.907] <TB3>     INFO: Expecting 411648 events.
[14:09:05.456] <TB3>     INFO: 411648 events read in total (6890ms).
[14:09:05.470] <TB3>     INFO: Expecting 411648 events.
[14:09:13.083] <TB3>     INFO: 411648 events read in total (6953ms).
[14:09:13.099] <TB3>     INFO: Expecting 411648 events.
[14:09:20.648] <TB3>     INFO: 411648 events read in total (6890ms).
[14:09:20.667] <TB3>     INFO: Expecting 411648 events.
[14:09:28.228] <TB3>     INFO: 411648 events read in total (6909ms).
[14:09:28.251] <TB3>     INFO: Expecting 411648 events.
[14:09:35.849] <TB3>     INFO: 411648 events read in total (6952ms).
[14:09:35.873] <TB3>     INFO: Expecting 411648 events.
[14:09:43.585] <TB3>     INFO: 411648 events read in total (7060ms).
[14:09:43.612] <TB3>     INFO: Expecting 411648 events.
[14:09:51.174] <TB3>     INFO: 411648 events read in total (6922ms).
[14:09:51.201] <TB3>     INFO: Expecting 411648 events.
[14:09:58.748] <TB3>     INFO: 411648 events read in total (6905ms).
[14:09:58.781] <TB3>     INFO: Expecting 411648 events.
[14:10:06.399] <TB3>     INFO: 411648 events read in total (6976ms).
[14:10:06.431] <TB3>     INFO: Expecting 411648 events.
[14:10:14.147] <TB3>     INFO: 411648 events read in total (7073ms).
[14:10:14.182] <TB3>     INFO: Expecting 411648 events.
[14:10:21.848] <TB3>     INFO: 411648 events read in total (7034ms).
[14:10:21.885] <TB3>     INFO: Expecting 411648 events.
[14:10:29.482] <TB3>     INFO: 411648 events read in total (6960ms).
[14:10:29.523] <TB3>     INFO: Expecting 411648 events.
[14:10:37.152] <TB3>     INFO: 411648 events read in total (6998ms).
[14:10:37.196] <TB3>     INFO: Test took 122568ms.
[14:10:37.690] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1436 < 35 for itrim = 100; old thr = 33.8732 ... break
[14:10:37.723] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4838 < 35 for itrim+1 = 113; old thr = 34.5168 ... break
[14:10:37.762] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0483 < 35 for itrim = 106; old thr = 34.5649 ... break
[14:10:37.798] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5542 < 35 for itrim+1 = 104; old thr = 34.9214 ... break
[14:10:37.831] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5616 < 35 for itrim+1 = 101; old thr = 34.5437 ... break
[14:10:37.868] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4782 < 35 for itrim = 114; old thr = 33.8562 ... break
[14:10:37.917] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0163 < 35 for itrim = 102; old thr = 34.8258 ... break
[14:10:37.945] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1393 < 35 for itrim = 93; old thr = 34.7997 ... break
[14:10:37.982] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0043 < 35 for itrim = 113; old thr = 34.3264 ... break
[14:10:38.018] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3287 < 35 for itrim = 96; old thr = 34.5935 ... break
[14:10:38.048] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1058 < 35 for itrim = 108; old thr = 34.7615 ... break
[14:10:38.082] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7183 < 35 for itrim+1 = 102; old thr = 34.4098 ... break
[14:10:38.125] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6778 < 35 for itrim+1 = 100; old thr = 34.5533 ... break
[14:10:38.154] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0676 < 35 for itrim = 95; old thr = 34.7113 ... break
[14:10:38.194] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1273 < 35 for itrim = 90; old thr = 34.2494 ... break
[14:10:38.233] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.0477 < 35 for itrim+1 = 99; old thr = 34.9999 ... break
[14:10:38.313] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:10:38.323] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:10:38.323] <TB3>     INFO:     run 1 of 1
[14:10:38.323] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:38.666] <TB3>     INFO: Expecting 5025280 events.
[14:11:14.360] <TB3>     INFO: 871424 events read in total (34979ms).
[14:11:49.340] <TB3>     INFO: 1740432 events read in total (69959ms).
[14:12:24.462] <TB3>     INFO: 2608872 events read in total (105081ms).
[14:12:59.393] <TB3>     INFO: 3467240 events read in total (140012ms).
[14:13:34.632] <TB3>     INFO: 4320952 events read in total (175251ms).
[14:14:03.404] <TB3>     INFO: 5025280 events read in total (204023ms).
[14:14:03.486] <TB3>     INFO: Test took 205163ms.
[14:14:03.664] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:04.042] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:05.584] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:07.104] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:08.640] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:10.169] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:11.698] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:13.208] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:14.696] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:16.234] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:17.755] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:19.291] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:20.862] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:22.402] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:23.912] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:25.430] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:26.946] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:28.492] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 255586304
[14:14:28.495] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 5.426104 .. 63.557399
[14:14:28.570] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 5 .. 73 (-1/-1) hits flags = 528 (plus default)
[14:14:28.580] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:14:28.580] <TB3>     INFO:     run 1 of 1
[14:14:28.580] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:28.929] <TB3>     INFO: Expecting 2296320 events.
[14:15:06.681] <TB3>     INFO: 1033680 events read in total (37037ms).
[14:15:44.567] <TB3>     INFO: 2054536 events read in total (74924ms).
[14:15:53.894] <TB3>     INFO: 2296320 events read in total (84251ms).
[14:15:53.921] <TB3>     INFO: Test took 85342ms.
[14:15:53.983] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:54.109] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:15:55.216] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:15:56.330] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:15:57.452] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:15:58.567] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:15:59.683] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:00.796] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:01.906] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:03.015] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:04.127] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:05.237] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:06.341] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:07.450] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:08.566] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:09.675] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:10.782] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:11.896] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 404082688
[14:16:11.977] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 19.700021 .. 53.639852
[14:16:12.054] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 9 .. 63 (-1/-1) hits flags = 528 (plus default)
[14:16:12.064] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:16:12.065] <TB3>     INFO:     run 1 of 1
[14:16:12.065] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:12.411] <TB3>     INFO: Expecting 1830400 events.
[14:16:51.674] <TB3>     INFO: 1058024 events read in total (38548ms).
[14:17:20.277] <TB3>     INFO: 1830400 events read in total (67151ms).
[14:17:20.299] <TB3>     INFO: Test took 68234ms.
[14:17:20.345] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:20.442] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:21.495] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:22.570] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:23.658] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:24.758] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:25.858] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:26.955] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:17:28.081] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:17:29.205] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:17:30.312] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:17:31.420] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:17:32.526] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:33.638] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:34.746] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:35.851] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:36.976] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:38.096] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 404242432
[14:17:38.182] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.953516 .. 48.845253
[14:17:38.262] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 58 (-1/-1) hits flags = 528 (plus default)
[14:17:38.272] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:17:38.272] <TB3>     INFO:     run 1 of 1
[14:17:38.272] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:38.616] <TB3>     INFO: Expecting 1530880 events.
[14:18:18.900] <TB3>     INFO: 1066120 events read in total (39568ms).
[14:18:36.285] <TB3>     INFO: 1530880 events read in total (56953ms).
[14:18:36.301] <TB3>     INFO: Test took 58029ms.
[14:18:36.339] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:36.425] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:37.426] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:38.432] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:39.446] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:40.449] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:41.451] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:42.460] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:43.469] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:44.492] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:45.501] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:46.551] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:47.723] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:48.860] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:50.056] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:51.158] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:52.195] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:53.540] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 404242432
[14:18:53.624] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.713055 .. 47.529911
[14:18:53.707] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 57 (-1/-1) hits flags = 528 (plus default)
[14:18:53.719] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:18:53.719] <TB3>     INFO:     run 1 of 1
[14:18:53.719] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:54.085] <TB3>     INFO: Expecting 1431040 events.
[14:19:33.479] <TB3>     INFO: 1057288 events read in total (38679ms).
[14:19:47.709] <TB3>     INFO: 1431040 events read in total (52910ms).
[14:19:47.736] <TB3>     INFO: Test took 54018ms.
[14:19:47.778] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:47.859] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:48.837] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:49.820] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:50.799] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:51.780] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:52.760] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:53.743] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:54.729] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:55.712] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:56.696] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:57.674] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:58.648] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:59.624] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:00.607] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:01.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:02.573] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:03.558] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 404242432
[14:20:03.643] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:20:03.643] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:20:03.654] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:03.654] <TB3>     INFO:     run 1 of 1
[14:20:03.654] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:03.999] <TB3>     INFO: Expecting 1364480 events.
[14:20:46.918] <TB3>     INFO: 1075640 events read in total (42204ms).
[14:20:57.284] <TB3>     INFO: 1364480 events read in total (52570ms).
[14:20:57.299] <TB3>     INFO: Test took 53645ms.
[14:20:57.334] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:57.413] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:58.423] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:59.431] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:00.445] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:01.458] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:02.469] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:03.495] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:04.518] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:05.554] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:06.595] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:07.626] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:08.642] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:09.663] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:10.682] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:11.706] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:12.725] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:13.746] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 404246528
[14:21:13.783] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C0.dat
[14:21:13.783] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C1.dat
[14:21:13.783] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C2.dat
[14:21:13.783] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C3.dat
[14:21:13.784] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C4.dat
[14:21:13.784] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C5.dat
[14:21:13.784] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C6.dat
[14:21:13.784] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C7.dat
[14:21:13.784] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C8.dat
[14:21:13.784] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C9.dat
[14:21:13.784] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C10.dat
[14:21:13.784] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C11.dat
[14:21:13.784] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C12.dat
[14:21:13.784] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C13.dat
[14:21:13.784] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C14.dat
[14:21:13.785] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C15.dat
[14:21:13.785] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C0.dat
[14:21:13.792] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C1.dat
[14:21:13.799] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C2.dat
[14:21:13.806] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C3.dat
[14:21:13.813] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C4.dat
[14:21:13.819] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C5.dat
[14:21:13.826] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C6.dat
[14:21:13.833] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C7.dat
[14:21:13.840] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C8.dat
[14:21:13.846] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C9.dat
[14:21:13.853] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C10.dat
[14:21:13.860] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C11.dat
[14:21:13.867] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C12.dat
[14:21:13.873] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C13.dat
[14:21:13.880] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C14.dat
[14:21:13.887] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//trimParameters35_C15.dat
[14:21:13.894] <TB3>     INFO: PixTestTrim::trimTest() done
[14:21:13.894] <TB3>     INFO: vtrim:     100 113 106 104 101 114 102  93 113  96 108 102 100  95  90  99 
[14:21:13.894] <TB3>     INFO: vthrcomp:   88  98  98  99 100 100  97  97  90  96  98  91 101  83  78  89 
[14:21:13.894] <TB3>     INFO: vcal mean:  34.96  34.95  34.94  35.00  34.98  34.98  34.96  34.98  34.95  34.95  35.01  34.93  34.97  34.95  34.98  34.95 
[14:21:13.894] <TB3>     INFO: vcal RMS:    0.85   0.86   0.84   0.83   0.79   0.84   0.91   0.89   0.82   0.84   0.92   0.86   0.86   0.77   0.76   0.77 
[14:21:13.894] <TB3>     INFO: bits mean:   9.08  10.20  10.28   9.25  10.15   9.89   9.96   8.99   9.37   9.46   9.35   9.33  10.03   9.59   9.20   9.08 
[14:21:13.894] <TB3>     INFO: bits RMS:    2.55   2.52   2.56   2.85   2.47   2.69   2.55   3.10   2.51   2.69   2.79   2.49   2.65   2.72   2.33   2.53 
[14:21:13.912] <TB3>     INFO:    ----------------------------------------------------------------------
[14:21:13.912] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:21:13.912] <TB3>     INFO:    ----------------------------------------------------------------------
[14:21:13.914] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:21:13.915] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:21:13.927] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:21:13.927] <TB3>     INFO:     run 1 of 1
[14:21:13.927] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:14.275] <TB3>     INFO: Expecting 4160000 events.
[14:22:01.136] <TB3>     INFO: 1138855 events read in total (46146ms).
[14:22:46.651] <TB3>     INFO: 2263425 events read in total (91661ms).
[14:23:31.113] <TB3>     INFO: 3371225 events read in total (136123ms).
[14:24:04.462] <TB3>     INFO: 4160000 events read in total (169472ms).
[14:24:04.515] <TB3>     INFO: Test took 170588ms.
[14:24:04.657] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:04.949] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:07.068] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:09.248] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:11.308] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:13.355] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:15.258] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:17.159] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:19.010] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:20.918] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:22.767] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:24.646] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:26.508] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:28.396] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:30.264] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:32.157] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:34.035] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:35.894] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 407023616
[14:24:35.895] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:24:35.968] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:24:35.968] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 207 (-1/-1) hits flags = 528 (plus default)
[14:24:35.979] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:24:35.979] <TB3>     INFO:     run 1 of 1
[14:24:35.979] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:36.327] <TB3>     INFO: Expecting 4326400 events.
[14:25:21.016] <TB3>     INFO: 1077180 events read in total (43974ms).
[14:26:05.440] <TB3>     INFO: 2143375 events read in total (88398ms).
[14:26:50.115] <TB3>     INFO: 3195905 events read in total (133073ms).
[14:27:33.741] <TB3>     INFO: 4246925 events read in total (176699ms).
[14:27:37.386] <TB3>     INFO: 4326400 events read in total (180344ms).
[14:27:37.438] <TB3>     INFO: Test took 181459ms.
[14:27:37.581] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:37.886] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:39.822] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:41.710] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:43.603] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:45.494] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:47.376] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:27:49.247] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:51.152] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:53.049] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:54.971] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:56.868] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:58.801] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:00.719] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:02.606] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:04.516] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:06.442] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:08.379] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 347021312
[14:28:08.379] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:28:08.454] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:28:08.454] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 198 (-1/-1) hits flags = 528 (plus default)
[14:28:08.465] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:28:08.465] <TB3>     INFO:     run 1 of 1
[14:28:08.465] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:08.815] <TB3>     INFO: Expecting 4139200 events.
[14:28:53.958] <TB3>     INFO: 1096830 events read in total (44428ms).
[14:29:38.146] <TB3>     INFO: 2182150 events read in total (88617ms).
[14:30:21.713] <TB3>     INFO: 3252305 events read in total (132183ms).
[14:30:58.284] <TB3>     INFO: 4139200 events read in total (168754ms).
[14:30:58.340] <TB3>     INFO: Test took 169875ms.
[14:30:58.473] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:58.753] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:00.647] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:02.512] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:04.434] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:31:06.358] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:08.264] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:31:10.167] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:31:12.123] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:31:14.066] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:31:16.037] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:31:17.976] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:31:19.966] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:31:21.925] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:31:23.861] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:31:25.842] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:31:27.794] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:31:29.765] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 355397632
[14:31:29.766] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:31:29.843] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:31:29.843] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 192 (-1/-1) hits flags = 528 (plus default)
[14:31:29.853] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:31:29.853] <TB3>     INFO:     run 1 of 1
[14:31:29.854] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:31:30.197] <TB3>     INFO: Expecting 4014400 events.
[14:32:14.379] <TB3>     INFO: 1112335 events read in total (43466ms).
[14:32:59.441] <TB3>     INFO: 2209835 events read in total (88528ms).
[14:33:42.573] <TB3>     INFO: 3292430 events read in total (131660ms).
[14:34:12.232] <TB3>     INFO: 4014400 events read in total (161319ms).
[14:34:12.284] <TB3>     INFO: Test took 162430ms.
[14:34:12.412] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:12.675] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:14.621] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:16.533] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:18.438] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:20.351] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:22.344] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:24.308] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:26.566] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:28.792] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:31.045] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:33.393] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:35.981] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:38.639] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:40.697] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:42.884] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:45.289] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:47.424] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 406188032
[14:34:47.425] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:34:47.503] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:34:47.503] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 191 (-1/-1) hits flags = 528 (plus default)
[14:34:47.515] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:34:47.515] <TB3>     INFO:     run 1 of 1
[14:34:47.515] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:47.867] <TB3>     INFO: Expecting 3993600 events.
[14:35:34.156] <TB3>     INFO: 1113940 events read in total (45573ms).
[14:36:19.836] <TB3>     INFO: 2213575 events read in total (91253ms).
[14:37:04.744] <TB3>     INFO: 3299135 events read in total (136161ms).
[14:37:35.475] <TB3>     INFO: 3993600 events read in total (166892ms).
[14:37:35.537] <TB3>     INFO: Test took 168022ms.
[14:37:35.735] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:36.016] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:38.012] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:39.988] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:42.278] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:44.104] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:45.922] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:47.715] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:49.558] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:51.388] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:53.229] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:55.055] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:56.898] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:58.747] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:38:00.555] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:38:02.399] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:38:04.256] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:38:06.122] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 407691264
[14:38:06.123] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.7982, thr difference RMS: 1.71531
[14:38:06.123] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.92215, thr difference RMS: 1.86668
[14:38:06.123] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 7.56598, thr difference RMS: 1.79161
[14:38:06.124] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.34218, thr difference RMS: 1.68522
[14:38:06.124] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.24281, thr difference RMS: 1.64586
[14:38:06.124] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.44779, thr difference RMS: 1.8608
[14:38:06.124] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 7.45723, thr difference RMS: 1.61656
[14:38:06.124] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.83956, thr difference RMS: 1.76342
[14:38:06.125] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.89933, thr difference RMS: 1.57485
[14:38:06.125] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.46478, thr difference RMS: 1.5671
[14:38:06.125] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 12.1274, thr difference RMS: 1.47066
[14:38:06.125] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.93296, thr difference RMS: 1.70057
[14:38:06.126] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 7.9687, thr difference RMS: 1.72484
[14:38:06.126] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.13454, thr difference RMS: 1.23396
[14:38:06.126] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.06031, thr difference RMS: 1.32896
[14:38:06.126] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.31018, thr difference RMS: 1.38523
[14:38:06.127] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.88957, thr difference RMS: 1.71347
[14:38:06.127] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.90913, thr difference RMS: 1.88528
[14:38:06.127] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 7.61498, thr difference RMS: 1.79702
[14:38:06.127] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.39224, thr difference RMS: 1.68392
[14:38:06.127] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.31879, thr difference RMS: 1.64636
[14:38:06.128] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.38869, thr difference RMS: 1.87195
[14:38:06.128] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 7.42167, thr difference RMS: 1.60084
[14:38:06.128] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.90229, thr difference RMS: 3.44611
[14:38:06.128] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.99326, thr difference RMS: 1.56675
[14:38:06.129] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.49959, thr difference RMS: 1.56898
[14:38:06.129] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 12.1695, thr difference RMS: 1.45481
[14:38:06.129] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.08856, thr difference RMS: 1.70499
[14:38:06.129] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.06699, thr difference RMS: 1.71116
[14:38:06.129] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.04149, thr difference RMS: 1.2234
[14:38:06.130] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.10305, thr difference RMS: 1.32206
[14:38:06.130] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.30989, thr difference RMS: 1.36195
[14:38:06.130] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.98087, thr difference RMS: 1.71664
[14:38:06.130] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.9536, thr difference RMS: 1.8517
[14:38:06.130] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 7.69778, thr difference RMS: 1.78506
[14:38:06.131] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.57149, thr difference RMS: 1.67629
[14:38:06.131] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.42866, thr difference RMS: 1.64054
[14:38:06.131] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.3949, thr difference RMS: 1.84947
[14:38:06.131] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 7.51288, thr difference RMS: 1.59894
[14:38:06.132] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.08454, thr difference RMS: 3.41853
[14:38:06.132] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.12306, thr difference RMS: 1.5872
[14:38:06.132] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.65416, thr difference RMS: 1.57093
[14:38:06.132] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 12.1954, thr difference RMS: 1.46342
[14:38:06.132] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.29988, thr difference RMS: 1.67133
[14:38:06.133] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.17209, thr difference RMS: 1.71216
[14:38:06.133] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 7.99449, thr difference RMS: 1.22755
[14:38:06.133] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.04845, thr difference RMS: 1.30154
[14:38:06.133] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.25805, thr difference RMS: 1.38063
[14:38:06.134] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.10918, thr difference RMS: 1.67496
[14:38:06.134] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.00376, thr difference RMS: 1.88374
[14:38:06.134] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 7.83072, thr difference RMS: 1.77491
[14:38:06.134] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.68152, thr difference RMS: 1.71317
[14:38:06.134] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.55923, thr difference RMS: 1.64721
[14:38:06.135] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.39588, thr difference RMS: 1.87338
[14:38:06.135] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 7.47902, thr difference RMS: 1.58311
[14:38:06.135] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.19271, thr difference RMS: 3.4384
[14:38:06.135] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.25102, thr difference RMS: 1.54244
[14:38:06.135] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.79409, thr difference RMS: 1.57555
[14:38:06.136] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 12.2255, thr difference RMS: 1.46673
[14:38:06.136] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.38183, thr difference RMS: 1.69948
[14:38:06.136] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.29334, thr difference RMS: 1.72014
[14:38:06.136] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 7.9828, thr difference RMS: 1.24537
[14:38:06.137] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.09947, thr difference RMS: 1.29418
[14:38:06.137] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.34594, thr difference RMS: 1.35374
[14:38:06.245] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:38:06.250] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2182 seconds
[14:38:06.250] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:38:06.953] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:38:06.953] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:38:06.956] <TB3>     INFO: ######################################################################
[14:38:06.956] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:38:06.956] <TB3>     INFO: ######################################################################
[14:38:06.956] <TB3>     INFO:    ----------------------------------------------------------------------
[14:38:06.956] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:38:06.956] <TB3>     INFO:    ----------------------------------------------------------------------
[14:38:06.957] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:38:06.967] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:38:06.967] <TB3>     INFO:     run 1 of 1
[14:38:06.968] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:07.316] <TB3>     INFO: Expecting 59072000 events.
[14:38:36.589] <TB3>     INFO: 1072000 events read in total (28558ms).
[14:39:05.315] <TB3>     INFO: 2141200 events read in total (57284ms).
[14:39:33.555] <TB3>     INFO: 3211000 events read in total (85524ms).
[14:40:02.135] <TB3>     INFO: 4282400 events read in total (114104ms).
[14:40:29.264] <TB3>     INFO: 5350600 events read in total (141233ms).
[14:40:57.605] <TB3>     INFO: 6419200 events read in total (169574ms).
[14:41:26.346] <TB3>     INFO: 7491400 events read in total (198315ms).
[14:41:54.268] <TB3>     INFO: 8560200 events read in total (226237ms).
[14:42:22.839] <TB3>     INFO: 9629200 events read in total (254808ms).
[14:42:51.306] <TB3>     INFO: 10700000 events read in total (283275ms).
[14:43:19.818] <TB3>     INFO: 11767800 events read in total (311787ms).
[14:43:48.357] <TB3>     INFO: 12835800 events read in total (340326ms).
[14:44:16.869] <TB3>     INFO: 13908000 events read in total (368838ms).
[14:44:45.422] <TB3>     INFO: 14976800 events read in total (397391ms).
[14:45:14.043] <TB3>     INFO: 16044400 events read in total (426012ms).
[14:45:42.596] <TB3>     INFO: 17114600 events read in total (454565ms).
[14:46:11.375] <TB3>     INFO: 18185400 events read in total (483344ms).
[14:46:39.801] <TB3>     INFO: 19253800 events read in total (511770ms).
[14:47:08.362] <TB3>     INFO: 20324200 events read in total (540331ms).
[14:47:36.946] <TB3>     INFO: 21394200 events read in total (568915ms).
[14:48:05.322] <TB3>     INFO: 22462400 events read in total (597291ms).
[14:48:33.981] <TB3>     INFO: 23532800 events read in total (625950ms).
[14:49:02.497] <TB3>     INFO: 24603400 events read in total (654466ms).
[14:49:31.049] <TB3>     INFO: 25671600 events read in total (683018ms).
[14:49:59.530] <TB3>     INFO: 26740400 events read in total (711499ms).
[14:50:28.044] <TB3>     INFO: 27812000 events read in total (740013ms).
[14:50:56.522] <TB3>     INFO: 28880600 events read in total (768491ms).
[14:51:25.092] <TB3>     INFO: 29950600 events read in total (797061ms).
[14:51:53.571] <TB3>     INFO: 31021200 events read in total (825540ms).
[14:52:22.022] <TB3>     INFO: 32089000 events read in total (853991ms).
[14:52:50.608] <TB3>     INFO: 33156600 events read in total (882577ms).
[14:53:19.058] <TB3>     INFO: 34228800 events read in total (911027ms).
[14:53:47.490] <TB3>     INFO: 35297800 events read in total (939459ms).
[14:54:15.947] <TB3>     INFO: 36365600 events read in total (967916ms).
[14:54:44.498] <TB3>     INFO: 37436200 events read in total (996467ms).
[14:55:13.030] <TB3>     INFO: 38505400 events read in total (1024999ms).
[14:55:41.411] <TB3>     INFO: 39573600 events read in total (1053380ms).
[14:56:09.953] <TB3>     INFO: 40644200 events read in total (1081922ms).
[14:56:38.431] <TB3>     INFO: 41714200 events read in total (1110400ms).
[14:57:06.987] <TB3>     INFO: 42781800 events read in total (1138956ms).
[14:57:35.325] <TB3>     INFO: 43849400 events read in total (1167294ms).
[14:58:03.909] <TB3>     INFO: 44920800 events read in total (1195878ms).
[14:58:32.424] <TB3>     INFO: 45989400 events read in total (1224393ms).
[14:59:00.832] <TB3>     INFO: 47057200 events read in total (1252801ms).
[14:59:29.351] <TB3>     INFO: 48126800 events read in total (1281320ms).
[14:59:57.861] <TB3>     INFO: 49197000 events read in total (1309830ms).
[15:00:26.218] <TB3>     INFO: 50265000 events read in total (1338187ms).
[15:00:54.550] <TB3>     INFO: 51332600 events read in total (1366519ms).
[15:01:22.001] <TB3>     INFO: 52402400 events read in total (1394970ms).
[15:01:51.242] <TB3>     INFO: 53471200 events read in total (1423211ms).
[15:02:19.450] <TB3>     INFO: 54538000 events read in total (1451419ms).
[15:02:47.661] <TB3>     INFO: 55605400 events read in total (1479630ms).
[15:03:16.031] <TB3>     INFO: 56673600 events read in total (1508000ms).
[15:03:44.341] <TB3>     INFO: 57744800 events read in total (1536310ms).
[15:04:12.678] <TB3>     INFO: 58812800 events read in total (1564647ms).
[15:04:19.930] <TB3>     INFO: 59072000 events read in total (1571899ms).
[15:04:19.950] <TB3>     INFO: Test took 1572982ms.
[15:04:20.007] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:04:20.143] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:04:20.143] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:21.314] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:04:21.314] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:22.484] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:04:22.484] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:23.635] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:04:23.635] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:24.783] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:04:24.784] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:25.977] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:04:25.977] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:27.116] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:04:27.116] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:28.278] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:04:28.278] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:29.461] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:04:29.461] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:30.633] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:04:30.633] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:31.805] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:04:31.805] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:32.985] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:04:32.985] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:34.147] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:04:34.147] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:35.299] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:04:35.299] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:36.472] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:04:36.473] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:37.640] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:04:37.641] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:04:38.841] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 496238592
[15:04:38.876] <TB3>     INFO: PixTestScurves::scurves() done 
[15:04:38.876] <TB3>     INFO: Vcal mean:  35.04  35.03  35.06  35.12  35.06  35.02  35.02  35.06  35.08  35.07  35.04  35.04  35.06  35.06  35.02  34.98 
[15:04:38.876] <TB3>     INFO: Vcal RMS:    0.72   0.74   0.71   0.69   0.69   0.71   0.81   0.79   0.71   0.70   0.80   0.72   0.72   0.64   0.61   0.65 
[15:04:38.876] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:04:38.953] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:04:38.953] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:04:38.953] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:04:38.953] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:04:38.953] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:04:38.953] <TB3>     INFO: ######################################################################
[15:04:38.953] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:04:38.953] <TB3>     INFO: ######################################################################
[15:04:38.956] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:04:39.300] <TB3>     INFO: Expecting 41600 events.
[15:04:43.413] <TB3>     INFO: 41600 events read in total (3389ms).
[15:04:43.413] <TB3>     INFO: Test took 4457ms.
[15:04:43.422] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:04:43.422] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:04:43.422] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:04:43.426] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 0, 2] has eff 0/10
[15:04:43.426] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 0, 2]
[15:04:43.430] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[15:04:43.430] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:04:43.430] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:04:43.430] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:04:43.770] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:04:44.114] <TB3>     INFO: Expecting 41600 events.
[15:04:48.243] <TB3>     INFO: 41600 events read in total (3414ms).
[15:04:48.244] <TB3>     INFO: Test took 4474ms.
[15:04:48.252] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:04:48.252] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:04:48.252] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:04:48.258] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.165
[15:04:48.258] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 191
[15:04:48.258] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 202.167
[15:04:48.258] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 202
[15:04:48.258] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.318
[15:04:48.258] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 163
[15:04:48.258] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.009
[15:04:48.258] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 182
[15:04:48.258] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.246
[15:04:48.258] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 192
[15:04:48.259] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.579
[15:04:48.259] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 182
[15:04:48.259] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.55
[15:04:48.259] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 181
[15:04:48.259] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.263
[15:04:48.259] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[15:04:48.259] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.684
[15:04:48.259] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 182
[15:04:48.259] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.44
[15:04:48.259] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,9] phvalue 178
[15:04:48.259] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.401
[15:04:48.259] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 175
[15:04:48.260] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.122
[15:04:48.260] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 186
[15:04:48.260] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.753
[15:04:48.260] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[15:04:48.260] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.212
[15:04:48.260] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[15:04:48.260] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.454
[15:04:48.260] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[15:04:48.260] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.161
[15:04:48.260] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 188
[15:04:48.260] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:04:48.260] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:04:48.260] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:04:48.342] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:04:48.689] <TB3>     INFO: Expecting 41600 events.
[15:04:52.811] <TB3>     INFO: 41600 events read in total (3407ms).
[15:04:52.812] <TB3>     INFO: Test took 4470ms.
[15:04:52.819] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:04:52.819] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:04:52.819] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:04:52.823] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:04:52.824] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 56minph_roc = 2
[15:04:52.824] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.9511
[15:04:52.824] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 87
[15:04:52.824] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 102.184
[15:04:52.824] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,61] phvalue 103
[15:04:52.824] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.855
[15:04:52.824] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 59
[15:04:52.824] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.5304
[15:04:52.824] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,66] phvalue 78
[15:04:52.825] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.044
[15:04:52.825] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 85
[15:04:52.825] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.9868
[15:04:52.825] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 78
[15:04:52.825] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.0292
[15:04:52.825] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,67] phvalue 74
[15:04:52.825] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.0353
[15:04:52.825] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 72
[15:04:52.825] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.0255
[15:04:52.825] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 80
[15:04:52.825] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.4188
[15:04:52.825] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 81
[15:04:52.826] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.3796
[15:04:52.826] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 71
[15:04:52.826] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.6343
[15:04:52.826] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 84
[15:04:52.826] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.7232
[15:04:52.826] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 73
[15:04:52.826] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.8089
[15:04:52.826] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 84
[15:04:52.826] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.1089
[15:04:52.826] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,9] phvalue 90
[15:04:52.826] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 97.7788
[15:04:52.826] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 98
[15:04:52.829] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 0 0
[15:04:53.231] <TB3>     INFO: Expecting 2560 events.
[15:04:54.189] <TB3>     INFO: 2560 events read in total (243ms).
[15:04:54.189] <TB3>     INFO: Test took 1360ms.
[15:04:54.190] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:54.190] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 61, 1 1
[15:04:54.697] <TB3>     INFO: Expecting 2560 events.
[15:04:55.655] <TB3>     INFO: 2560 events read in total (243ms).
[15:04:55.655] <TB3>     INFO: Test took 1465ms.
[15:04:55.656] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:55.656] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 2 2
[15:04:56.163] <TB3>     INFO: Expecting 2560 events.
[15:04:57.121] <TB3>     INFO: 2560 events read in total (243ms).
[15:04:57.121] <TB3>     INFO: Test took 1465ms.
[15:04:57.121] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:57.121] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 66, 3 3
[15:04:57.630] <TB3>     INFO: Expecting 2560 events.
[15:04:58.589] <TB3>     INFO: 2560 events read in total (245ms).
[15:04:58.590] <TB3>     INFO: Test took 1469ms.
[15:04:58.590] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:04:58.590] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 4 4
[15:04:59.098] <TB3>     INFO: Expecting 2560 events.
[15:05:00.056] <TB3>     INFO: 2560 events read in total (243ms).
[15:05:00.056] <TB3>     INFO: Test took 1466ms.
[15:05:00.056] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:00.056] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 5 5
[15:05:00.563] <TB3>     INFO: Expecting 2560 events.
[15:05:01.521] <TB3>     INFO: 2560 events read in total (243ms).
[15:05:01.522] <TB3>     INFO: Test took 1466ms.
[15:05:01.524] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:01.524] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 67, 6 6
[15:05:02.032] <TB3>     INFO: Expecting 2560 events.
[15:05:02.989] <TB3>     INFO: 2560 events read in total (242ms).
[15:05:02.990] <TB3>     INFO: Test took 1466ms.
[15:05:02.990] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:02.991] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 7 7
[15:05:03.497] <TB3>     INFO: Expecting 2560 events.
[15:05:04.455] <TB3>     INFO: 2560 events read in total (243ms).
[15:05:04.455] <TB3>     INFO: Test took 1464ms.
[15:05:04.456] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:04.456] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 8 8
[15:05:04.963] <TB3>     INFO: Expecting 2560 events.
[15:05:05.921] <TB3>     INFO: 2560 events read in total (243ms).
[15:05:05.921] <TB3>     INFO: Test took 1465ms.
[15:05:05.921] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:05.922] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 9 9
[15:05:06.429] <TB3>     INFO: Expecting 2560 events.
[15:05:07.388] <TB3>     INFO: 2560 events read in total (244ms).
[15:05:07.389] <TB3>     INFO: Test took 1467ms.
[15:05:07.390] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:07.390] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 10 10
[15:05:07.895] <TB3>     INFO: Expecting 2560 events.
[15:05:08.853] <TB3>     INFO: 2560 events read in total (243ms).
[15:05:08.854] <TB3>     INFO: Test took 1464ms.
[15:05:08.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:08.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 11 11
[15:05:09.362] <TB3>     INFO: Expecting 2560 events.
[15:05:10.321] <TB3>     INFO: 2560 events read in total (244ms).
[15:05:10.321] <TB3>     INFO: Test took 1467ms.
[15:05:10.322] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:10.322] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 12 12
[15:05:10.829] <TB3>     INFO: Expecting 2560 events.
[15:05:11.791] <TB3>     INFO: 2560 events read in total (247ms).
[15:05:11.791] <TB3>     INFO: Test took 1469ms.
[15:05:11.791] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:11.791] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 13 13
[15:05:12.299] <TB3>     INFO: Expecting 2560 events.
[15:05:13.256] <TB3>     INFO: 2560 events read in total (242ms).
[15:05:13.257] <TB3>     INFO: Test took 1466ms.
[15:05:13.259] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:13.259] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 9, 14 14
[15:05:13.765] <TB3>     INFO: Expecting 2560 events.
[15:05:14.722] <TB3>     INFO: 2560 events read in total (242ms).
[15:05:14.722] <TB3>     INFO: Test took 1462ms.
[15:05:14.722] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:14.723] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 15 15
[15:05:15.230] <TB3>     INFO: Expecting 2560 events.
[15:05:16.187] <TB3>     INFO: 2560 events read in total (241ms).
[15:05:16.187] <TB3>     INFO: Test took 1464ms.
[15:05:16.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:16.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[15:05:16.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:05:16.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[15:05:16.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:05:16.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[15:05:16.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[15:05:16.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[15:05:16.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[15:05:16.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[15:05:16.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC9
[15:05:16.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC10
[15:05:16.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[15:05:16.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[15:05:16.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[15:05:16.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[15:05:16.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:05:16.190] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:16.697] <TB3>     INFO: Expecting 655360 events.
[15:05:28.558] <TB3>     INFO: 655360 events read in total (11146ms).
[15:05:28.569] <TB3>     INFO: Expecting 655360 events.
[15:05:40.168] <TB3>     INFO: 655360 events read in total (11043ms).
[15:05:40.182] <TB3>     INFO: Expecting 655360 events.
[15:05:51.764] <TB3>     INFO: 655360 events read in total (11021ms).
[15:05:51.785] <TB3>     INFO: Expecting 655360 events.
[15:06:03.436] <TB3>     INFO: 655360 events read in total (11097ms).
[15:06:03.459] <TB3>     INFO: Expecting 655360 events.
[15:06:15.103] <TB3>     INFO: 655360 events read in total (11094ms).
[15:06:15.132] <TB3>     INFO: Expecting 655360 events.
[15:06:26.767] <TB3>     INFO: 655360 events read in total (11099ms).
[15:06:26.798] <TB3>     INFO: Expecting 655360 events.
[15:06:38.451] <TB3>     INFO: 655360 events read in total (11109ms).
[15:06:38.492] <TB3>     INFO: Expecting 655360 events.
[15:06:50.099] <TB3>     INFO: 655360 events read in total (11079ms).
[15:06:50.141] <TB3>     INFO: Expecting 655360 events.
[15:07:01.663] <TB3>     INFO: 655360 events read in total (10990ms).
[15:07:01.709] <TB3>     INFO: Expecting 655360 events.
[15:07:13.358] <TB3>     INFO: 655360 events read in total (11122ms).
[15:07:13.410] <TB3>     INFO: Expecting 655360 events.
[15:07:25.076] <TB3>     INFO: 655360 events read in total (11140ms).
[15:07:25.130] <TB3>     INFO: Expecting 655360 events.
[15:07:36.782] <TB3>     INFO: 655360 events read in total (11125ms).
[15:07:36.839] <TB3>     INFO: Expecting 655360 events.
[15:07:48.401] <TB3>     INFO: 655360 events read in total (11035ms).
[15:07:48.468] <TB3>     INFO: Expecting 655360 events.
[15:08:00.102] <TB3>     INFO: 655360 events read in total (11107ms).
[15:08:00.174] <TB3>     INFO: Expecting 655360 events.
[15:08:11.692] <TB3>     INFO: 655360 events read in total (10991ms).
[15:08:11.769] <TB3>     INFO: Expecting 655360 events.
[15:08:23.381] <TB3>     INFO: 655360 events read in total (11085ms).
[15:08:23.455] <TB3>     INFO: Test took 187265ms.
[15:08:23.548] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:23.855] <TB3>     INFO: Expecting 655360 events.
[15:08:35.678] <TB3>     INFO: 655360 events read in total (11108ms).
[15:08:35.690] <TB3>     INFO: Expecting 655360 events.
[15:08:47.431] <TB3>     INFO: 655360 events read in total (11178ms).
[15:08:47.447] <TB3>     INFO: Expecting 655360 events.
[15:08:59.209] <TB3>     INFO: 655360 events read in total (11205ms).
[15:08:59.229] <TB3>     INFO: Expecting 655360 events.
[15:09:10.900] <TB3>     INFO: 655360 events read in total (11118ms).
[15:09:10.924] <TB3>     INFO: Expecting 655360 events.
[15:09:22.604] <TB3>     INFO: 655360 events read in total (11138ms).
[15:09:22.632] <TB3>     INFO: Expecting 655360 events.
[15:09:34.270] <TB3>     INFO: 655360 events read in total (11101ms).
[15:09:34.303] <TB3>     INFO: Expecting 655360 events.
[15:09:45.915] <TB3>     INFO: 655360 events read in total (11084ms).
[15:09:45.955] <TB3>     INFO: Expecting 655360 events.
[15:09:57.620] <TB3>     INFO: 655360 events read in total (11134ms).
[15:09:57.661] <TB3>     INFO: Expecting 655360 events.
[15:10:09.354] <TB3>     INFO: 655360 events read in total (11166ms).
[15:10:09.398] <TB3>     INFO: Expecting 655360 events.
[15:10:21.081] <TB3>     INFO: 655360 events read in total (11157ms).
[15:10:21.132] <TB3>     INFO: Expecting 655360 events.
[15:10:32.777] <TB3>     INFO: 655360 events read in total (11116ms).
[15:10:32.830] <TB3>     INFO: Expecting 655360 events.
[15:10:44.543] <TB3>     INFO: 655360 events read in total (11186ms).
[15:10:44.601] <TB3>     INFO: Expecting 655360 events.
[15:10:56.286] <TB3>     INFO: 655360 events read in total (11158ms).
[15:10:56.354] <TB3>     INFO: Expecting 655360 events.
[15:11:08.050] <TB3>     INFO: 655360 events read in total (11169ms).
[15:11:08.116] <TB3>     INFO: Expecting 655360 events.
[15:11:19.777] <TB3>     INFO: 655360 events read in total (11135ms).
[15:11:19.847] <TB3>     INFO: Expecting 655360 events.
[15:11:31.560] <TB3>     INFO: 655360 events read in total (11187ms).
[15:11:31.637] <TB3>     INFO: Test took 188089ms.
[15:11:31.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:31.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:11:31.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:31.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:11:31.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:31.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:11:31.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:31.813] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:11:31.813] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:31.813] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:11:31.813] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:31.814] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:11:31.814] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:31.814] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:11:31.814] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:31.815] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:11:31.815] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:31.815] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:11:31.815] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:31.816] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:11:31.816] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:31.816] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:11:31.816] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:31.816] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:11:31.817] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:31.817] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:11:31.817] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:31.817] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:11:31.817] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:31.818] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:11:31.818] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:11:31.818] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:11:31.818] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:31.825] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:31.833] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:11:31.840] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:11:31.847] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:31.853] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:31.860] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:31.867] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:31.874] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:31.882] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:31.888] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:11:31.895] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:11:31.903] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:11:31.910] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:31.917] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:31.924] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:31.931] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:31.938] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:31.944] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:31.952] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:31.959] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:11:31.967] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:11:31.998] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C0.dat
[15:11:31.999] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C1.dat
[15:11:31.999] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C2.dat
[15:11:31.999] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C3.dat
[15:11:31.999] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C4.dat
[15:11:31.999] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C5.dat
[15:11:31.999] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C6.dat
[15:11:31.999] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C7.dat
[15:11:31.000] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C8.dat
[15:11:31.000] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C9.dat
[15:11:31.000] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C10.dat
[15:11:31.000] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C11.dat
[15:11:31.000] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C12.dat
[15:11:31.000] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C13.dat
[15:11:31.000] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C14.dat
[15:11:31.000] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//dacParameters35_C15.dat
[15:11:32.350] <TB3>     INFO: Expecting 41600 events.
[15:11:36.177] <TB3>     INFO: 41600 events read in total (3112ms).
[15:11:36.177] <TB3>     INFO: Test took 4172ms.
[15:11:36.829] <TB3>     INFO: Expecting 41600 events.
[15:11:40.671] <TB3>     INFO: 41600 events read in total (3127ms).
[15:11:40.671] <TB3>     INFO: Test took 4195ms.
[15:11:41.318] <TB3>     INFO: Expecting 41600 events.
[15:11:45.177] <TB3>     INFO: 41600 events read in total (3144ms).
[15:11:45.178] <TB3>     INFO: Test took 4206ms.
[15:11:45.479] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:45.612] <TB3>     INFO: Expecting 2560 events.
[15:11:46.570] <TB3>     INFO: 2560 events read in total (243ms).
[15:11:46.571] <TB3>     INFO: Test took 1092ms.
[15:11:46.572] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:47.080] <TB3>     INFO: Expecting 2560 events.
[15:11:48.037] <TB3>     INFO: 2560 events read in total (242ms).
[15:11:48.037] <TB3>     INFO: Test took 1465ms.
[15:11:48.041] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:48.546] <TB3>     INFO: Expecting 2560 events.
[15:11:49.503] <TB3>     INFO: 2560 events read in total (242ms).
[15:11:49.504] <TB3>     INFO: Test took 1463ms.
[15:11:49.508] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:50.015] <TB3>     INFO: Expecting 2560 events.
[15:11:50.973] <TB3>     INFO: 2560 events read in total (242ms).
[15:11:50.974] <TB3>     INFO: Test took 1466ms.
[15:11:50.975] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:51.484] <TB3>     INFO: Expecting 2560 events.
[15:11:52.440] <TB3>     INFO: 2560 events read in total (242ms).
[15:11:52.440] <TB3>     INFO: Test took 1465ms.
[15:11:52.444] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:52.949] <TB3>     INFO: Expecting 2560 events.
[15:11:53.910] <TB3>     INFO: 2560 events read in total (246ms).
[15:11:53.910] <TB3>     INFO: Test took 1466ms.
[15:11:53.912] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:54.418] <TB3>     INFO: Expecting 2560 events.
[15:11:55.375] <TB3>     INFO: 2560 events read in total (242ms).
[15:11:55.375] <TB3>     INFO: Test took 1463ms.
[15:11:55.377] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:55.883] <TB3>     INFO: Expecting 2560 events.
[15:11:56.840] <TB3>     INFO: 2560 events read in total (242ms).
[15:11:56.841] <TB3>     INFO: Test took 1464ms.
[15:11:56.844] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:57.349] <TB3>     INFO: Expecting 2560 events.
[15:11:58.308] <TB3>     INFO: 2560 events read in total (244ms).
[15:11:58.310] <TB3>     INFO: Test took 1466ms.
[15:11:58.312] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:58.821] <TB3>     INFO: Expecting 2560 events.
[15:11:59.780] <TB3>     INFO: 2560 events read in total (244ms).
[15:11:59.780] <TB3>     INFO: Test took 1468ms.
[15:11:59.783] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:00.291] <TB3>     INFO: Expecting 2560 events.
[15:12:01.249] <TB3>     INFO: 2560 events read in total (243ms).
[15:12:01.250] <TB3>     INFO: Test took 1467ms.
[15:12:01.251] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:01.760] <TB3>     INFO: Expecting 2560 events.
[15:12:02.717] <TB3>     INFO: 2560 events read in total (242ms).
[15:12:02.717] <TB3>     INFO: Test took 1466ms.
[15:12:02.719] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:03.226] <TB3>     INFO: Expecting 2560 events.
[15:12:04.182] <TB3>     INFO: 2560 events read in total (241ms).
[15:12:04.183] <TB3>     INFO: Test took 1464ms.
[15:12:04.185] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:04.691] <TB3>     INFO: Expecting 2560 events.
[15:12:05.647] <TB3>     INFO: 2560 events read in total (241ms).
[15:12:05.647] <TB3>     INFO: Test took 1462ms.
[15:12:05.649] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:06.156] <TB3>     INFO: Expecting 2560 events.
[15:12:07.112] <TB3>     INFO: 2560 events read in total (241ms).
[15:12:07.113] <TB3>     INFO: Test took 1464ms.
[15:12:07.114] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:07.621] <TB3>     INFO: Expecting 2560 events.
[15:12:08.578] <TB3>     INFO: 2560 events read in total (242ms).
[15:12:08.578] <TB3>     INFO: Test took 1464ms.
[15:12:08.580] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:09.087] <TB3>     INFO: Expecting 2560 events.
[15:12:10.047] <TB3>     INFO: 2560 events read in total (245ms).
[15:12:10.048] <TB3>     INFO: Test took 1468ms.
[15:12:10.053] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:10.558] <TB3>     INFO: Expecting 2560 events.
[15:12:11.516] <TB3>     INFO: 2560 events read in total (243ms).
[15:12:11.516] <TB3>     INFO: Test took 1463ms.
[15:12:11.518] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:12.025] <TB3>     INFO: Expecting 2560 events.
[15:12:12.989] <TB3>     INFO: 2560 events read in total (249ms).
[15:12:12.989] <TB3>     INFO: Test took 1471ms.
[15:12:12.993] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:13.498] <TB3>     INFO: Expecting 2560 events.
[15:12:14.456] <TB3>     INFO: 2560 events read in total (244ms).
[15:12:14.456] <TB3>     INFO: Test took 1463ms.
[15:12:14.459] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:14.964] <TB3>     INFO: Expecting 2560 events.
[15:12:15.924] <TB3>     INFO: 2560 events read in total (245ms).
[15:12:15.924] <TB3>     INFO: Test took 1465ms.
[15:12:15.927] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:16.432] <TB3>     INFO: Expecting 2560 events.
[15:12:17.390] <TB3>     INFO: 2560 events read in total (243ms).
[15:12:17.390] <TB3>     INFO: Test took 1463ms.
[15:12:17.392] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:17.899] <TB3>     INFO: Expecting 2560 events.
[15:12:18.856] <TB3>     INFO: 2560 events read in total (242ms).
[15:12:18.856] <TB3>     INFO: Test took 1465ms.
[15:12:18.858] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:19.364] <TB3>     INFO: Expecting 2560 events.
[15:12:20.322] <TB3>     INFO: 2560 events read in total (243ms).
[15:12:20.322] <TB3>     INFO: Test took 1465ms.
[15:12:20.324] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:20.830] <TB3>     INFO: Expecting 2560 events.
[15:12:21.788] <TB3>     INFO: 2560 events read in total (242ms).
[15:12:21.789] <TB3>     INFO: Test took 1465ms.
[15:12:21.793] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:22.300] <TB3>     INFO: Expecting 2560 events.
[15:12:23.260] <TB3>     INFO: 2560 events read in total (246ms).
[15:12:23.261] <TB3>     INFO: Test took 1469ms.
[15:12:23.265] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:23.771] <TB3>     INFO: Expecting 2560 events.
[15:12:24.738] <TB3>     INFO: 2560 events read in total (252ms).
[15:12:24.739] <TB3>     INFO: Test took 1474ms.
[15:12:24.741] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:25.254] <TB3>     INFO: Expecting 2560 events.
[15:12:26.213] <TB3>     INFO: 2560 events read in total (244ms).
[15:12:26.213] <TB3>     INFO: Test took 1472ms.
[15:12:26.217] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:26.721] <TB3>     INFO: Expecting 2560 events.
[15:12:27.684] <TB3>     INFO: 2560 events read in total (247ms).
[15:12:27.684] <TB3>     INFO: Test took 1467ms.
[15:12:27.686] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:28.193] <TB3>     INFO: Expecting 2560 events.
[15:12:29.153] <TB3>     INFO: 2560 events read in total (245ms).
[15:12:29.153] <TB3>     INFO: Test took 1467ms.
[15:12:29.158] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:29.662] <TB3>     INFO: Expecting 2560 events.
[15:12:30.621] <TB3>     INFO: 2560 events read in total (244ms).
[15:12:30.622] <TB3>     INFO: Test took 1464ms.
[15:12:30.626] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:31.131] <TB3>     INFO: Expecting 2560 events.
[15:12:32.090] <TB3>     INFO: 2560 events read in total (244ms).
[15:12:32.091] <TB3>     INFO: Test took 1465ms.
[15:12:33.120] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[15:12:33.120] <TB3>     INFO: PH scale (per ROC):    77  80  75  74  80  78  80  79  77  67  67  74  84  75  81  75
[15:12:33.120] <TB3>     INFO: PH offset (per ROC):  165 152 189 174 163 173 173 176 171 174 182 170 172 167 157 155
[15:12:33.304] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:12:33.307] <TB3>     INFO: ######################################################################
[15:12:33.307] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:12:33.307] <TB3>     INFO: ######################################################################
[15:12:33.307] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:12:33.318] <TB3>     INFO: scanning low vcal = 10
[15:12:33.660] <TB3>     INFO: Expecting 41600 events.
[15:12:37.377] <TB3>     INFO: 41600 events read in total (3002ms).
[15:12:37.377] <TB3>     INFO: Test took 4059ms.
[15:12:37.379] <TB3>     INFO: scanning low vcal = 20
[15:12:37.885] <TB3>     INFO: Expecting 41600 events.
[15:12:41.610] <TB3>     INFO: 41600 events read in total (3010ms).
[15:12:41.610] <TB3>     INFO: Test took 4231ms.
[15:12:41.612] <TB3>     INFO: scanning low vcal = 30
[15:12:42.119] <TB3>     INFO: Expecting 41600 events.
[15:12:45.844] <TB3>     INFO: 41600 events read in total (3011ms).
[15:12:45.845] <TB3>     INFO: Test took 4233ms.
[15:12:45.846] <TB3>     INFO: scanning low vcal = 40
[15:12:46.349] <TB3>     INFO: Expecting 41600 events.
[15:12:50.605] <TB3>     INFO: 41600 events read in total (3541ms).
[15:12:50.606] <TB3>     INFO: Test took 4760ms.
[15:12:50.609] <TB3>     INFO: scanning low vcal = 50
[15:12:51.029] <TB3>     INFO: Expecting 41600 events.
[15:12:55.281] <TB3>     INFO: 41600 events read in total (3537ms).
[15:12:55.283] <TB3>     INFO: Test took 4674ms.
[15:12:55.288] <TB3>     INFO: scanning low vcal = 60
[15:12:55.703] <TB3>     INFO: Expecting 41600 events.
[15:12:59.959] <TB3>     INFO: 41600 events read in total (3541ms).
[15:12:59.960] <TB3>     INFO: Test took 4672ms.
[15:12:59.964] <TB3>     INFO: scanning low vcal = 70
[15:13:00.380] <TB3>     INFO: Expecting 41600 events.
[15:13:04.631] <TB3>     INFO: 41600 events read in total (3536ms).
[15:13:04.631] <TB3>     INFO: Test took 4667ms.
[15:13:04.635] <TB3>     INFO: scanning low vcal = 80
[15:13:05.052] <TB3>     INFO: Expecting 41600 events.
[15:13:09.308] <TB3>     INFO: 41600 events read in total (3541ms).
[15:13:09.309] <TB3>     INFO: Test took 4674ms.
[15:13:09.313] <TB3>     INFO: scanning low vcal = 90
[15:13:09.730] <TB3>     INFO: Expecting 41600 events.
[15:13:13.986] <TB3>     INFO: 41600 events read in total (3540ms).
[15:13:13.987] <TB3>     INFO: Test took 4673ms.
[15:13:13.990] <TB3>     INFO: scanning low vcal = 100
[15:13:14.406] <TB3>     INFO: Expecting 41600 events.
[15:13:18.824] <TB3>     INFO: 41600 events read in total (3703ms).
[15:13:18.824] <TB3>     INFO: Test took 4834ms.
[15:13:18.827] <TB3>     INFO: scanning low vcal = 110
[15:13:19.244] <TB3>     INFO: Expecting 41600 events.
[15:13:23.508] <TB3>     INFO: 41600 events read in total (3549ms).
[15:13:23.508] <TB3>     INFO: Test took 4681ms.
[15:13:23.511] <TB3>     INFO: scanning low vcal = 120
[15:13:23.928] <TB3>     INFO: Expecting 41600 events.
[15:13:28.200] <TB3>     INFO: 41600 events read in total (3558ms).
[15:13:28.201] <TB3>     INFO: Test took 4690ms.
[15:13:28.204] <TB3>     INFO: scanning low vcal = 130
[15:13:28.623] <TB3>     INFO: Expecting 41600 events.
[15:13:32.877] <TB3>     INFO: 41600 events read in total (3539ms).
[15:13:32.878] <TB3>     INFO: Test took 4674ms.
[15:13:32.882] <TB3>     INFO: scanning low vcal = 140
[15:13:33.303] <TB3>     INFO: Expecting 41600 events.
[15:13:37.580] <TB3>     INFO: 41600 events read in total (3562ms).
[15:13:37.581] <TB3>     INFO: Test took 4699ms.
[15:13:37.585] <TB3>     INFO: scanning low vcal = 150
[15:13:37.003] <TB3>     INFO: Expecting 41600 events.
[15:13:42.292] <TB3>     INFO: 41600 events read in total (3574ms).
[15:13:42.293] <TB3>     INFO: Test took 4708ms.
[15:13:42.297] <TB3>     INFO: scanning low vcal = 160
[15:13:42.710] <TB3>     INFO: Expecting 41600 events.
[15:13:46.984] <TB3>     INFO: 41600 events read in total (3559ms).
[15:13:46.984] <TB3>     INFO: Test took 4687ms.
[15:13:46.988] <TB3>     INFO: scanning low vcal = 170
[15:13:47.403] <TB3>     INFO: Expecting 41600 events.
[15:13:51.663] <TB3>     INFO: 41600 events read in total (3546ms).
[15:13:51.664] <TB3>     INFO: Test took 4676ms.
[15:13:51.669] <TB3>     INFO: scanning low vcal = 180
[15:13:52.085] <TB3>     INFO: Expecting 41600 events.
[15:13:56.356] <TB3>     INFO: 41600 events read in total (3556ms).
[15:13:56.357] <TB3>     INFO: Test took 4688ms.
[15:13:56.360] <TB3>     INFO: scanning low vcal = 190
[15:13:56.777] <TB3>     INFO: Expecting 41600 events.
[15:14:01.076] <TB3>     INFO: 41600 events read in total (3584ms).
[15:14:01.077] <TB3>     INFO: Test took 4716ms.
[15:14:01.079] <TB3>     INFO: scanning low vcal = 200
[15:14:01.497] <TB3>     INFO: Expecting 41600 events.
[15:14:05.759] <TB3>     INFO: 41600 events read in total (3547ms).
[15:14:05.760] <TB3>     INFO: Test took 4681ms.
[15:14:05.764] <TB3>     INFO: scanning low vcal = 210
[15:14:06.177] <TB3>     INFO: Expecting 41600 events.
[15:14:10.453] <TB3>     INFO: 41600 events read in total (3561ms).
[15:14:10.454] <TB3>     INFO: Test took 4690ms.
[15:14:10.457] <TB3>     INFO: scanning low vcal = 220
[15:14:10.872] <TB3>     INFO: Expecting 41600 events.
[15:14:15.169] <TB3>     INFO: 41600 events read in total (3582ms).
[15:14:15.170] <TB3>     INFO: Test took 4713ms.
[15:14:15.173] <TB3>     INFO: scanning low vcal = 230
[15:14:15.588] <TB3>     INFO: Expecting 41600 events.
[15:14:19.851] <TB3>     INFO: 41600 events read in total (3548ms).
[15:14:19.852] <TB3>     INFO: Test took 4679ms.
[15:14:19.855] <TB3>     INFO: scanning low vcal = 240
[15:14:20.271] <TB3>     INFO: Expecting 41600 events.
[15:14:24.529] <TB3>     INFO: 41600 events read in total (3543ms).
[15:14:24.529] <TB3>     INFO: Test took 4674ms.
[15:14:24.532] <TB3>     INFO: scanning low vcal = 250
[15:14:24.952] <TB3>     INFO: Expecting 41600 events.
[15:14:29.189] <TB3>     INFO: 41600 events read in total (3522ms).
[15:14:29.189] <TB3>     INFO: Test took 4657ms.
[15:14:29.194] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:14:29.611] <TB3>     INFO: Expecting 41600 events.
[15:14:33.872] <TB3>     INFO: 41600 events read in total (3546ms).
[15:14:33.873] <TB3>     INFO: Test took 4679ms.
[15:14:33.880] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:14:34.288] <TB3>     INFO: Expecting 41600 events.
[15:14:38.528] <TB3>     INFO: 41600 events read in total (3525ms).
[15:14:38.529] <TB3>     INFO: Test took 4647ms.
[15:14:38.532] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:14:38.948] <TB3>     INFO: Expecting 41600 events.
[15:14:43.212] <TB3>     INFO: 41600 events read in total (3550ms).
[15:14:43.212] <TB3>     INFO: Test took 4680ms.
[15:14:43.216] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:14:43.631] <TB3>     INFO: Expecting 41600 events.
[15:14:47.895] <TB3>     INFO: 41600 events read in total (3549ms).
[15:14:47.897] <TB3>     INFO: Test took 4681ms.
[15:14:47.900] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:14:48.314] <TB3>     INFO: Expecting 41600 events.
[15:14:52.590] <TB3>     INFO: 41600 events read in total (3561ms).
[15:14:52.590] <TB3>     INFO: Test took 4690ms.
[15:14:53.138] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:14:53.142] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:14:53.143] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:14:53.143] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:14:53.143] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:14:53.143] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:14:53.144] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:14:53.144] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:14:53.144] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:14:53.144] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:14:53.144] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:14:53.145] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:14:53.145] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:14:53.145] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:14:53.145] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:14:53.145] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:14:53.145] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:15:31.278] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:15:31.278] <TB3>     INFO: non-linearity mean:  0.957 0.952 0.955 0.951 0.955 0.956 0.949 0.952 0.948 0.955 0.957 0.961 0.957 0.952 0.946 0.957
[15:15:31.278] <TB3>     INFO: non-linearity RMS:   0.005 0.005 0.006 0.007 0.007 0.005 0.007 0.007 0.006 0.006 0.006 0.005 0.006 0.006 0.008 0.006
[15:15:31.278] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:15:31.301] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:15:31.324] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:15:31.347] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:15:31.370] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:15:31.404] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:15:31.426] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:15:31.449] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:15:31.471] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:15:31.494] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:15:31.516] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:15:31.539] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:15:31.561] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:15:31.583] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:15:31.606] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:15:31.628] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-16_FPIXTest-17C-Nebraska-160810-1349_2016-08-10_13h49m_1470854957//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:15:31.651] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:15:31.651] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:15:31.659] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:15:31.659] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:15:31.662] <TB3>     INFO: ######################################################################
[15:15:31.662] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:15:31.662] <TB3>     INFO: ######################################################################
[15:15:31.664] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:15:31.674] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:15:31.675] <TB3>     INFO:     run 1 of 1
[15:15:31.675] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:15:32.018] <TB3>     INFO: Expecting 3120000 events.
[15:16:22.692] <TB3>     INFO: 1290150 events read in total (49959ms).
[15:17:12.809] <TB3>     INFO: 2581320 events read in total (100076ms).
[15:17:32.966] <TB3>     INFO: 3120000 events read in total (120233ms).
[15:17:33.008] <TB3>     INFO: Test took 121334ms.
[15:17:33.080] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:17:33.212] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:17:34.580] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:17:36.036] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:17:37.496] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:17:38.975] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:17:40.533] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:17:42.011] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:17:43.471] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:17:44.940] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:17:46.351] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:17:47.789] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:17:49.310] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:17:50.670] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:17:52.152] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:17:53.628] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:17:55.015] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:17:56.446] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 363573248
[15:17:56.476] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:17:56.476] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.5076, RMS = 1.94049
[15:17:56.476] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:17:56.476] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:17:56.476] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.9636, RMS = 1.9817
[15:17:56.476] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:17:56.477] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:17:56.477] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.4155, RMS = 1.69695
[15:17:56.477] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:17:56.477] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:17:56.477] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.0301, RMS = 1.69744
[15:17:56.477] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:17:56.478] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:17:56.478] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.234, RMS = 2.09457
[15:17:56.479] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:17:56.479] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:17:56.479] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.6373, RMS = 2.20768
[15:17:56.479] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:17:56.480] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:17:56.480] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.7023, RMS = 1.86329
[15:17:56.480] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:17:56.480] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:17:56.480] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.5591, RMS = 1.81589
[15:17:56.480] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:17:56.481] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:17:56.481] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.7419, RMS = 1.92324
[15:17:56.481] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:17:56.481] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:17:56.481] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.9667, RMS = 2.36011
[15:17:56.481] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:17:56.482] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:17:56.482] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.4716, RMS = 1.58697
[15:17:56.482] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:17:56.482] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:17:56.482] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.9451, RMS = 1.802
[15:17:56.482] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:17:56.483] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:17:56.483] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.8145, RMS = 1.4548
[15:17:56.483] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:17:56.483] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:17:56.483] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.8669, RMS = 1.68219
[15:17:56.483] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[15:17:56.484] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:17:56.484] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.0612, RMS = 1.90212
[15:17:56.484] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:17:56.484] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:17:56.484] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.1982, RMS = 1.76248
[15:17:56.484] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:17:56.485] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:17:56.485] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.0801, RMS = 1.13593
[15:17:56.485] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:17:56.486] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:17:56.486] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8115, RMS = 1.22155
[15:17:56.486] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:17:56.487] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:17:56.487] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.2603, RMS = 1.49295
[15:17:56.487] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:17:56.487] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:17:56.487] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.4, RMS = 1.31969
[15:17:56.487] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:17:56.488] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:17:56.488] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.2958, RMS = 1.9663
[15:17:56.488] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:17:56.488] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:17:56.488] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.9, RMS = 1.63041
[15:17:56.488] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:17:56.489] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:17:56.489] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3034, RMS = 1.10498
[15:17:56.489] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:17:56.489] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:17:56.489] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.2485, RMS = 1.37166
[15:17:56.489] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:17:56.490] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:17:56.490] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.0155, RMS = 1.69562
[15:17:56.490] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:17:56.490] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:17:56.490] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.4204, RMS = 2.32538
[15:17:56.490] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[15:17:56.491] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:17:56.492] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.9714, RMS = 1.31667
[15:17:56.492] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:17:56.492] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:17:56.492] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.4845, RMS = 1.99756
[15:17:56.492] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:17:56.493] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:17:56.493] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.9566, RMS = 1.77376
[15:17:56.493] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:17:56.493] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:17:56.493] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.2983, RMS = 1.75221
[15:17:56.493] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[15:17:56.494] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:17:56.494] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.962, RMS = 0.988887
[15:17:56.494] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:17:56.494] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:17:56.494] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.7028, RMS = 1.38053
[15:17:56.494] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:17:56.497] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[15:17:56.497] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    4    1    0    0    4    0    0    9    1    0    0    0    0
[15:17:56.497] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:17:56.594] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:17:56.594] <TB3>     INFO: enter test to run
[15:17:56.594] <TB3>     INFO:   test:  no parameter change
[15:17:56.595] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.9mA
[15:17:56.597] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.1mA
[15:17:56.597] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 18.5 C
[15:17:56.597] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:17:56.946] <TB3>    QUIET: Connection to board 24 closed.
[15:17:56.947] <TB3>     INFO: pXar: this is the end, my friend
[15:17:56.947] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
