0.7
2020.2
Oct 19 2021
03:16:22
D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol2/sim/verilog/AESL_automem_inA_ar.v,1669133786,systemVerilog,,,,AESL_automem_inA_ar,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol2/sim/verilog/AESL_automem_out_ar.v,1669133786,systemVerilog,,,,AESL_automem_out_ar,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol2/sim/verilog/csv_file_dump.svh,1669133786,verilog,,,,,,,,,,,,
D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol2/sim/verilog/dataflow_monitor.sv,1669133786,systemVerilog,D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol2/sim/verilog/nodf_module_interface.svh;D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol2/sim/verilog/upc_loop_interface.svh,,D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol2/sim/verilog/dump_file_agent.svh;D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol2/sim/verilog/csv_file_dump.svh;D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol2/sim/verilog/sample_agent.svh;D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol2/sim/verilog/loop_sample_agent.svh;D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol2/sim/verilog/sample_manager.svh;D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol2/sim/verilog/nodf_module_interface.svh;D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol2/sim/verilog/nodf_module_monitor.svh;D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol2/sim/verilog/upc_loop_interface.svh;D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol2/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol2/sim/verilog/dump_file_agent.svh,1669133786,verilog,,,,,,,,,,,,
D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol2/sim/verilog/fifo_para.vh,1669133786,verilog,,,,,,,,,,,,
D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol2/sim/verilog/lab3_z2.autotb.v,1669133786,systemVerilog,,,D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol2/sim/verilog/fifo_para.vh,apatb_lab3_z2_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol2/sim/verilog/lab3_z2.v,1669133762,systemVerilog,,,,lab3_z2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol2/sim/verilog/lab3_z2_flow_control_loop_pipe.v,1669133763,systemVerilog,,,,lab3_z2_flow_control_loop_pipe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol2/sim/verilog/loop_sample_agent.svh,1669133786,verilog,,,,,,,,,,,,
D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol2/sim/verilog/nodf_module_interface.svh,1669133786,verilog,,,,nodf_module_intf,,,,,,,,
D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol2/sim/verilog/nodf_module_monitor.svh,1669133786,verilog,,,,,,,,,,,,
D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol2/sim/verilog/sample_agent.svh,1669133786,verilog,,,,,,,,,,,,
D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol2/sim/verilog/sample_manager.svh,1669133786,verilog,,,,,,,,,,,,
D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol2/sim/verilog/upc_loop_interface.svh,1669133786,verilog,,,,upc_loop_intf,,,,,,,,
D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol2/sim/verilog/upc_loop_monitor.svh,1669133786,verilog,,,,,,,,,,,,
