@W: MT529 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Found inferred clock top|clk which controls 287 sequential elements including cpu_instance.rf\[0\].dff\[0\].out. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
