<?xml version="1.0"?>
<block name="stereovision3.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:17c3ee9703c13fb5144792844a11881d159712ddfbea1bc6974735f7a3adf52e" atom_netlist_id="SHA256:f453370cdbe3e952ac00766bd88cb75a6a346bdb5645d153290d5afa0cb7456f">
	<inputs>sv_chip3_hierarchy_no_mem^tm3_clk_v0 sv_chip3_hierarchy_no_mem^tm3_clk_v2 sv_chip3_hierarchy_no_mem^tm3_vidin_vs sv_chip3_hierarchy_no_mem^tm3_vidin_href sv_chip3_hierarchy_no_mem^tm3_vidin_cref sv_chip3_hierarchy_no_mem^tm3_vidin_rts0 sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~0 sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~1 sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~2 sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~3 sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~4</inputs>
	<outputs>out:sv_chip3_hierarchy_no_mem^tm3_vidin_sda out:sv_chip3_hierarchy_no_mem^tm3_vidin_scl out:sv_chip3_hierarchy_no_mem^vidin_new_data out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~0 out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~1 out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~2 out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~3 out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~4 out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~5 out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~6 out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~7 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~0 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~1 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~2 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~3 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~4 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~5 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~6 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~7 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~8 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~9 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~10 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~11 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~12 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~13 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~14 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~15 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~16 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~17 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~18</outputs>
	<clocks>sv_chip3_hierarchy_no_mem^tm3_clk_v0 sv_chip3_hierarchy_no_mem^tm3_clk_v2</clocks>
	<block name="n180" instance="clb[0]" mode="default">
		<inputs>
			<port name="I">n160 n404 sv_chip3_hierarchy_no_mem^reg_prog_state~4_FF open sv_chip3_hierarchy_no_mem^iic_state~5_FF n382 n379 open n422 n387 sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF n402 n393 sv_chip3_hierarchy_no_mem^iic_state~6_FF sv_chip3_hierarchy_no_mem^iic_state~4_FF sv_chip3_hierarchy_no_mem^iic_state~3_FF n380 n367 sv_chip3_hierarchy_no_mem^iic_stop_FF n368 open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open open open open open open fle[9].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">sv_chip3_hierarchy_no_mem^tm3_clk_v2</port>
		</clocks>
		<block name="n220" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar open clb.I[8]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[19]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n220" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n220" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n220" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">1 open 2 0 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n220</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^reg_prog_state~2_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^reg_prog_state~2_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n215" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[18]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[19]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n215" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n215" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n215" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 0 1 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n215</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^reg_prog_state~1_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^reg_prog_state~1_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n165" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[19]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n165" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n165" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n165" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 4 2 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n165</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^reg_prog_state~0_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^reg_prog_state~0_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n377" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[15]-&gt;crossbar open open clb.I[2]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n377" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n377" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n377" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 0 open open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n377</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n376" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[13]-&gt;crossbar open clb.I[16]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n376" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n376" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n376" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 open 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n376</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n410" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[4]-&gt;crossbar open clb.I[13]-&gt;crossbar open clb.I[15]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n410" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n410" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n410" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 open 0 open 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n410</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n409" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[12]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n409" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n409" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n409" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 0 3 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n409</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n401" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n401" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n401" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n401" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 4 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n401</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n403" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar open fle[6].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n403" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n403" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n403" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 open 2 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n403</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n180" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar open clb.I[9]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n180" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n180" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n180" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 open 1 4 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n180</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_sda_xhdl0_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^tm3_vidin_sda</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n175" instance="clb[1]" mode="default">
		<inputs>
			<port name="I">n364 n371 n418 open sv_chip3_hierarchy_no_mem^iic_stop_FF n374 n160 n412 n416 sv_chip3_hierarchy_no_mem^iic_state~0_FF open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">sv_chip3_hierarchy_no_mem^tm3_clk_v2</port>
		</clocks>
		<block name="n185" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[4]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n185" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n185" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n185" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">3 1 2 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n185</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^iic_state~1_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^iic_state~1_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n190" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar open fle[0].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n190" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n190" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n190" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 1 open 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n190</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^iic_state~2_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^iic_state~2_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n195" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n195" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n195" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n195" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 3 2 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n195</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^iic_state~3_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^iic_state~3_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n402" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n402" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n402" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n402" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 3 5 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n402</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n372" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[8].out[0]-&gt;crossbar open open fle[5].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n372" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n372" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n372" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 0 open open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n372</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n200" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">open open open open clb.I[7]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n200" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n200" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n200" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n200</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^iic_state~4_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^iic_state~4_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n373" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar open fle[5].out[0]-&gt;crossbar open fle[7].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n373" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n373" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n373" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">1 open 0 open 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n373</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n205" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[7]-&gt;crossbar open open clb.I[2]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n205" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n205" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n205" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 0 open open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n205</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^iic_state~5_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^iic_state~5_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n210" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar open open fle[7].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n210" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n210" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n210" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 open open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n210</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^iic_state~6_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^iic_state~6_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n175" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n175" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n175" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n175" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">2 3 0 1 4 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n175</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_scl_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^tm3_vidin_scl</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="_n191" instance="clb[2]" mode="default">
		<inputs>
			<port name="I">open sv_chip3_hierarchy_no_mem^vert~1_FF sv_chip3_hierarchy_no_mem^vert~0_FF sv_chip3_hierarchy_no_mem^horiz~7_FF n335 sv_chip3_hierarchy_no_mem^horiz~5_FF sv_chip3_hierarchy_no_mem^tm3_vidin_vs n279 sv_chip3_hierarchy_no_mem^tm3_vidin_href sv_chip3_hierarchy_no_mem^vert~2_FF sv_chip3_hierarchy_no_mem^horiz~6_FF sv_chip3_hierarchy_no_mem^horiz~8_FF open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">sv_chip3_hierarchy_no_mem^tm3_clk_v0</port>
		</clocks>
		<block name="n344" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[3]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n344" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n344" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n344" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 3 5 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n344</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_n406" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar fle[0].out[0]-&gt;crossbar open open open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n406" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n406" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n406" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open open open open</port>
							<port_rotation_map name="in">1 0 open open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n406</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^horiz~9_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^horiz~9_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n278" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar open fle[1].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[10]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n278" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n278" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n278" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">1 open 3 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n278</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_n206" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar fle[3].out[0]-&gt;crossbar open open open fle[4].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n206" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n206" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n206" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 open open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n206</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vert~7_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vert~7_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n304" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n304" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n304" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n304" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">0 3 4 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n304</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_n146" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar open clb.I[6]-&gt;crossbar open open fle[5].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n146" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n146" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n146" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 open 0 open open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n146</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vert~3_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vert~3_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n161" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[5].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar open clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n161" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n161" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n161" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 1 0 3 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n161</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vert~4_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vert~4_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n176" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n176" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n176" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n176" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">3 0 2 1 4 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n176</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vert~5_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vert~5_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n291" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[2]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n291" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n291" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n291" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 2 3 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n291</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_n191" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n191" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n191" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n191" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 2 1 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n191</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vert~6_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vert~6_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="_n396" instance="clb[3]" mode="default">
		<inputs>
			<port name="I">open sv_chip3_hierarchy_no_mem^horiz~0_FF sv_chip3_hierarchy_no_mem^tm3_vidin_href sv_chip3_hierarchy_no_mem^tm3_vidin_cref open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">sv_chip3_hierarchy_no_mem^tm3_clk_v0</port>
		</clocks>
		<block name="_n326" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar open clb.I[2]-&gt;crossbar open clb.I[1]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n326" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n326" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n326" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 open 3 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n326</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^horiz~1_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^horiz~1_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n336" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[1].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n336" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n336" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n336" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 3 4 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n336</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^horiz~2_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^horiz~2_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n346" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n346" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n346" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n346" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 4 3 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n346</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^horiz~3_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^horiz~3_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n332" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n332" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n332" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n332" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">3 1 2 4 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n332</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_n356" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[2]-&gt;crossbar fle[4].out[0]-&gt;crossbar open open fle[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n356" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n356" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n356" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 2 1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n356</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^horiz~4_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^horiz~4_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n335" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">open open open fle[4].out[0]-&gt;crossbar open fle[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n335" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n335" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n335" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n335</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_n366" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar open fle[6].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n366" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n366" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n366" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">2 open 1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n366</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^horiz~5_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^horiz~5_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n376" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[6].out[0]-&gt;crossbar open fle[7].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n376" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n376" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n376" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 1 open 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n376</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^horiz~6_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^horiz~6_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n386" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n386" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n386" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n386" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">1 4 3 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n386</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^horiz~7_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^horiz~7_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n396" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n396" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n396" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n396" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 0 2 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n396</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^horiz~8_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^horiz~8_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n170" instance="clb[4]" mode="default">
		<inputs>
			<port name="I">open sv_chip3_hierarchy_no_mem^iic_stop_FF open open n368 sv_chip3_hierarchy_no_mem^reg_prog_state~1_FF sv_chip3_hierarchy_no_mem^reg_prog_state~2_FF n367 sv_chip3_hierarchy_no_mem^reg_prog_state~0_FF sv_chip3_hierarchy_no_mem^iic_state~1_FF sv_chip3_hierarchy_no_mem^iic_state~2_FF sv_chip3_hierarchy_no_mem^iic_state~3_FF n422 open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open open open fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">sv_chip3_hierarchy_no_mem^tm3_clk_v2</port>
		</clocks>
		<block name="n389" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[6]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n389" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n389" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n389" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 2 4 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n389</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n225" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar open clb.I[12]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n225" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n225" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n225" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 open 2 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n225</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n230" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar open clb.I[12]-&gt;crossbar clb.I[6]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n230" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n230" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n230" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 open 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n230</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^reg_prog_state~4_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^reg_prog_state~4_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n384" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[2].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar fle[1].out[0]-&gt;crossbar open clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n384" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n384" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n384" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 3 0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n384</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n385" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[2].out[0]-&gt;crossbar open fle[1].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n385" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n385" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n385" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 2 open 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n385</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n383" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">open open open fle[9].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n383" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n383" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n383" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open open 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n383</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n382" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar open fle[3].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar fle[5].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n382" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n382" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n382" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 open 3 1 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n382</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n386" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">open open clb.I[9]-&gt;crossbar open clb.I[10]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n386" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n386" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n386" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open 0 open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n386</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n379" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n379" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n379" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n379" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 2 5 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n379</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n170" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[7]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n170" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n170" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n170" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 0 2 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n170</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^iic_state~0_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^iic_state~0_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n235" instance="clb[5]" mode="default">
		<inputs>
			<port name="I">sv_chip3_hierarchy_no_mem^reg_prog_state~1_FF sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF sv_chip3_hierarchy_no_mem^tm3_vidin_rts0 sv_chip3_hierarchy_no_mem^iic_state~6_FF open open sv_chip3_hierarchy_no_mem^iic_state~0_FF sv_chip3_hierarchy_no_mem^reg_prog_state~0_FF sv_chip3_hierarchy_no_mem^reg_prog_state~2_FF sv_chip3_hierarchy_no_mem^reg_prog_state~4_FF sv_chip3_hierarchy_no_mem^iic_state~5_FF sv_chip3_hierarchy_no_mem^iic_state~3_FF sv_chip3_hierarchy_no_mem^iic_state~2_FF sv_chip3_hierarchy_no_mem^iic_state~4_FF sv_chip3_hierarchy_no_mem^iic_state~1_FF open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1 open open fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 open</port>
		</outputs>
		<clocks>
			<port name="clk">sv_chip3_hierarchy_no_mem^tm3_clk_v2</port>
		</clocks>
		<block name="n364" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[14]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n364" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n364" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n364" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 0 1 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n364</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="sv_chip3_hierarchy_no_mem^temp_reg1_FF" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[2]-&gt;crossbar open open open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="sv_chip3_hierarchy_no_mem^temp_reg1_FF" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut6[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].in[1]-&gt;complete:lut6</port>
					</outputs>
					<clocks />
				</block>
				<block name="sv_chip3_hierarchy_no_mem^temp_reg1_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^temp_reg1_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="sv_chip3_hierarchy_no_mem^temp_reg2_FF" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">open open open open open fle[1].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="sv_chip3_hierarchy_no_mem^temp_reg2_FF" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open open open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut6[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].in[5]-&gt;complete:lut6</port>
					</outputs>
					<clocks />
				</block>
				<block name="sv_chip3_hierarchy_no_mem^temp_reg2_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^temp_reg2_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n374" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n374" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n374" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n374" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 2 4 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n374</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n408" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[12]-&gt;crossbar open clb.I[6]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n408" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n408" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n408" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 2 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n408</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n405" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[12]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n405" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n405" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n405" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 3 4 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n405</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n404" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n404" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n404" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n404" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 2 3 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n404</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n407" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar open clb.I[8]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n407" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n407" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n407" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 open 2 1 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n407</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n368" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[9].out[0]-&gt;crossbar open fle[2].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n368" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n368" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n368" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 2 open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n368</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n235" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[0]-&gt;crossbar open clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n235" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n235" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n235" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 2 1 open 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n235</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^rst_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^rst_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="_n131" instance="clb[6]" mode="default">
		<inputs>
			<port name="I">n278 open open sv_chip3_hierarchy_no_mem^horiz~5_FF open open sv_chip3_hierarchy_no_mem^creg3_FF sv_chip3_hierarchy_no_mem^tm3_vidin_vs sv_chip3_hierarchy_no_mem^tm3_vidin_href sv_chip3_hierarchy_no_mem^horiz~1_FF sv_chip3_hierarchy_no_mem^horiz~2_FF sv_chip3_hierarchy_no_mem^horiz~3_FF sv_chip3_hierarchy_no_mem^horiz~4_FF sv_chip3_hierarchy_no_mem^tm3_vidin_cref sv_chip3_hierarchy_no_mem^vidin_addr_reg1~0_FF sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF sv_chip3_hierarchy_no_mem^creg2_FF open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">sv_chip3_hierarchy_no_mem^tm3_clk_v0</port>
		</clocks>
		<block name="_n136" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar open open open clb.I[13]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n136" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n136" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n136" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 open open open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n136</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~13_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~13_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n281" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[6]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[14]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="_n281" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_n281" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n281" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 3 1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n281</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_n141" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar open open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n141" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n141" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n141" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open open open</port>
							<port_rotation_map name="in">0 2 1 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n141</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~11_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~11</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n96" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[3].out[0]-&gt;crossbar open open clb.I[13]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n96" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n96" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n96" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 0 open open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n96</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^horiz~0_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^horiz~0_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n279" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n279" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n279" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n279" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 3 4 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n279</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_n101" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar open open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n101" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n101" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n101" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open open open</port>
							<port_rotation_map name="in">0 1 2 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n101</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vert~0_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vert~0_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n277" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar open clb.I[8]-&gt;crossbar clb.I[0]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n277" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n277" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n277" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">0 open 2 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n277</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_n116" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">open open open clb.I[7]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n116" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n116" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n116" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open open 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n116</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vert~1_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vert~1_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n284" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[6].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar open open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n284" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n284" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n284" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open open open</port>
							<port_rotation_map name="in">open 0 1 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n284</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="_n131" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar open clb.I[7]-&gt;crossbar open fle[8].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n131" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n131" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n131" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 open 2 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n131</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vert~2_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vert~2_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="_n111" instance="clb[7]" mode="default">
		<inputs>
			<port name="I">open sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~4 sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~5_FF _n281 sv_chip3_hierarchy_no_mem^vert~0_FF sv_chip3_hierarchy_no_mem^tm3_vidin_cref sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~3 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 open open fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">sv_chip3_hierarchy_no_mem^tm3_clk_v0</port>
		</clocks>
		<block name="_n481" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar open clb.I[5]-&gt;crossbar open open clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n481" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n481" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n481" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 open 2 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n481</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~6_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~6_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n311" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar open fle[1].out[0]-&gt;crossbar open open clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n311" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n311" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n311" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 open 0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n311</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg~5_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~5</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="sv_chip3_hierarchy_no_mem^vidin_new_data_FF" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">open open open clb.I[3]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="sv_chip3_hierarchy_no_mem^vidin_new_data_FF" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut6[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].in[3]-&gt;complete:lut6</port>
					</outputs>
					<clocks />
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_new_data_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_new_data</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n486" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">open open open fle[0].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n486" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n486" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n486" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n486</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~6_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~6_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n316" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar open open clb.I[3]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n316" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n316" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open open ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n316" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">0 1 open open 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n316</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg~6_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~6</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n491" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar fle[5].out[0]-&gt;crossbar open open clb.I[5]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n491" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n491" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open open ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n491" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">0 1 open open 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n491</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~7_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~7_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n496" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar open clb.I[5]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n496" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n496" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n496" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">0 1 open 2 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n496</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~7_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~7_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n321" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar open clb.I[3]-&gt;crossbar open open fle[7].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n321" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n321" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n321" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 open 2 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n321</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg~7_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~7</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n106" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">open open clb.I[4]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n106" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n106" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n106" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open open 1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n106</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~11_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~11_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n111" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar open open open fle[9].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n111" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n111" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n111" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 open open open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n111</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~9_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~9</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="_n126" instance="clb[8]" mode="default">
		<inputs>
			<port name="I">sv_chip3_hierarchy_no_mem^vert~1_FF sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~1 sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~3_FF _n281 sv_chip3_hierarchy_no_mem^tm3_vidin_cref open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open open open open open fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">sv_chip3_hierarchy_no_mem^tm3_clk_v0</port>
		</clocks>
		<block name="_n291" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar open fle[0].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n291" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n291" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n291" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">1 open 0 2 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n291</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg~1_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~1</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n301" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar open fle[1].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n301" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n301" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n301" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">1 open 0 2 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n301</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg~3_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~3</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n456" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[4]-&gt;crossbar open open open fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n456" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n456" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n456" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 open open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n456</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~3_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~3_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n436" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar open open open clb.I[4]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n436" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n436" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n436" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 open open open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n436</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~1_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~1_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n431" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar open open clb.I[1]-&gt;crossbar open clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n431" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n431" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n431" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 open open 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n431</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~1_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~1_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n461" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar open clb.I[1]-&gt;crossbar clb.I[4]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n461" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n461" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n461" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">1 open 0 2 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n461</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~4_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~4_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n466" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar open fle[5].out[0]-&gt;crossbar open clb.I[4]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n466" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n466" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n466" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">0 open 1 open 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n466</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~4_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~4_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n306" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar open clb.I[3]-&gt;crossbar open open fle[7].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n306" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n306" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n306" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 open 2 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n306</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg~4_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~4</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n121" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[0]-&gt;crossbar clb.I[4]-&gt;crossbar open open fle[8].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n121" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n121" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n121" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 1 2 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n121</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~12_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~12_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n126" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">open open fle[8].out[0]-&gt;crossbar open fle[9].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n126" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n126" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n126" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open 1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n126</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~10_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~10</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="_n156" instance="clb[9]" mode="default">
		<inputs>
			<port name="I">sv_chip3_hierarchy_no_mem^vert~3_FF sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~2 sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~0 _n281 sv_chip3_hierarchy_no_mem^tm3_vidin_cref open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1 open open open fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">sv_chip3_hierarchy_no_mem^tm3_clk_v0</port>
		</clocks>
		<block name="_n286" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar open fle[0].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n286" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n286" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n286" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">1 open 0 2 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n286</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg~0_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~0</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n426" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar open open fle[1].out[0]-&gt;crossbar open clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n426" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n426" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n426" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 open open 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n426</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~0_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~0_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n421" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[4]-&gt;crossbar open open open fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n421" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n421" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n421" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 open open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n421</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~0_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~0_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n476" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[3].out[0]-&gt;crossbar open open clb.I[4]-&gt;crossbar fle[4].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n476" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n476" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n476" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 0 open open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n476</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~5_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~5_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n471" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[4].out[0]-&gt;crossbar open clb.I[1]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n471" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n471" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n471" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 1 open 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n471</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~5_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~5_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n441" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[1]-&gt;crossbar open open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n441" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n441" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n441" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open open open</port>
							<port_rotation_map name="in">1 2 0 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n441</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~2_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~2_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n446" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar open fle[5].out[0]-&gt;crossbar open clb.I[4]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n446" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n446" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n446" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">0 open 1 open 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n446</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~2_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~2_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n296" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar open open clb.I[3]-&gt;crossbar open fle[7].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n296" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n296" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n296" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 open open 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n296</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg~2_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~2</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n151" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[0]-&gt;crossbar clb.I[4]-&gt;crossbar open open fle[8].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n151" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n151" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n151" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 1 2 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n151</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~14_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~14_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n156" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">open open fle[8].out[0]-&gt;crossbar open fle[9].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n156" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n156" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n156" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open 1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n156</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~12_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~12</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="_n171" instance="clb[10]" mode="default">
		<inputs>
			<port name="I">sv_chip3_hierarchy_no_mem^vert~4_FF sv_chip3_hierarchy_no_mem^horiz~9_FF sv_chip3_hierarchy_no_mem^horiz~7_FF sv_chip3_hierarchy_no_mem^horiz~6_FF _n281 sv_chip3_hierarchy_no_mem^tm3_vidin_cref sv_chip3_hierarchy_no_mem^horiz~8_FF open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">sv_chip3_hierarchy_no_mem^tm3_clk_v0</port>
		</clocks>
		<block name="_n391" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar open clb.I[2]-&gt;crossbar clb.I[5]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n391" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n391" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n391" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">0 open 1 2 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n391</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~7_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~7_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n261" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar open fle[2].out[0]-&gt;crossbar open fle[1].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n261" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n261" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n261" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">2 open 1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n261</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~5_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~5</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n381" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar open clb.I[5]-&gt;crossbar open open fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n381" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n381" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n381" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 open 2 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n381</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~6_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~6_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n266" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[3].out[0]-&gt;crossbar open clb.I[4]-&gt;crossbar open fle[0].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n266" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n266" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n266" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 0 open 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n266</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~6_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~6</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n401" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar open fle[4].out[0]-&gt;crossbar open clb.I[6]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n401" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n401" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n401" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">2 open 0 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n401</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~8_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~8_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n271" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar open open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n271" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n271" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n271" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open open open</port>
							<port_rotation_map name="in">2 1 0 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n271</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~7_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~7</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n411" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar open open open clb.I[1]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n411" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n411" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n411" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 open open open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n411</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~9_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~9_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n276" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar open open clb.I[4]-&gt;crossbar open fle[7].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n276" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n276" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n276" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 open open 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n276</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~8_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~8</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n166" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar open open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n166" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n166" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n166" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open open open</port>
							<port_rotation_map name="in">2 1 0 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n166</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~15_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~15_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n171" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">open open clb.I[4]-&gt;crossbar open fle[9].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n171" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n171" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n171" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open 2 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n171</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~13_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~13</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="_n186" instance="clb[11]" mode="default">
		<inputs>
			<port name="I">sv_chip3_hierarchy_no_mem^vert~5_FF sv_chip3_hierarchy_no_mem^horiz~5_FF sv_chip3_hierarchy_no_mem^horiz~3_FF sv_chip3_hierarchy_no_mem^horiz~2_FF _n281 sv_chip3_hierarchy_no_mem^tm3_vidin_cref sv_chip3_hierarchy_no_mem^horiz~4_FF open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">sv_chip3_hierarchy_no_mem^tm3_clk_v0</port>
		</clocks>
		<block name="_n351" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar open clb.I[2]-&gt;crossbar clb.I[5]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n351" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n351" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n351" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">0 open 1 2 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n351</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~3_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~3_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n231" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar open fle[2].out[0]-&gt;crossbar open fle[1].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n231" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n231" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n231" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">2 open 1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n231</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~1_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~1</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n341" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar open clb.I[5]-&gt;crossbar open open fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n341" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n341" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n341" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 open 2 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n341</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~2_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~2_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n246" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[3].out[0]-&gt;crossbar open clb.I[4]-&gt;crossbar open fle[0].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n246" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n246" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n246" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 0 open 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n246</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~2_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~2</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n361" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar open fle[4].out[0]-&gt;crossbar open clb.I[6]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n361" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n361" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n361" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">2 open 0 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n361</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~4_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~4_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n251" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar open open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n251" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n251" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n251" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open open open</port>
							<port_rotation_map name="in">2 1 0 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n251</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~3_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~3</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n371" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar open open open clb.I[1]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n371" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n371" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n371" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 open open open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n371</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~5_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~5_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n256" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar open open clb.I[4]-&gt;crossbar open fle[7].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n256" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n256" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n256" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 open open 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n256</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~4_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~4</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n181" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar open open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n181" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n181" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n181" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open open open</port>
							<port_rotation_map name="in">2 1 0 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n181</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~16_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~16_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n186" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">open open clb.I[4]-&gt;crossbar open fle[9].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n186" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n186" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n186" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open 2 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n186</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~14_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~14</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="_n201" instance="clb[12]" mode="default">
		<inputs>
			<port name="I">open sv_chip3_hierarchy_no_mem^horiz~1_FF sv_chip3_hierarchy_no_mem^tm3_vidin_rts0 _n281 sv_chip3_hierarchy_no_mem^vert~6_FF sv_chip3_hierarchy_no_mem^tm3_vidin_cref sv_chip3_hierarchy_no_mem^vert~7_FF open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">sv_chip3_hierarchy_no_mem^tm3_clk_v0</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^creg2_FF" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar open open open open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="sv_chip3_hierarchy_no_mem^creg2_FF" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut6[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].in[0]-&gt;complete:lut6</port>
					</outputs>
					<clocks />
				</block>
				<block name="sv_chip3_hierarchy_no_mem^creg2_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^creg2_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n416" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar open fle[1].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n416" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n416" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n416" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">2 open 1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n416</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="sv_chip3_hierarchy_no_mem^creg1_FF" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">open open open clb.I[5]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="sv_chip3_hierarchy_no_mem^creg1_FF" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut6[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].in[3]-&gt;complete:lut6</port>
					</outputs>
					<clocks />
				</block>
				<block name="sv_chip3_hierarchy_no_mem^creg1_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^creg1_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="sv_chip3_hierarchy_no_mem^creg3_FF" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[0].out[0]-&gt;crossbar open open open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="sv_chip3_hierarchy_no_mem^creg3_FF" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut6[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].in[1]-&gt;complete:lut6</port>
					</outputs>
					<clocks />
				</block>
				<block name="sv_chip3_hierarchy_no_mem^creg3_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^creg3_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n211" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[4].out[0]-&gt;crossbar open clb.I[5]-&gt;crossbar clb.I[6]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n211" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n211" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n211" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 0 open 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n211</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~18_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~18_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n216" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[4].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar fle[5].out[0]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n216" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n216" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n216" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">open 1 2 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n216</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~16_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~16</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n331" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">open open fle[6].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar open clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n331" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n331" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n331" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open 0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n331</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~1_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~1_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n226" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar open open clb.I[3]-&gt;crossbar open fle[7].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n226" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n226" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n226" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 open open 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n226</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~0_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~0</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n196" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[4]-&gt;crossbar open fle[8].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n196" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n196" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n196" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 1 open 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n196</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~17_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~17_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n201" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar open open fle[8].out[0]-&gt;crossbar open fle[9].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n201" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n201" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n201" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 open open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n201</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~15_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~15</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="_n221" instance="clb[13]" mode="default">
		<inputs>
			<port name="I">sv_chip3_hierarchy_no_mem^tm3_vidin_cref sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~0 sv_chip3_hierarchy_no_mem^horiz~0_FF open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">sv_chip3_hierarchy_no_mem^tm3_clk_v0</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="_n451" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[0]-&gt;crossbar open open open fle[8].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n451" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n451" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 open open open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n451" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 open open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n451</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~3_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~3_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n221" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar open open clb.I[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_n221" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="_n221" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open open ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="_n221" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">1 open open 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">_n221</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~0_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~0_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n388" instance="clb[14]" mode="default">
		<inputs>
			<port name="I">sv_chip3_hierarchy_no_mem^iic_state~0_FF open open sv_chip3_hierarchy_no_mem^reg_prog_state~4_FF open n372 n394 n396 sv_chip3_hierarchy_no_mem^iic_state~1_FF n389 n373 sv_chip3_hierarchy_no_mem^iic_state~2_FF sv_chip3_hierarchy_no_mem^iic_state~3_FF sv_chip3_hierarchy_no_mem^reg_prog_state~2_FF sv_chip3_hierarchy_no_mem^reg_prog_state~1_FF sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF sv_chip3_hierarchy_no_mem^reg_prog_state~0_FF n393 open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open fle[6].out[0]-&gt;clbouts1 open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n392" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[3]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n392" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n392" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n392" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 5 3 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n392</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n399" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n399" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n399" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n399" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 0 4 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n399</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n395" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar open clb.I[0]-&gt;crossbar open clb.I[8]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n395" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n395" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n395" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 open 1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n395</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n400" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[0]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n400" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n400" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n400" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">3 1 2 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n400</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n398" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[11]-&gt;crossbar open clb.I[14]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n398" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n398" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n398" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 2 open 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n398</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n397" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[12]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[8]-&gt;crossbar fle[4].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n397" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n397" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n397" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 4 1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n397</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n387" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[16]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n387" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n387" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n387" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">0 4 2 3 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n387</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n391" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[3]-&gt;crossbar open clb.I[15]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n391" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n391" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n391" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">0 2 1 open 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n391</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n390" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[12]-&gt;crossbar open clb.I[8]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n390" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n390" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n390" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">2 1 3 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n390</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n388" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[10]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n388" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n388" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n388" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 2 5 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n388</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n394" instance="clb[15]" mode="default">
		<inputs>
			<port name="I">open sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF open open open n364 sv_chip3_hierarchy_no_mem^reg_prog_state~1_FF sv_chip3_hierarchy_no_mem^iic_state~6_FF sv_chip3_hierarchy_no_mem^iic_state~4_FF sv_chip3_hierarchy_no_mem^reg_prog_state~2_FF sv_chip3_hierarchy_no_mem^iic_state~5_FF sv_chip3_hierarchy_no_mem^reg_prog_state~4_FF sv_chip3_hierarchy_no_mem^iic_state~0_FF sv_chip3_hierarchy_no_mem^iic_state~3_FF sv_chip3_hierarchy_no_mem^iic_state~1_FF sv_chip3_hierarchy_no_mem^iic_state~2_FF open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">sv_chip3_hierarchy_no_mem^tm3_clk_v2</port>
		</clocks>
		<block name="n416" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[8]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[15]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n416" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n416" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n416" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 5 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n416</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n160" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n160" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n160" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n160" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 4 3 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n160</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="sv_chip3_hierarchy_no_mem^iic_stop_FF" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">open fle[1].out[0]-&gt;crossbar open open open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="sv_chip3_hierarchy_no_mem^iic_stop_FF" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut6[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].in[1]-&gt;complete:lut6</port>
					</outputs>
					<clocks />
				</block>
				<block name="sv_chip3_hierarchy_no_mem^iic_stop_FF" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^iic_stop_FF</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n365" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[13]-&gt;crossbar clb.I[14]-&gt;crossbar open open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n365" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n365" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n365" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open open open</port>
							<port_rotation_map name="in">open 1 0 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n365</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n418" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[12]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n418" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n418" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n418" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 4 2 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n418</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n393" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[12]-&gt;crossbar clb.I[14]-&gt;crossbar open clb.I[15]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n393" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n393" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n393" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 0 2 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n393</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n380" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[13]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[15]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n380" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n380" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n380" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 1 4 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n380</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n381" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar open clb.I[1]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n381" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n381" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n381" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">0 open 1 3 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n381</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n396" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n396" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n396" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n396" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 1 5 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n396</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n394" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n394" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n394" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n394" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 0 4 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n394</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n371" instance="clb[16]" mode="default">
		<inputs>
			<port name="I">n372 sv_chip3_hierarchy_no_mem^iic_state~2_FF sv_chip3_hierarchy_no_mem^iic_state~3_FF open sv_chip3_hierarchy_no_mem^reg_prog_state~0_FF sv_chip3_hierarchy_no_mem^reg_prog_state~4_FF n373 sv_chip3_hierarchy_no_mem^iic_state~0_FF sv_chip3_hierarchy_no_mem^iic_state~1_FF sv_chip3_hierarchy_no_mem^reg_prog_state~1_FF sv_chip3_hierarchy_no_mem^reg_prog_state~2_FF sv_chip3_hierarchy_no_mem^iic_stop_FF sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="n422" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">open clb.I[4]-&gt;crossbar open clb.I[11]-&gt;crossbar open clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n422" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n422" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open ble6.in[1]-&gt;direct1 open ble6.in[3]-&gt;direct1 open ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n422" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 1 open 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n422</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n367" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar open clb.I[5]-&gt;crossbar open open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n367" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n367" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 open ble6.in[2]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n367" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open open open</port>
							<port_rotation_map name="in">0 open 1 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n367</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n412" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[10]-&gt;crossbar open clb.I[11]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n412" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n412" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 open ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n412" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 1 open 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n412</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n371" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n371" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n371" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n371" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 0 1 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n371</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~17" instance="clb[17]" mode="default">
		<inputs>
			<port name="I">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open fle[9].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="open" instance="fle[8]" />
		<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~17" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">open open open open open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~17" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~17" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~17" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">sv_chip3_hierarchy_no_mem^vidin_addr_reg~17</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~18" instance="clb[18]" mode="default">
		<inputs>
			<port name="I">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open fle[9].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="open" instance="fle[8]" />
		<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~18" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">open open open open open open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~18" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">open open open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~18" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~18" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">sv_chip3_hierarchy_no_mem^vidin_addr_reg~18</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^tm3_vidin_sda" instance="io[19]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^tm3_vidin_sda</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^tm3_vidin_sda" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^tm3_vidin_scl" instance="io[20]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^tm3_vidin_scl</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^tm3_vidin_scl" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_new_data" instance="io[21]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_new_data</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_new_data" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~0" instance="io[22]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~0</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~0" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~1" instance="io[23]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~1</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~1" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~2" instance="io[24]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~2</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~2" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~3" instance="io[25]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~3</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~3" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~4" instance="io[26]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~4</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~4" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~5" instance="io[27]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~5</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~5" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~6" instance="io[28]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~6</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~6" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~7" instance="io[29]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~7</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~7" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~0" instance="io[30]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~0</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~0" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~1" instance="io[31]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~1</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~1" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~2" instance="io[32]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~2</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~2" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~3" instance="io[33]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~3</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~3" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~4" instance="io[34]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~4</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~4" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~5" instance="io[35]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~5</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~5" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~6" instance="io[36]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~6</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~6" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~7" instance="io[37]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~7</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~7" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~8" instance="io[38]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~8</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~8" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~9" instance="io[39]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~9</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~9" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~10" instance="io[40]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~10</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~10" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~11" instance="io[41]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~11</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~11" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~12" instance="io[42]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~12</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~12" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~13" instance="io[43]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~13</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~13" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~14" instance="io[44]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~14</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~14" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~15" instance="io[45]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~15</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~15" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~16" instance="io[46]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~16</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~16" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~17" instance="io[47]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~17</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~17" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~18" instance="io[48]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~18</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~18" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="sv_chip3_hierarchy_no_mem^tm3_clk_v0" instance="io[49]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^tm3_clk_v0" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">sv_chip3_hierarchy_no_mem^tm3_clk_v0</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="sv_chip3_hierarchy_no_mem^tm3_clk_v2" instance="io[50]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^tm3_clk_v2" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">sv_chip3_hierarchy_no_mem^tm3_clk_v2</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_vs" instance="io[51]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_vs" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">sv_chip3_hierarchy_no_mem^tm3_vidin_vs</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_href" instance="io[52]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_href" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">sv_chip3_hierarchy_no_mem^tm3_vidin_href</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_cref" instance="io[53]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_cref" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">sv_chip3_hierarchy_no_mem^tm3_vidin_cref</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_rts0" instance="io[54]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_rts0" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">sv_chip3_hierarchy_no_mem^tm3_vidin_rts0</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~0" instance="io[55]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~0" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~0</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~1" instance="io[56]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~1" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~1</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~2" instance="io[57]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~2" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~2</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~3" instance="io[58]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~3" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~3</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~4" instance="io[59]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~4" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~4</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
