<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>PLL on Project F</title><link>https://projectf.io/tags/pll/</link><description>Recent content in PLL on Project F</description><generator>Hugo</generator><language>en-gb</language><lastBuildDate>Fri, 21 Mar 2025 00:00:00 +0000</lastBuildDate><atom:link href="https://projectf.io/tags/pll/index.xml" rel="self" type="application/rss+xml"/><item><title>ECP5 FPGA Clock Generation</title><link>https://projectf.io/posts/ecp5-fpga-clock/</link><pubDate>Thu, 30 Jan 2025 00:00:00 +0000</pubDate><guid>https://projectf.io/posts/ecp5-fpga-clock/</guid><description>Yosys and nextpnr have excellent support for Lattice ECP5 FPGAs. However, without using the ECP5 PLL (phase-locked loop), you&amp;rsquo;re stuck running at the speed of your dev board oscillator. This post outlines the architecture of ECP5 PLL and provides several practical examples to get you started with generating custom clock frequencies. Generating your own clock frequencies is much more straightforward than it first appears.</description></item></channel></rss>