// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_HH_
#define _softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.h"
#include "softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_exp_table2.h"
#include "softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_invert_taxdS.h"

namespace ap_rtl {

struct softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s : public sc_module {
    // Port declarations 54
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<16> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<16> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<16> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_in< sc_lv<16> > data_V_data_4_V_dout;
    sc_in< sc_logic > data_V_data_4_V_empty_n;
    sc_out< sc_logic > data_V_data_4_V_read;
    sc_in< sc_lv<16> > data_V_data_5_V_dout;
    sc_in< sc_logic > data_V_data_5_V_empty_n;
    sc_out< sc_logic > data_V_data_5_V_read;
    sc_in< sc_lv<16> > data_V_data_6_V_dout;
    sc_in< sc_logic > data_V_data_6_V_empty_n;
    sc_out< sc_logic > data_V_data_6_V_read;
    sc_in< sc_lv<16> > data_V_data_7_V_dout;
    sc_in< sc_logic > data_V_data_7_V_empty_n;
    sc_out< sc_logic > data_V_data_7_V_read;
    sc_out< sc_lv<16> > res_V_data_0_V_din;
    sc_in< sc_logic > res_V_data_0_V_full_n;
    sc_out< sc_logic > res_V_data_0_V_write;
    sc_out< sc_lv<16> > res_V_data_1_V_din;
    sc_in< sc_logic > res_V_data_1_V_full_n;
    sc_out< sc_logic > res_V_data_1_V_write;
    sc_out< sc_lv<16> > res_V_data_2_V_din;
    sc_in< sc_logic > res_V_data_2_V_full_n;
    sc_out< sc_logic > res_V_data_2_V_write;
    sc_out< sc_lv<16> > res_V_data_3_V_din;
    sc_in< sc_logic > res_V_data_3_V_full_n;
    sc_out< sc_logic > res_V_data_3_V_write;
    sc_out< sc_lv<16> > res_V_data_4_V_din;
    sc_in< sc_logic > res_V_data_4_V_full_n;
    sc_out< sc_logic > res_V_data_4_V_write;
    sc_out< sc_lv<16> > res_V_data_5_V_din;
    sc_in< sc_logic > res_V_data_5_V_full_n;
    sc_out< sc_logic > res_V_data_5_V_write;
    sc_out< sc_lv<16> > res_V_data_6_V_din;
    sc_in< sc_logic > res_V_data_6_V_full_n;
    sc_out< sc_logic > res_V_data_6_V_write;
    sc_out< sc_lv<16> > res_V_data_7_V_din;
    sc_in< sc_logic > res_V_data_7_V_full_n;
    sc_out< sc_logic > res_V_data_7_V_write;


    // Module declarations
    softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s(sc_module_name name);
    SC_HAS_PROCESS(softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s);

    ~softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s();

    sc_trace_file* mVcdFile;

    softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_exp_table2* exp_table2_U;
    softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_invert_taxdS* invert_table3_U;
    reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s* grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_517;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > exp_table2_address0;
    sc_signal< sc_logic > exp_table2_ce0;
    sc_signal< sc_lv<17> > exp_table2_q0;
    sc_signal< sc_lv<10> > invert_table3_address0;
    sc_signal< sc_logic > invert_table3_ce0;
    sc_signal< sc_lv<18> > invert_table3_q0;
    sc_signal< sc_logic > data_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > icmp_ln196_reg_1641;
    sc_signal< sc_logic > data_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_V_data_3_V_blk_n;
    sc_signal< sc_logic > data_V_data_4_V_blk_n;
    sc_signal< sc_logic > data_V_data_5_V_blk_n;
    sc_signal< sc_logic > data_V_data_6_V_blk_n;
    sc_signal< sc_logic > data_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<1> > icmp_ln196_reg_1641_pp0_iter3_reg;
    sc_signal< sc_logic > res_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_V_data_4_V_blk_n;
    sc_signal< sc_logic > res_V_data_5_V_blk_n;
    sc_signal< sc_logic > res_V_data_6_V_blk_n;
    sc_signal< sc_logic > res_V_data_7_V_blk_n;
    sc_signal< sc_lv<5> > i_0_reg_474;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln196_fu_542_p2;
    sc_signal< sc_lv<1> > icmp_ln196_reg_1641_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln196_reg_1641_pp0_iter2_reg;
    sc_signal< sc_lv<5> > i_fu_548_p2;
    sc_signal< sc_lv<5> > i_reg_1645;
    sc_signal< sc_lv<16> > data_array_0_V_reg_1650;
    sc_signal< sc_logic > io_acc_block_signal_op60;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state19_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state27_pp0_stage1_iter3;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<16> > data_array_1_V_reg_1656;
    sc_signal< sc_lv<16> > data_array_2_V_reg_1662;
    sc_signal< sc_lv<16> > data_array_3_V_reg_1668;
    sc_signal< sc_lv<16> > data_array_4_V_reg_1674;
    sc_signal< sc_lv<16> > data_array_5_V_reg_1680;
    sc_signal< sc_lv<16> > data_array_6_V_reg_1686;
    sc_signal< sc_lv<16> > data_array_7_V_reg_1692;
    sc_signal< sc_lv<1> > icmp_ln1496_fu_586_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_reg_1698;
    sc_signal< sc_lv<1> > icmp_ln1496_1_fu_592_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_1_reg_1703;
    sc_signal< sc_lv<1> > icmp_ln1496_3_fu_598_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_3_reg_1708;
    sc_signal< sc_lv<1> > icmp_ln1496_4_fu_604_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_4_reg_1713;
    sc_signal< sc_lv<16> > x_max_V_fu_664_p3;
    sc_signal< sc_lv<16> > x_max_V_reg_1718;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state12_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state20_pp0_stage2_iter2;
    sc_signal< sc_logic > io_acc_block_signal_op303;
    sc_signal< bool > ap_block_state28_pp0_stage2_iter3;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state13_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state21_pp0_stage3_iter2;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<10> > y_V_1_fu_1180_p3;
    sc_signal< sc_lv<10> > y_V_1_reg_1728;
    sc_signal< sc_lv<10> > y_V_2_fu_1214_p3;
    sc_signal< sc_lv<10> > y_V_2_reg_1733;
    sc_signal< sc_lv<10> > y_V_3_fu_1248_p3;
    sc_signal< sc_lv<10> > y_V_3_reg_1738;
    sc_signal< sc_lv<10> > y_V_4_fu_1282_p3;
    sc_signal< sc_lv<10> > y_V_4_reg_1743;
    sc_signal< sc_lv<10> > y_V_5_fu_1316_p3;
    sc_signal< sc_lv<10> > y_V_5_reg_1748;
    sc_signal< sc_lv<10> > y_V_6_fu_1350_p3;
    sc_signal< sc_lv<10> > y_V_6_reg_1753;
    sc_signal< sc_lv<10> > y_V_7_fu_1384_p3;
    sc_signal< sc_lv<10> > y_V_7_reg_1758;
    sc_signal< sc_lv<17> > exp_res_0_V_1_reg_1763;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state14_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state22_pp0_stage4_iter2;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<17> > exp_res_0_V_1_reg_1763_pp0_iter1_reg;
    sc_signal< sc_lv<17> > exp_res_1_V_1_reg_1774;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state7_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state15_pp0_stage5_iter1;
    sc_signal< bool > ap_block_state23_pp0_stage5_iter2;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<17> > exp_res_1_V_1_reg_1774_pp0_iter1_reg;
    sc_signal< sc_lv<17> > exp_res_2_V_1_reg_1785;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state8_pp0_stage6_iter0;
    sc_signal< bool > ap_block_state16_pp0_stage6_iter1;
    sc_signal< bool > ap_block_state24_pp0_stage6_iter2;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_lv<17> > exp_res_2_V_1_reg_1785_pp0_iter1_reg;
    sc_signal< sc_lv<17> > exp_res_3_V_1_reg_1796;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state9_pp0_stage7_iter0;
    sc_signal< bool > ap_block_state17_pp0_stage7_iter1;
    sc_signal< bool > ap_block_state25_pp0_stage7_iter2;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_lv<17> > exp_res_3_V_1_reg_1796_pp0_iter1_reg;
    sc_signal< sc_lv<17> > exp_res_4_V_1_reg_1807;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<17> > exp_res_4_V_1_reg_1807_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_5_V_1_reg_1817;
    sc_signal< sc_lv<17> > exp_res_5_V_1_reg_1817_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_6_V_1_reg_1827;
    sc_signal< sc_lv<17> > exp_res_6_V_1_reg_1827_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_7_V_1_reg_1837;
    sc_signal< sc_lv<17> > exp_res_7_V_1_reg_1837_pp0_iter2_reg;
    sc_signal< sc_lv<18> > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_517_ap_return;
    sc_signal< sc_lv<18> > p_Val2_9_reg_1842;
    sc_signal< sc_lv<18> > p_Val2_1_reg_1848;
    sc_signal< sc_lv<18> > inv_exp_sum_V_reg_1859;
    sc_signal< sc_lv<26> > sext_ln241_fu_1557_p1;
    sc_signal< sc_lv<26> > sext_ln241_reg_1864;
    sc_signal< sc_lv<16> > tmp_data_0_V_reg_1869;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<16> > tmp_data_1_V_reg_1874;
    sc_signal< sc_lv<16> > tmp_data_2_V_reg_1879;
    sc_signal< sc_lv<16> > tmp_data_3_V_reg_1884;
    sc_signal< sc_lv<16> > tmp_data_4_V_reg_1889;
    sc_signal< sc_lv<16> > tmp_data_5_V_reg_1894;
    sc_signal< sc_lv<16> > tmp_data_6_V_reg_1899;
    sc_signal< sc_lv<16> > tmp_data_7_V_reg_1904;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_517_ap_start;
    sc_signal< sc_logic > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_517_ap_done;
    sc_signal< sc_logic > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_517_ap_idle;
    sc_signal< sc_logic > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_517_ap_ready;
    sc_signal< sc_lv<5> > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_517_x_V_offset;
    sc_signal< sc_logic > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_517_ap_ce;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0_ignore_call163;
    sc_signal< bool > ap_block_state14_pp0_stage4_iter1_ignore_call163;
    sc_signal< bool > ap_block_state22_pp0_stage4_iter2_ignore_call163;
    sc_signal< bool > ap_block_pp0_stage4_11001_ignoreCallOp228;
    sc_signal< bool > ap_block_state7_pp0_stage5_iter0_ignore_call163;
    sc_signal< bool > ap_block_state15_pp0_stage5_iter1_ignore_call163;
    sc_signal< bool > ap_block_state23_pp0_stage5_iter2_ignore_call163;
    sc_signal< bool > ap_block_pp0_stage5_11001_ignoreCallOp229;
    sc_signal< bool > ap_block_state8_pp0_stage6_iter0_ignore_call164;
    sc_signal< bool > ap_block_state16_pp0_stage6_iter1_ignore_call164;
    sc_signal< bool > ap_block_state24_pp0_stage6_iter2_ignore_call164;
    sc_signal< bool > ap_block_pp0_stage6_11001_ignoreCallOp230;
    sc_signal< bool > ap_block_state9_pp0_stage7_iter0_ignore_call164;
    sc_signal< bool > ap_block_state17_pp0_stage7_iter1_ignore_call164;
    sc_signal< bool > ap_block_state25_pp0_stage7_iter2_ignore_call164;
    sc_signal< bool > ap_block_pp0_stage7_11001_ignoreCallOp231;
    sc_signal< sc_lv<5> > ap_phi_mux_i_0_phi_fu_478_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_517_ap_start_reg;
    sc_signal< sc_lv<17> > exp_res_0_V_fu_340;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< sc_lv<17> > exp_res_1_V_fu_336;
    sc_signal< sc_lv<17> > exp_res_2_V_fu_332;
    sc_signal< sc_lv<17> > exp_res_3_V_fu_328;
    sc_signal< sc_lv<17> > exp_res_4_V_fu_324;
    sc_signal< sc_lv<17> > exp_res_5_V_fu_320;
    sc_signal< sc_lv<17> > exp_res_6_V_fu_316;
    sc_signal< sc_lv<17> > exp_res_7_V_fu_312;
    sc_signal< sc_lv<64> > zext_ln225_fu_1149_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln225_1_fu_1392_p1;
    sc_signal< sc_lv<64> > zext_ln225_2_fu_1396_p1;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_lv<64> > zext_ln225_3_fu_1400_p1;
    sc_signal< sc_lv<64> > zext_ln225_4_fu_1404_p1;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< sc_lv<64> > zext_ln225_5_fu_1429_p1;
    sc_signal< sc_lv<64> > zext_ln225_6_fu_1438_p1;
    sc_signal< sc_lv<64> > zext_ln225_7_fu_1447_p1;
    sc_signal< sc_lv<64> > zext_ln235_fu_1552_p1;
    sc_signal< bool > ap_block_pp0_stage2_01001;
    sc_signal< sc_lv<17> > grp_fu_485_p0;
    sc_signal< sc_lv<26> > zext_ln1118_fu_1561_p1;
    sc_signal< sc_lv<26> > zext_ln1118_1_fu_1565_p1;
    sc_signal< sc_lv<26> > zext_ln1118_2_fu_1569_p1;
    sc_signal< sc_lv<26> > zext_ln1118_3_fu_1573_p1;
    sc_signal< sc_lv<26> > zext_ln1118_4_fu_1577_p1;
    sc_signal< sc_lv<26> > zext_ln1118_5_fu_1581_p1;
    sc_signal< sc_lv<26> > zext_ln1118_6_fu_1585_p1;
    sc_signal< sc_lv<26> > zext_ln1118_7_fu_1589_p1;
    sc_signal< sc_lv<18> > grp_fu_485_p1;
    sc_signal< sc_lv<26> > grp_fu_485_p2;
    sc_signal< sc_lv<16> > icmp_ln1496_fu_586_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_fu_586_p1;
    sc_signal< sc_lv<16> > icmp_ln1496_1_fu_592_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_1_fu_592_p1;
    sc_signal< sc_lv<16> > icmp_ln1496_3_fu_598_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_3_fu_598_p1;
    sc_signal< sc_lv<16> > icmp_ln1496_4_fu_604_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_4_fu_604_p1;
    sc_signal< sc_lv<16> > select_ln65_fu_610_p3;
    sc_signal< sc_lv<16> > select_ln65_1_fu_615_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_2_fu_620_p2;
    sc_signal< sc_lv<16> > select_ln65_3_fu_634_p3;
    sc_signal< sc_lv<16> > select_ln65_4_fu_639_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_5_fu_644_p2;
    sc_signal< sc_lv<16> > select_ln65_2_fu_626_p3;
    sc_signal< sc_lv<16> > select_ln65_5_fu_650_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_6_fu_658_p2;
    sc_signal< sc_lv<17> > sext_ln703_fu_672_p1;
    sc_signal< sc_lv<17> > sext_ln703_1_fu_675_p1;
    sc_signal< sc_lv<17> > sub_ln1193_fu_678_p2;
    sc_signal< sc_lv<1> > tmp_32_fu_692_p3;
    sc_signal< sc_lv<1> > tmp_31_fu_684_p3;
    sc_signal< sc_lv<1> > xor_ln786_fu_700_p2;
    sc_signal< sc_lv<1> > xor_ln340_fu_718_p2;
    sc_signal< sc_lv<17> > sext_ln703_2_fu_730_p1;
    sc_signal< sc_lv<17> > sub_ln1193_1_fu_733_p2;
    sc_signal< sc_lv<1> > tmp_34_fu_747_p3;
    sc_signal< sc_lv<1> > tmp_33_fu_739_p3;
    sc_signal< sc_lv<1> > xor_ln786_1_fu_755_p2;
    sc_signal< sc_lv<1> > xor_ln340_1_fu_773_p2;
    sc_signal< sc_lv<17> > sext_ln703_3_fu_785_p1;
    sc_signal< sc_lv<17> > sub_ln1193_2_fu_788_p2;
    sc_signal< sc_lv<1> > tmp_36_fu_802_p3;
    sc_signal< sc_lv<1> > tmp_35_fu_794_p3;
    sc_signal< sc_lv<1> > xor_ln786_2_fu_810_p2;
    sc_signal< sc_lv<1> > xor_ln340_2_fu_828_p2;
    sc_signal< sc_lv<17> > sext_ln703_4_fu_840_p1;
    sc_signal< sc_lv<17> > sub_ln1193_3_fu_843_p2;
    sc_signal< sc_lv<1> > tmp_38_fu_857_p3;
    sc_signal< sc_lv<1> > tmp_37_fu_849_p3;
    sc_signal< sc_lv<1> > xor_ln786_3_fu_865_p2;
    sc_signal< sc_lv<1> > xor_ln340_3_fu_883_p2;
    sc_signal< sc_lv<17> > sext_ln703_5_fu_895_p1;
    sc_signal< sc_lv<17> > sub_ln1193_4_fu_898_p2;
    sc_signal< sc_lv<1> > tmp_40_fu_912_p3;
    sc_signal< sc_lv<1> > tmp_39_fu_904_p3;
    sc_signal< sc_lv<1> > xor_ln786_4_fu_920_p2;
    sc_signal< sc_lv<1> > xor_ln340_4_fu_938_p2;
    sc_signal< sc_lv<17> > sext_ln703_6_fu_950_p1;
    sc_signal< sc_lv<17> > sub_ln1193_5_fu_953_p2;
    sc_signal< sc_lv<1> > tmp_42_fu_967_p3;
    sc_signal< sc_lv<1> > tmp_41_fu_959_p3;
    sc_signal< sc_lv<1> > xor_ln786_5_fu_975_p2;
    sc_signal< sc_lv<1> > xor_ln340_5_fu_993_p2;
    sc_signal< sc_lv<17> > sext_ln703_7_fu_1005_p1;
    sc_signal< sc_lv<17> > sub_ln1193_6_fu_1008_p2;
    sc_signal< sc_lv<1> > tmp_44_fu_1022_p3;
    sc_signal< sc_lv<1> > tmp_43_fu_1014_p3;
    sc_signal< sc_lv<1> > xor_ln786_6_fu_1030_p2;
    sc_signal< sc_lv<1> > xor_ln340_6_fu_1048_p2;
    sc_signal< sc_lv<17> > sext_ln703_8_fu_1060_p1;
    sc_signal< sc_lv<17> > sub_ln1193_7_fu_1063_p2;
    sc_signal< sc_lv<1> > tmp_46_fu_1077_p3;
    sc_signal< sc_lv<1> > tmp_45_fu_1069_p3;
    sc_signal< sc_lv<1> > xor_ln786_7_fu_1085_p2;
    sc_signal< sc_lv<1> > xor_ln340_7_fu_1103_p2;
    sc_signal< sc_lv<1> > xor_ln340_9_fu_712_p2;
    sc_signal< sc_lv<10> > tmp_fu_1115_p4;
    sc_signal< sc_lv<1> > and_ln786_fu_706_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_724_p2;
    sc_signal< sc_lv<10> > select_ln340_fu_1125_p3;
    sc_signal< sc_lv<10> > select_ln388_fu_1133_p3;
    sc_signal< sc_lv<10> > y_V_fu_1141_p3;
    sc_signal< sc_lv<1> > xor_ln340_10_fu_767_p2;
    sc_signal< sc_lv<10> > tmp_2_fu_1154_p4;
    sc_signal< sc_lv<1> > and_ln786_1_fu_761_p2;
    sc_signal< sc_lv<1> > or_ln340_1_fu_779_p2;
    sc_signal< sc_lv<10> > select_ln340_2_fu_1164_p3;
    sc_signal< sc_lv<10> > select_ln388_1_fu_1172_p3;
    sc_signal< sc_lv<1> > xor_ln340_11_fu_822_p2;
    sc_signal< sc_lv<10> > tmp_4_fu_1188_p4;
    sc_signal< sc_lv<1> > and_ln786_2_fu_816_p2;
    sc_signal< sc_lv<1> > or_ln340_2_fu_834_p2;
    sc_signal< sc_lv<10> > select_ln340_4_fu_1198_p3;
    sc_signal< sc_lv<10> > select_ln388_2_fu_1206_p3;
    sc_signal< sc_lv<1> > xor_ln340_12_fu_877_p2;
    sc_signal< sc_lv<10> > tmp_6_fu_1222_p4;
    sc_signal< sc_lv<1> > and_ln786_3_fu_871_p2;
    sc_signal< sc_lv<1> > or_ln340_3_fu_889_p2;
    sc_signal< sc_lv<10> > select_ln340_6_fu_1232_p3;
    sc_signal< sc_lv<10> > select_ln388_3_fu_1240_p3;
    sc_signal< sc_lv<1> > xor_ln340_13_fu_932_p2;
    sc_signal< sc_lv<10> > tmp_8_fu_1256_p4;
    sc_signal< sc_lv<1> > and_ln786_4_fu_926_p2;
    sc_signal< sc_lv<1> > or_ln340_4_fu_944_p2;
    sc_signal< sc_lv<10> > select_ln340_8_fu_1266_p3;
    sc_signal< sc_lv<10> > select_ln388_4_fu_1274_p3;
    sc_signal< sc_lv<1> > xor_ln340_14_fu_987_p2;
    sc_signal< sc_lv<10> > tmp_10_fu_1290_p4;
    sc_signal< sc_lv<1> > and_ln786_5_fu_981_p2;
    sc_signal< sc_lv<1> > or_ln340_5_fu_999_p2;
    sc_signal< sc_lv<10> > select_ln340_10_fu_1300_p3;
    sc_signal< sc_lv<10> > select_ln388_5_fu_1308_p3;
    sc_signal< sc_lv<1> > xor_ln340_15_fu_1042_p2;
    sc_signal< sc_lv<10> > tmp_12_fu_1324_p4;
    sc_signal< sc_lv<1> > and_ln786_6_fu_1036_p2;
    sc_signal< sc_lv<1> > or_ln340_6_fu_1054_p2;
    sc_signal< sc_lv<10> > select_ln340_12_fu_1334_p3;
    sc_signal< sc_lv<10> > select_ln388_6_fu_1342_p3;
    sc_signal< sc_lv<1> > xor_ln340_16_fu_1097_p2;
    sc_signal< sc_lv<10> > tmp_14_fu_1358_p4;
    sc_signal< sc_lv<1> > and_ln786_7_fu_1091_p2;
    sc_signal< sc_lv<1> > or_ln340_7_fu_1109_p2;
    sc_signal< sc_lv<10> > select_ln340_14_fu_1368_p3;
    sc_signal< sc_lv<10> > select_ln388_7_fu_1376_p3;
    sc_signal< sc_lv<19> > rhs_V_fu_1459_p1;
    sc_signal< sc_lv<19> > lhs_V_fu_1456_p1;
    sc_signal< sc_lv<19> > ret_V_fu_1462_p2;
    sc_signal< sc_lv<18> > p_Val2_12_fu_1476_p2;
    sc_signal< sc_lv<1> > p_Result_12_fu_1480_p3;
    sc_signal< sc_lv<1> > p_Result_s_fu_1468_p3;
    sc_signal< sc_lv<1> > xor_ln786_8_fu_1488_p2;
    sc_signal< sc_lv<1> > xor_ln340_8_fu_1506_p2;
    sc_signal< sc_lv<1> > xor_ln340_17_fu_1500_p2;
    sc_signal< sc_lv<10> > tmp_16_fu_1518_p4;
    sc_signal< sc_lv<1> > underflow_fu_1494_p2;
    sc_signal< sc_lv<1> > or_ln340_8_fu_1512_p2;
    sc_signal< sc_lv<10> > select_ln340_16_fu_1528_p3;
    sc_signal< sc_lv<10> > select_ln388_8_fu_1536_p3;
    sc_signal< sc_lv<10> > y_V_8_fu_1544_p3;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_pp0_stage0;
    static const sc_lv<10> ap_ST_fsm_pp0_stage1;
    static const sc_lv<10> ap_ST_fsm_pp0_stage2;
    static const sc_lv<10> ap_ST_fsm_pp0_stage3;
    static const sc_lv<10> ap_ST_fsm_pp0_stage4;
    static const sc_lv<10> ap_ST_fsm_pp0_stage5;
    static const sc_lv<10> ap_ST_fsm_pp0_stage6;
    static const sc_lv<10> ap_ST_fsm_pp0_stage7;
    static const sc_lv<10> ap_ST_fsm_state29;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<10> ap_const_lv10_1FF;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_9;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_and_ln786_1_fu_761_p2();
    void thread_and_ln786_2_fu_816_p2();
    void thread_and_ln786_3_fu_871_p2();
    void thread_and_ln786_4_fu_926_p2();
    void thread_and_ln786_5_fu_981_p2();
    void thread_and_ln786_6_fu_1036_p2();
    void thread_and_ln786_7_fu_1091_p2();
    void thread_and_ln786_fu_706_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state29();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_01001();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_11001_ignoreCallOp228();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_11001_ignoreCallOp229();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_11001_ignoreCallOp230();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_11001_ignoreCallOp231();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_state10_pp0_stage0_iter1();
    void thread_ap_block_state11_pp0_stage1_iter1();
    void thread_ap_block_state12_pp0_stage2_iter1();
    void thread_ap_block_state13_pp0_stage3_iter1();
    void thread_ap_block_state14_pp0_stage4_iter1();
    void thread_ap_block_state14_pp0_stage4_iter1_ignore_call163();
    void thread_ap_block_state15_pp0_stage5_iter1();
    void thread_ap_block_state15_pp0_stage5_iter1_ignore_call163();
    void thread_ap_block_state16_pp0_stage6_iter1();
    void thread_ap_block_state16_pp0_stage6_iter1_ignore_call164();
    void thread_ap_block_state17_pp0_stage7_iter1();
    void thread_ap_block_state17_pp0_stage7_iter1_ignore_call164();
    void thread_ap_block_state18_pp0_stage0_iter2();
    void thread_ap_block_state19_pp0_stage1_iter2();
    void thread_ap_block_state20_pp0_stage2_iter2();
    void thread_ap_block_state21_pp0_stage3_iter2();
    void thread_ap_block_state22_pp0_stage4_iter2();
    void thread_ap_block_state22_pp0_stage4_iter2_ignore_call163();
    void thread_ap_block_state23_pp0_stage5_iter2();
    void thread_ap_block_state23_pp0_stage5_iter2_ignore_call163();
    void thread_ap_block_state24_pp0_stage6_iter2();
    void thread_ap_block_state24_pp0_stage6_iter2_ignore_call164();
    void thread_ap_block_state25_pp0_stage7_iter2();
    void thread_ap_block_state25_pp0_stage7_iter2_ignore_call164();
    void thread_ap_block_state26_pp0_stage0_iter3();
    void thread_ap_block_state27_pp0_stage1_iter3();
    void thread_ap_block_state28_pp0_stage2_iter3();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0_ignore_call163();
    void thread_ap_block_state7_pp0_stage5_iter0();
    void thread_ap_block_state7_pp0_stage5_iter0_ignore_call163();
    void thread_ap_block_state8_pp0_stage6_iter0();
    void thread_ap_block_state8_pp0_stage6_iter0_ignore_call164();
    void thread_ap_block_state9_pp0_stage7_iter0();
    void thread_ap_block_state9_pp0_stage7_iter0_ignore_call164();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_0_phi_fu_478_p4();
    void thread_ap_ready();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_data_V_data_4_V_blk_n();
    void thread_data_V_data_4_V_read();
    void thread_data_V_data_5_V_blk_n();
    void thread_data_V_data_5_V_read();
    void thread_data_V_data_6_V_blk_n();
    void thread_data_V_data_6_V_read();
    void thread_data_V_data_7_V_blk_n();
    void thread_data_V_data_7_V_read();
    void thread_exp_table2_address0();
    void thread_exp_table2_ce0();
    void thread_grp_fu_485_p0();
    void thread_grp_fu_485_p1();
    void thread_grp_fu_485_p2();
    void thread_grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_517_ap_ce();
    void thread_grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_517_ap_start();
    void thread_grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_517_x_V_offset();
    void thread_i_fu_548_p2();
    void thread_icmp_ln1496_1_fu_592_p0();
    void thread_icmp_ln1496_1_fu_592_p1();
    void thread_icmp_ln1496_1_fu_592_p2();
    void thread_icmp_ln1496_2_fu_620_p2();
    void thread_icmp_ln1496_3_fu_598_p0();
    void thread_icmp_ln1496_3_fu_598_p1();
    void thread_icmp_ln1496_3_fu_598_p2();
    void thread_icmp_ln1496_4_fu_604_p0();
    void thread_icmp_ln1496_4_fu_604_p1();
    void thread_icmp_ln1496_4_fu_604_p2();
    void thread_icmp_ln1496_5_fu_644_p2();
    void thread_icmp_ln1496_6_fu_658_p2();
    void thread_icmp_ln1496_fu_586_p0();
    void thread_icmp_ln1496_fu_586_p1();
    void thread_icmp_ln1496_fu_586_p2();
    void thread_icmp_ln196_fu_542_p2();
    void thread_invert_table3_address0();
    void thread_invert_table3_ce0();
    void thread_io_acc_block_signal_op303();
    void thread_io_acc_block_signal_op60();
    void thread_lhs_V_fu_1456_p1();
    void thread_or_ln340_1_fu_779_p2();
    void thread_or_ln340_2_fu_834_p2();
    void thread_or_ln340_3_fu_889_p2();
    void thread_or_ln340_4_fu_944_p2();
    void thread_or_ln340_5_fu_999_p2();
    void thread_or_ln340_6_fu_1054_p2();
    void thread_or_ln340_7_fu_1109_p2();
    void thread_or_ln340_8_fu_1512_p2();
    void thread_or_ln340_fu_724_p2();
    void thread_p_Result_12_fu_1480_p3();
    void thread_p_Result_s_fu_1468_p3();
    void thread_p_Val2_12_fu_1476_p2();
    void thread_res_V_data_0_V_blk_n();
    void thread_res_V_data_0_V_din();
    void thread_res_V_data_0_V_write();
    void thread_res_V_data_1_V_blk_n();
    void thread_res_V_data_1_V_din();
    void thread_res_V_data_1_V_write();
    void thread_res_V_data_2_V_blk_n();
    void thread_res_V_data_2_V_din();
    void thread_res_V_data_2_V_write();
    void thread_res_V_data_3_V_blk_n();
    void thread_res_V_data_3_V_din();
    void thread_res_V_data_3_V_write();
    void thread_res_V_data_4_V_blk_n();
    void thread_res_V_data_4_V_din();
    void thread_res_V_data_4_V_write();
    void thread_res_V_data_5_V_blk_n();
    void thread_res_V_data_5_V_din();
    void thread_res_V_data_5_V_write();
    void thread_res_V_data_6_V_blk_n();
    void thread_res_V_data_6_V_din();
    void thread_res_V_data_6_V_write();
    void thread_res_V_data_7_V_blk_n();
    void thread_res_V_data_7_V_din();
    void thread_res_V_data_7_V_write();
    void thread_ret_V_fu_1462_p2();
    void thread_rhs_V_fu_1459_p1();
    void thread_select_ln340_10_fu_1300_p3();
    void thread_select_ln340_12_fu_1334_p3();
    void thread_select_ln340_14_fu_1368_p3();
    void thread_select_ln340_16_fu_1528_p3();
    void thread_select_ln340_2_fu_1164_p3();
    void thread_select_ln340_4_fu_1198_p3();
    void thread_select_ln340_6_fu_1232_p3();
    void thread_select_ln340_8_fu_1266_p3();
    void thread_select_ln340_fu_1125_p3();
    void thread_select_ln388_1_fu_1172_p3();
    void thread_select_ln388_2_fu_1206_p3();
    void thread_select_ln388_3_fu_1240_p3();
    void thread_select_ln388_4_fu_1274_p3();
    void thread_select_ln388_5_fu_1308_p3();
    void thread_select_ln388_6_fu_1342_p3();
    void thread_select_ln388_7_fu_1376_p3();
    void thread_select_ln388_8_fu_1536_p3();
    void thread_select_ln388_fu_1133_p3();
    void thread_select_ln65_1_fu_615_p3();
    void thread_select_ln65_2_fu_626_p3();
    void thread_select_ln65_3_fu_634_p3();
    void thread_select_ln65_4_fu_639_p3();
    void thread_select_ln65_5_fu_650_p3();
    void thread_select_ln65_fu_610_p3();
    void thread_sext_ln241_fu_1557_p1();
    void thread_sext_ln703_1_fu_675_p1();
    void thread_sext_ln703_2_fu_730_p1();
    void thread_sext_ln703_3_fu_785_p1();
    void thread_sext_ln703_4_fu_840_p1();
    void thread_sext_ln703_5_fu_895_p1();
    void thread_sext_ln703_6_fu_950_p1();
    void thread_sext_ln703_7_fu_1005_p1();
    void thread_sext_ln703_8_fu_1060_p1();
    void thread_sext_ln703_fu_672_p1();
    void thread_sub_ln1193_1_fu_733_p2();
    void thread_sub_ln1193_2_fu_788_p2();
    void thread_sub_ln1193_3_fu_843_p2();
    void thread_sub_ln1193_4_fu_898_p2();
    void thread_sub_ln1193_5_fu_953_p2();
    void thread_sub_ln1193_6_fu_1008_p2();
    void thread_sub_ln1193_7_fu_1063_p2();
    void thread_sub_ln1193_fu_678_p2();
    void thread_tmp_10_fu_1290_p4();
    void thread_tmp_12_fu_1324_p4();
    void thread_tmp_14_fu_1358_p4();
    void thread_tmp_16_fu_1518_p4();
    void thread_tmp_2_fu_1154_p4();
    void thread_tmp_31_fu_684_p3();
    void thread_tmp_32_fu_692_p3();
    void thread_tmp_33_fu_739_p3();
    void thread_tmp_34_fu_747_p3();
    void thread_tmp_35_fu_794_p3();
    void thread_tmp_36_fu_802_p3();
    void thread_tmp_37_fu_849_p3();
    void thread_tmp_38_fu_857_p3();
    void thread_tmp_39_fu_904_p3();
    void thread_tmp_40_fu_912_p3();
    void thread_tmp_41_fu_959_p3();
    void thread_tmp_42_fu_967_p3();
    void thread_tmp_43_fu_1014_p3();
    void thread_tmp_44_fu_1022_p3();
    void thread_tmp_45_fu_1069_p3();
    void thread_tmp_46_fu_1077_p3();
    void thread_tmp_4_fu_1188_p4();
    void thread_tmp_6_fu_1222_p4();
    void thread_tmp_8_fu_1256_p4();
    void thread_tmp_fu_1115_p4();
    void thread_underflow_fu_1494_p2();
    void thread_x_max_V_fu_664_p3();
    void thread_xor_ln340_10_fu_767_p2();
    void thread_xor_ln340_11_fu_822_p2();
    void thread_xor_ln340_12_fu_877_p2();
    void thread_xor_ln340_13_fu_932_p2();
    void thread_xor_ln340_14_fu_987_p2();
    void thread_xor_ln340_15_fu_1042_p2();
    void thread_xor_ln340_16_fu_1097_p2();
    void thread_xor_ln340_17_fu_1500_p2();
    void thread_xor_ln340_1_fu_773_p2();
    void thread_xor_ln340_2_fu_828_p2();
    void thread_xor_ln340_3_fu_883_p2();
    void thread_xor_ln340_4_fu_938_p2();
    void thread_xor_ln340_5_fu_993_p2();
    void thread_xor_ln340_6_fu_1048_p2();
    void thread_xor_ln340_7_fu_1103_p2();
    void thread_xor_ln340_8_fu_1506_p2();
    void thread_xor_ln340_9_fu_712_p2();
    void thread_xor_ln340_fu_718_p2();
    void thread_xor_ln786_1_fu_755_p2();
    void thread_xor_ln786_2_fu_810_p2();
    void thread_xor_ln786_3_fu_865_p2();
    void thread_xor_ln786_4_fu_920_p2();
    void thread_xor_ln786_5_fu_975_p2();
    void thread_xor_ln786_6_fu_1030_p2();
    void thread_xor_ln786_7_fu_1085_p2();
    void thread_xor_ln786_8_fu_1488_p2();
    void thread_xor_ln786_fu_700_p2();
    void thread_y_V_1_fu_1180_p3();
    void thread_y_V_2_fu_1214_p3();
    void thread_y_V_3_fu_1248_p3();
    void thread_y_V_4_fu_1282_p3();
    void thread_y_V_5_fu_1316_p3();
    void thread_y_V_6_fu_1350_p3();
    void thread_y_V_7_fu_1384_p3();
    void thread_y_V_8_fu_1544_p3();
    void thread_y_V_fu_1141_p3();
    void thread_zext_ln1118_1_fu_1565_p1();
    void thread_zext_ln1118_2_fu_1569_p1();
    void thread_zext_ln1118_3_fu_1573_p1();
    void thread_zext_ln1118_4_fu_1577_p1();
    void thread_zext_ln1118_5_fu_1581_p1();
    void thread_zext_ln1118_6_fu_1585_p1();
    void thread_zext_ln1118_7_fu_1589_p1();
    void thread_zext_ln1118_fu_1561_p1();
    void thread_zext_ln225_1_fu_1392_p1();
    void thread_zext_ln225_2_fu_1396_p1();
    void thread_zext_ln225_3_fu_1400_p1();
    void thread_zext_ln225_4_fu_1404_p1();
    void thread_zext_ln225_5_fu_1429_p1();
    void thread_zext_ln225_6_fu_1438_p1();
    void thread_zext_ln225_7_fu_1447_p1();
    void thread_zext_ln225_fu_1149_p1();
    void thread_zext_ln235_fu_1552_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
