var veridocModuleInformation= {"moduleName":"sparc_exu_reg",
"moduleFile":"Unknown",
"moduleLine":"2242",
"moduleBrief":"None",
"children":[
"mux4ds","mux2ds","mux2ds","mux2ds","mux2ds","dff_s","dff_s","dff_s","dff_s"]
,
"ports":[
{"name":"clk",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"se",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"thr_out",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"wen_w",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"thr_w",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"data_in_w",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"data_out",
"type":"wire",
"range":"? : ?",
"direction":"Output",
}]
,
"params":[
]
,
"instantiations":[
]
,
"nets":[
]
,
"tasks":[
]
,
"functions":[
]
,
"variables":[
]
,
"initials":[
]
,
"processes":[
]
};

veridoc_render_module();
