// Seed: 1793504328
module module_0 (
    output tri  id_0,
    input  wand id_1,
    input  wor  id_2,
    input  tri1 id_3,
    input  wire id_4,
    output wire id_5
);
  id_7(
      .id_0(), .id_1(1'b0), .id_2(""), .id_3(id_3), .id_4("")
  );
  supply1 id_8 = 1 ? 1 ==? id_1 : 1 == 1'b0;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    output logic id_2,
    input wand id_3,
    input logic id_4,
    output supply0 id_5,
    input wor id_6
);
  assign id_5 = id_0 - id_0;
  module_0(
      id_5, id_0, id_6, id_0, id_3, id_1
  );
  always id_2 = @(posedge id_4) 1;
endmodule
