<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [hatari-devel] Strange CPU cycles
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/hatari-devel/2010q1/index.html" >
   <LINK REL="made" HREF="mailto:hatari-devel%40lists.berlios.de?Subject=Re%3A%20%5Bhatari-devel%5D%20Strange%20CPU%20cycles&In-Reply-To=%3Calpine.LMD.2.00.1002231322200.1931%40pulsar.staff.proxad.net%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="001521.html">
   <LINK REL="Next"  HREF="001523.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[hatari-devel] Strange CPU cycles</H1>
    <B>npomarede at corp.free.fr</B> 
    <A HREF="mailto:hatari-devel%40lists.berlios.de?Subject=Re%3A%20%5Bhatari-devel%5D%20Strange%20CPU%20cycles&In-Reply-To=%3Calpine.LMD.2.00.1002231322200.1931%40pulsar.staff.proxad.net%3E"
       TITLE="[hatari-devel] Strange CPU cycles">npomarede at corp.free.fr
       </A><BR>
    <I>Tue Feb 23 13:43:59 CET 2010</I>
    <P><UL>
        <LI>Previous message: <A HREF="001521.html">[hatari-devel] Strange CPU cycles
</A></li>
        <LI>Next message: <A HREF="001523.html">[hatari-devel] Strange CPU cycles
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1522">[ date ]</a>
              <a href="thread.html#1522">[ thread ]</a>
              <a href="subject.html#1522">[ subject ]</a>
              <a href="author.html#1522">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>On Tue, 23 Feb 2010, Laurent Sallafranque wrote:

&gt;<i> Hello,
</I>&gt;<i>
</I>&gt;<i> I've added the following spy in the code :
</I>&gt;<i>
</I>&gt;<i> /**
</I>&gt;<i> * Run DSP for certain cycles
</I>&gt;<i> */
</I>&gt;<i> void DSP_Run(int nHostCycles)
</I>&gt;<i> {
</I>&gt;<i> #if ENABLE_DSP_EMU
</I>&gt;<i>    /* Cycles emulation is just a rough approximation by now.
</I>&gt;<i>     * (to be tuned ...) */
</I>&gt;<i>    int i = nHostCycles * 2 + 2;
</I>&gt;<i>    int dsp_cycle = 0;
</I>&gt;<i>
</I>&gt;<i>    if (i &gt; 50)
</I>&gt;<i>        fprintf(stderr, &quot;%d i\n&quot;, i);
</I>&gt;<i>
</I>&gt;<i> ...
</I>&gt;<i>
</I>&gt;<i> I've started a demo. From Falcon boot to demo running ,I've got many
</I>&gt;<i> 68030 instructions that are &gt; 50 cycles :
</I>&gt;<i> ...
</I>&gt;<i> 86 i
</I>&gt;<i> 86 i
</I>&gt;<i> 258 i
</I>&gt;<i> 82 i
</I>&gt;<i> 54 i
</I>&gt;<i> 274 i
</I>&gt;<i> 82 i
</I>&gt;<i> 54 i
</I>&gt;<i> 262 i
</I>&gt;<i> 82 i
</I>&gt;<i> 54 i
</I>&gt;<i> 270 i
</I>&gt;<i> 82 i
</I>&gt;<i> 54 i
</I>&gt;<i> 270 i
</I>
It's possible to have instruction &gt; 50 cycles, those are certainly some 
exceptions (when interrupts occur for example). The timings used are those 
for a 68000, 68030 version might be a little faster, but I don't think 
this is a cause, exceptions don't happen that often in the end (when 
compared to a 32 Mhz cpu total number of cycles)

You can try to print &quot;OpcodeName[OpcodeFamily]&quot; as %s (see m68000.h for 
example) to see what kind of instruction is above 50 for example.

&gt;<i>
</I>&gt;<i> This is just a small copy of what I get in real.
</I>&gt;<i>
</I>&gt;<i> How is it possible that a 68030 takes 258 cycles ?
</I>&gt;<i> As DSP code and crossbar code are relative to CPU cycles, it looks
</I>&gt;<i> strange for me.
</I>
Current code doesn't allow to run cpu/dsp in synchronous mode where the 
bus would be the &quot;master&quot; clock, not the cpu (such a mode could be 
possible, but it would be *extremely* slower because each cpu instruction 
would have to be splitted into 2 cycles and every 2 cycles we could need 
to check if next bus acces should go to cpu or blitter or dma sound or 
...).

Latest winuae has a cycle exact mode for the 68000 / A500 mode, where 
every cycle goes to bus or copper or blitter ...

In our case, as cpu is the master clock this means that if the cpu needs 
144 cycles for an instruction, then you should execute the equivalent 
number of 144 cpu cycles for the dsp (so for example you process 60 
consecutive dsp instructions) and then you return to the cpu emulation (I 
think this is already working like this)


Nicolas

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="001521.html">[hatari-devel] Strange CPU cycles
</A></li>
	<LI>Next message: <A HREF="001523.html">[hatari-devel] Strange CPU cycles
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1522">[ date ]</a>
              <a href="thread.html#1522">[ thread ]</a>
              <a href="subject.html#1522">[ subject ]</a>
              <a href="author.html#1522">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/hatari-devel">More information about the hatari-devel
mailing list</a><br>
</body></html>
