Timing Report Max Delay Analysis

SmartTime Version v9.0
Actel Corporation - Actel Designer Software Release v9.0 (Version 9.0.0.15)
Copyright (c) 1989-2010
Date: Tue Oct 26 23:53:21 2010


Design: main
Family: IGLOO
Die: AGLN125V5Z
Package: 100 VQFP
Temperature: COM
Voltage: COM
Speed Grade: STD
Design State: Post-Layout
Data source: Advanced
Min Operating Condition: BEST
Max Operating Condition: WORST
Scenario for Timing Analysis: Primary


-----------------------------------------------------
SUMMARY

Clock Domain:               osc48m
Period (ns):                5.000
Frequency (MHz):            200.000
Required Period (ns):       20.833
Required Frequency (MHz):   48.001
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      6.446
Max Clock-To-Out (ns):      10.388

Clock Domain:               pld_ctr[2]
Period (ns):                5.000
Frequency (MHz):            200.000
Required Period (ns):       20.833
Required Frequency (MHz):   48.001
External Setup (ns):        3.428
External Hold (ns):         0.351
Min Clock-To-Out (ns):      5.560
Max Clock-To-Out (ns):      14.488

Clock Domain:               u0/osc48m_out:Q
Period (ns):                25.833
Frequency (MHz):            38.710
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               u0/u0/Core:GLC
Period (ns):                9.100
Frequency (MHz):            109.890
Required Period (ns):       10.416
Required Frequency (MHz):   96.006
External Setup (ns):        1.380
External Hold (ns):         1.358
Min Clock-To-Out (ns):      7.760
Max Clock-To-Out (ns):      16.400

Clock Domain:               u2/u1/next_state:Q
Period (ns):                6.568
Frequency (MHz):            152.253
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        1.920
External Hold (ns):         0.673
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               u2/u2/read_clk:Q
Period (ns):                7.038
Frequency (MHz):            142.086
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               u0/u0/Core:GLB
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       124.998
Required Frequency (MHz):   8.000
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               u0/u0/Core:GLA
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       166.664
Required Frequency (MHz):   6.000
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

                            Input to Output
Min Delay (ns):             4.276
Max Delay (ns):             10.638

END SUMMARY
-----------------------------------------------------

Clock Domain osc48m

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin osc48m_pad/U0/U0:PAD

SET Register to Register

No Path

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        u0/u0/Core:CLKA
  To:                          usb_osc
  Delay (ns):                  8.290
  Slack (ns):
  Arrival (ns):                10.388
  Required (ns):
  Clock to Out (ns):           10.388

Path 2
  From:                        u0/u0/Core:CLKA
  To:                          mcu_osc
  Delay (ns):                  7.780
  Slack (ns):
  Arrival (ns):                9.878
  Required (ns):
  Clock to Out (ns):           9.878


Expanded Path 1
  From: u0/u0/Core:CLKA
  To: usb_osc
  data required time                             N/C
  data arrival time                          -   10.388
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        osc48m
               +     0.000          Clock source
  0.000                        osc48m (r)
               +     0.000          net: osc48m
  0.000                        osc48m_pad/U0/U0:PAD (r)
               +     1.189          cell: ADLIB:IOPAD_IN
  1.189                        osc48m_pad/U0/U0:Y (r)
               +     0.000          net: osc48m_pad/U0/NET1
  1.189                        osc48m_pad/U0/U1:YIN (r)
               +     0.188          cell: ADLIB:IOIN_IB
  1.377                        osc48m_pad/U0/U1:Y (r)
               +     0.721          net: osc48m_c
  2.098                        u0/u0/Core:CLKA (r)
               +     2.501          cell: ADLIB:PLL
  4.599                        u0/u0/Core:GLA (r)
               +     0.730          net: osc6m
  5.329                        usb_osc_pad_RNO:B (r)
               +     0.569          cell: ADLIB:NOR2B
  5.898                        usb_osc_pad_RNO:Y (r)
               +     1.281          net: usb_osc_c
  7.179                        usb_osc_pad/U0/U1:D (r)
               +     0.969          cell: ADLIB:IOTRI_OB_EB
  8.148                        usb_osc_pad/U0/U1:DOUT (r)
               +     0.000          net: usb_osc_pad/U0/NET1
  8.148                        usb_osc_pad/U0/U0:D (r)
               +     2.240          cell: ADLIB:IOPAD_TRI
  10.388                       usb_osc_pad/U0/U0:PAD (r)
               +     0.000          net: usb_osc
  10.388                       usb_osc (r)
                                    
  10.388                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          osc48m
               +     0.000          Clock source
  N/C                          osc48m (r)
                                    
  N/C                          usb_osc (r)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain pld_ctr[2]

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin pld_ctr_pad[2]/U0/U0:PAD

SET Register to Register

No Path

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        pld_ctr[0]
  To:                          mode[0]:D
  Delay (ns):                  4.383
  Slack (ns):
  Arrival (ns):                4.383
  Required (ns):
  Setup (ns):                  0.784
  External Setup (ns):         3.428

Path 2
  From:                        pld_ctr[1]
  To:                          mode[1]:D
  Delay (ns):                  1.647
  Slack (ns):
  Arrival (ns):                1.647
  Required (ns):
  Setup (ns):                  0.836
  External Setup (ns):         0.744


Expanded Path 1
  From: pld_ctr[0]
  To: mode[0]:D
  data required time                             N/C
  data arrival time                          -   4.383
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        pld_ctr[0] (r)
               +     0.000          net: pld_ctr[0]
  0.000                        pld_ctr_pad[0]/U0/U0:PAD (r)
               +     1.189          cell: ADLIB:IOPAD_IN
  1.189                        pld_ctr_pad[0]/U0/U0:Y (r)
               +     0.000          net: pld_ctr_pad[0]/U0/NET1
  1.189                        pld_ctr_pad[0]/U0/U1:YIN (r)
               +     0.188          cell: ADLIB:IOIN_IB
  1.377                        pld_ctr_pad[0]/U0/U1:Y (r)
               +     1.178          net: pld_ctr_c[0]_CLKINT_DRIVER
  2.555                        pld_ctr_pad[0]_CLKINT:A (r)
               +     1.197          cell: ADLIB:CLKINT
  3.752                        pld_ctr_pad[0]_CLKINT:Y (r)
               +     0.631          net: pld_ctr_c[0]
  4.383                        mode[0]:D (r)
                                    
  4.383                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          pld_ctr[2]
               +     0.000          Clock source
  N/C                          pld_ctr[2] (r)
               +     0.000          net: pld_ctr[2]
  N/C                          pld_ctr_pad[2]/U0/U0:PAD (r)
               +     1.189          cell: ADLIB:IOPAD_IN
  N/C                          pld_ctr_pad[2]/U0/U0:Y (r)
               +     0.000          net: pld_ctr_pad[2]/U0/NET1
  N/C                          pld_ctr_pad[2]/U0/U1:YIN (r)
               +     0.188          cell: ADLIB:IOIN_IB
  N/C                          pld_ctr_pad[2]/U0/U1:Y (r)
               +     0.362          net: pld_ctr_c[2]
  N/C                          mode[0]:CLK (r)
               -     0.784          Library setup time: ADLIB:DFN1
  N/C                          mode[0]:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        mode[1]:CLK
  To:                          pld_data[14]
  Delay (ns):                  12.749
  Slack (ns):
  Arrival (ns):                14.488
  Required (ns):
  Clock to Out (ns):           14.488

Path 2
  From:                        mode[1]:CLK
  To:                          mote_tck
  Delay (ns):                  12.729
  Slack (ns):
  Arrival (ns):                14.468
  Required (ns):
  Clock to Out (ns):           14.468

Path 3
  From:                        mode[1]:CLK
  To:                          mote_tdi
  Delay (ns):                  12.477
  Slack (ns):
  Arrival (ns):                14.216
  Required (ns):
  Clock to Out (ns):           14.216

Path 4
  From:                        mode[0]:CLK
  To:                          pld_data[14]
  Delay (ns):                  12.207
  Slack (ns):
  Arrival (ns):                13.946
  Required (ns):
  Clock to Out (ns):           13.946

Path 5
  From:                        mode[1]:CLK
  To:                          pld_data[5]
  Delay (ns):                  12.102
  Slack (ns):
  Arrival (ns):                13.841
  Required (ns):
  Clock to Out (ns):           13.841


Expanded Path 1
  From: mode[1]:CLK
  To: pld_data[14]
  data required time                             N/C
  data arrival time                          -   14.488
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        pld_ctr[2]
               +     0.000          Clock source
  0.000                        pld_ctr[2] (r)
               +     0.000          net: pld_ctr[2]
  0.000                        pld_ctr_pad[2]/U0/U0:PAD (r)
               +     1.189          cell: ADLIB:IOPAD_IN
  1.189                        pld_ctr_pad[2]/U0/U0:Y (r)
               +     0.000          net: pld_ctr_pad[2]/U0/NET1
  1.189                        pld_ctr_pad[2]/U0/U1:YIN (r)
               +     0.188          cell: ADLIB:IOIN_IB
  1.377                        pld_ctr_pad[2]/U0/U1:Y (r)
               +     0.362          net: pld_ctr_c[2]
  1.739                        mode[1]:CLK (r)
               +     0.617          cell: ADLIB:DFN1
  2.356                        mode[1]:Q (r)
               +     2.366          net: mode[1]
  4.722                        mode_RNIBN5F[0]:A (r)
               +     1.023          cell: ADLIB:NOR2A
  5.745                        mode_RNIBN5F[0]:Y (r)
               +     5.643          net: mode_RNIBN5F[0]
  11.388                       pld_data_pad[14]/U0/U1:E (r)
               +     0.661          cell: ADLIB:IOBI_IB_OB_EB
  12.049                       pld_data_pad[14]/U0/U1:EOUT (r)
               +     0.000          net: pld_data_pad[14]/U0/NET2
  12.049                       pld_data_pad[14]/U0/U0:E (r)
               +     2.439          cell: ADLIB:IOPAD_BI
  14.488                       pld_data_pad[14]/U0/U0:PAD (f)
               +     0.000          net: pld_data[14]
  14.488                       pld_data[14] (f)
                                    
  14.488                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          pld_ctr[2]
               +     0.000          Clock source
  N/C                          pld_ctr[2] (r)
                                    
  N/C                          pld_data[14] (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain u0/osc48m_out:Q

SET Register to Register

Path 1
  From:                        u2/u2/min[7]/U1:CLK
  To:                          u2/u2/result[1]:E
  Delay (ns):                  25.285
  Slack (ns):
  Arrival (ns):                28.795
  Required (ns):
  Setup (ns):                  0.534
  Minimum Period (ns):         25.833

Path 2
  From:                        u2/u2/min[7]/U1:CLK
  To:                          u2/u2/result[0]:E
  Delay (ns):                  25.050
  Slack (ns):
  Arrival (ns):                28.560
  Required (ns):
  Setup (ns):                  0.534
  Minimum Period (ns):         25.599

Path 3
  From:                        u2/u2/min[7]/U1:CLK
  To:                          u2/u2/result[7]:E
  Delay (ns):                  24.964
  Slack (ns):
  Arrival (ns):                28.474
  Required (ns):
  Setup (ns):                  0.534
  Minimum Period (ns):         25.512

Path 4
  From:                        u2/u2/min[7]/U1:CLK
  To:                          u2/u2/result[11]:E
  Delay (ns):                  24.964
  Slack (ns):
  Arrival (ns):                28.474
  Required (ns):
  Setup (ns):                  0.534
  Minimum Period (ns):         25.512

Path 5
  From:                        u2/u2/min[7]/U1:CLK
  To:                          u2/u2/result[8]:E
  Delay (ns):                  24.964
  Slack (ns):
  Arrival (ns):                28.474
  Required (ns):
  Setup (ns):                  0.534
  Minimum Period (ns):         25.512


Expanded Path 1
  From: u2/u2/min[7]/U1:CLK
  To: u2/u2/result[1]:E
  data required time                             N/C
  data arrival time                          -   28.795
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        u0/osc48m_out:Q
               +     0.000          Clock source
  0.000                        u0/osc48m_out:Q (r)
               +     1.537          net: u0/mem_clk_i
  1.537                        u0/osc48m_out_RNIQM56:A (r)
               +     1.197          cell: ADLIB:CLKINT
  2.734                        u0/osc48m_out_RNIQM56:Y (r)
               +     0.776          net: mem_clk
  3.510                        u2/u2/min[7]/U1:CLK (r)
               +     0.663          cell: ADLIB:DFN1C1
  4.173                        u2/u2/min[7]/U1:Q (r)
               +     5.944          net: u2/u2/min[7]
  10.117                       u2/u2/un1_max_0_I_23:B (r)
               +     0.917          cell: ADLIB:AO1C
  11.034                       u2/u2/un1_max_0_I_23:Y (r)
               +     0.262          net: u2/u2/N_30_0
  11.296                       u2/u2/un1_max_0_I_26:B (r)
               +     1.268          cell: ADLIB:OA1A
  12.564                       u2/u2/un1_max_0_I_26:Y (r)
               +     0.264          net: u2/u2/N_33
  12.828                       u2/u2/un1_max_0_I_27:A (r)
               +     1.335          cell: ADLIB:OA1
  14.163                       u2/u2/un1_max_0_I_27:Y (r)
               +     1.638          net: u2/u2/DWACT_COMP0_E_1[0]
  15.801                       u2/u2/un1_max_0_I_51:C (r)
               +     0.998          cell: ADLIB:AO1
  16.799                       u2/u2/un1_max_0_I_51:Y (r)
               +     1.226          net: u2/u2/I_51
  18.025                       u2/u2/mid_RNIB9GR7[5]:C (r)
               +     0.937          cell: ADLIB:AO1
  18.962                       u2/u2/mid_RNIB9GR7[5]:Y (r)
               +     0.275          net: u2/u2/result3
  19.237                       u2/u2/next_state_RNI90J28[1]:A (r)
               +     0.445          cell: ADLIB:NOR2
  19.682                       u2/u2/next_state_RNI90J28[1]:Y (f)
               +     2.168          net: u2/u2/N_29
  21.850                       u2/u2/next_state_RNI3JUL11[1]:B (f)
               +     1.534          cell: ADLIB:OR2A
  23.384                       u2/u2/next_state_RNI3JUL11[1]:Y (f)
               +     5.411          net: u2/u2/N_9
  28.795                       u2/u2/result[1]:E (f)
                                    
  28.795                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          u0/osc48m_out:Q
               +     0.000          Clock source
  N/C                          u0/osc48m_out:Q (r)
               +     1.537          net: u0/mem_clk_i
  N/C                          u0/osc48m_out_RNIQM56:A (r)
               +     1.197          cell: ADLIB:CLKINT
  N/C                          u0/osc48m_out_RNIQM56:Y (r)
               +     0.762          net: mem_clk
  N/C                          u2/u2/result[1]:CLK (r)
               -     0.534          Library setup time: ADLIB:DFN1E0
  N/C                          u2/u2/result[1]:E


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain u0/u0/Core:GLC

SET Register to Register

Path 1
  From:                        search_result_reg[6]:CLK
  To:                          pc_poll_rx:D
  Delay (ns):                  8.329
  Slack (ns):                  1.316
  Arrival (ns):                15.083
  Required (ns):               16.399
  Setup (ns):                  0.757
  Minimum Period (ns):         9.100

Path 2
  From:                        u1/u0/bit_count[3]:CLK
  To:                          u1/u0/tms:D
  Delay (ns):                  8.013
  Slack (ns):                  1.647
  Arrival (ns):                14.777
  Required (ns):               16.424
  Setup (ns):                  0.757
  Minimum Period (ns):         8.769

Path 3
  From:                        u1/u0/bit_count[2]:CLK
  To:                          u1/u0/tms:D
  Delay (ns):                  7.734
  Slack (ns):                  1.926
  Arrival (ns):                14.498
  Required (ns):               16.424
  Setup (ns):                  0.757
  Minimum Period (ns):         8.490

Path 4
  From:                        u1/u0/next_state[8]:CLK
  To:                          u1/u0/tms:D
  Delay (ns):                  7.371
  Slack (ns):                  2.170
  Arrival (ns):                14.203
  Required (ns):               16.373
  Setup (ns):                  0.808
  Minimum Period (ns):         8.246

Path 5
  From:                        u1/u0/bit_count[0]:CLK
  To:                          u1/u0/tms:D
  Delay (ns):                  7.476
  Slack (ns):                  2.183
  Arrival (ns):                14.241
  Required (ns):               16.424
  Setup (ns):                  0.757
  Minimum Period (ns):         8.233


Expanded Path 1
  From: search_result_reg[6]:CLK
  To: pc_poll_rx:D
  data required time                             16.399
  data arrival time                          -   15.083
  slack                                          1.316
  ________________________________________________________
  Data arrival time calculation
  0.000                        u0/u0/Core:GLC
               +     0.000          Clock source
  0.000                        u0/u0/Core:GLC (r)
               +     6.019          Clock generation
  6.019
               +     0.735          net: main_clk
  6.754                        search_result_reg[6]:CLK (r)
               +     0.886          cell: ADLIB:DFN1E1
  7.640                        search_result_reg[6]:Q (f)
               +     0.211          net: search_result_reg[6]
  7.851                        pc_poll_rx_RNO_21:A (f)
               +     0.598          cell: ADLIB:XNOR2
  8.449                        pc_poll_rx_RNO_21:Y (r)
               +     0.262          net: un1_search_result_6_i
  8.711                        pc_poll_rx_RNO_20:C (r)
               +     0.870          cell: ADLIB:XA1A
  9.581                        pc_poll_rx_RNO_20:Y (r)
               +     0.996          net: un1_search_result_NE_3
  10.577                       pc_poll_rx_RNO_13:C (r)
               +     1.153          cell: ADLIB:NOR3C
  11.730                       pc_poll_rx_RNO_13:Y (r)
               +     0.279          net: un1_search_result_NE_9
  12.009                       pc_poll_rx_RNO_4:C (r)
               +     0.949          cell: ADLIB:NOR3C
  12.958                       pc_poll_rx_RNO_4:Y (r)
               +     0.262          net: un1_search_result_NE_12
  13.220                       pc_poll_rx_RNO_0:C (r)
               +     0.940          cell: ADLIB:OR3C
  14.160                       pc_poll_rx_RNO_0:Y (f)
               +     0.211          net: pc_poll_rx4
  14.371                       pc_poll_rx_RNO:A (f)
               +     0.491          cell: ADLIB:AO1B
  14.862                       pc_poll_rx_RNO:Y (f)
               +     0.221          net: pc_poll_rx_5
  15.083                       pc_poll_rx:D (f)
                                    
  15.083                       data arrival time
  ________________________________________________________
  Data required time calculation
  10.416                       u0/u0/Core:GLC
               +     0.000          Clock source
  10.416                       u0/u0/Core:GLC (r)
               +     6.019          Clock generation
  16.435
               +     0.721          net: main_clk
  17.156                       pc_poll_rx:CLK (r)
               -     0.757          Library setup time: ADLIB:DFN1E0
  16.399                       pc_poll_rx:D
                                    
  16.399                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        mote_tdo
  To:                          u1/u0/data_out[0]/U1:D
  Delay (ns):                  7.409
  Slack (ns):
  Arrival (ns):                7.409
  Required (ns):
  Setup (ns):                  0.757
  External Setup (ns):         1.380

Path 2
  From:                        mote_tdo
  To:                          u1/u0/data_out[7]/U1:D
  Delay (ns):                  6.693
  Slack (ns):
  Arrival (ns):                6.693
  Required (ns):
  Setup (ns):                  0.757
  External Setup (ns):         0.585

Path 3
  From:                        pld_ctr[4]
  To:                          pc_poll_rx:D
  Delay (ns):                  5.167
  Slack (ns):
  Arrival (ns):                5.167
  Required (ns):
  Setup (ns):                  0.757
  External Setup (ns):         -0.816


Expanded Path 1
  From: mote_tdo
  To: u1/u0/data_out[0]/U1:D
  data required time                             N/C
  data arrival time                          -   7.409
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        mote_tdo (r)
               +     0.000          net: mote_tdo
  0.000                        mote_tdo_pad/U0/U0:PAD (r)
               +     1.189          cell: ADLIB:IOPAD_IN
  1.189                        mote_tdo_pad/U0/U0:Y (r)
               +     0.000          net: mote_tdo_pad/U0/NET1
  1.189                        mote_tdo_pad/U0/U1:YIN (r)
               +     0.188          cell: ADLIB:IOIN_IB
  1.377                        mote_tdo_pad/U0/U1:Y (r)
               +     3.222          net: mote_tdo_c
  4.599                        u1/u0/data_out_RNO[0]:B (r)
               +     1.556          cell: ADLIB:MX2
  6.155                        u1/u0/data_out_RNO[0]:Y (r)
               +     0.264          net: u1/u0/data_out_5[0]
  6.419                        u1/u0/data_out[0]/U0:A (r)
               +     0.728          cell: ADLIB:MX2
  7.147                        u1/u0/data_out[0]/U0:Y (r)
               +     0.262          net: u1/u0/data_out[0]/Y
  7.409                        u1/u0/data_out[0]/U1:D (r)
                                    
  7.409                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          u0/u0/Core:GLC
               +     0.000          Clock source
  N/C                          u0/u0/Core:GLC (r)
               +     6.019          Clock generation
  N/C
               +     0.767          net: main_clk
  N/C                          u1/u0/data_out[0]/U1:CLK (r)
               -     0.757          Library setup time: ADLIB:DFN1C1
  N/C                          u1/u0/data_out[0]/U1:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        u1/u0/tdi/U1:CLK
  To:                          mote_tdi
  Delay (ns):                  9.636
  Slack (ns):
  Arrival (ns):                16.400
  Required (ns):
  Clock to Out (ns):           16.400

Path 2
  From:                        u1/u0/tck/U1:CLK
  To:                          mote_tck
  Delay (ns):                  9.512
  Slack (ns):
  Arrival (ns):                16.311
  Required (ns):
  Clock to Out (ns):           16.311

Path 3
  From:                        u1/u0/tms:CLK
  To:                          mote_tms
  Delay (ns):                  9.431
  Slack (ns):
  Arrival (ns):                16.196
  Required (ns):
  Clock to Out (ns):           16.196

Path 4
  From:                        search_result_reg[10]:CLK
  To:                          pld_data[10]
  Delay (ns):                  7.513
  Slack (ns):
  Arrival (ns):                14.312
  Required (ns):
  Clock to Out (ns):           14.312

Path 5
  From:                        search_result_reg[14]:CLK
  To:                          pld_data[14]
  Delay (ns):                  6.265
  Slack (ns):
  Arrival (ns):                13.041
  Required (ns):
  Clock to Out (ns):           13.041


Expanded Path 1
  From: u1/u0/tdi/U1:CLK
  To: mote_tdi
  data required time                             N/C
  data arrival time                          -   16.400
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        u0/u0/Core:GLC
               +     0.000          Clock source
  0.000                        u0/u0/Core:GLC (r)
               +     6.019          Clock generation
  6.019
               +     0.745          net: main_clk
  6.764                        u1/u0/tdi/U1:CLK (r)
               +     0.663          cell: ADLIB:DFN1P1
  7.427                        u1/u0/tdi/U1:Q (r)
               +     1.861          net: shift_tdi
  9.288                        mote_tdi_pad_RNO_0:B (r)
               +     1.005          cell: ADLIB:MX2C
  10.293                       mote_tdi_pad_RNO_0:Y (f)
               +     0.211          net: mote_tdi_iv_i_s_0
  10.504                       mote_tdi_pad_RNO:A (f)
               +     0.447          cell: ADLIB:OR2A
  10.951                       mote_tdi_pad_RNO:Y (r)
               +     2.240          net: N_22_c
  13.191                       mote_tdi_pad/U0/U1:D (r)
               +     0.969          cell: ADLIB:IOTRI_OB_EB
  14.160                       mote_tdi_pad/U0/U1:DOUT (r)
               +     0.000          net: mote_tdi_pad/U0/NET1
  14.160                       mote_tdi_pad/U0/U0:D (r)
               +     2.240          cell: ADLIB:IOPAD_TRI
  16.400                       mote_tdi_pad/U0/U0:PAD (r)
               +     0.000          net: mote_tdi
  16.400                       mote_tdi (r)
                                    
  16.400                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          u0/u0/Core:GLC
               +     0.000          Clock source
  N/C                          u0/u0/Core:GLC (r)
               +     6.019          Clock generation
  N/C
                                    
  N/C                          mote_tdi (r)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        u1/jtag_reset_0:CLK
  To:                          u1/u0/data_in_reg[5]/U1:CLR
  Delay (ns):                  5.008
  Slack (ns):                  5.174
  Arrival (ns):                11.807
  Required (ns):               16.981
  Recovery (ns):               0.231
  Minimum Period (ns):         5.242
  Skew (ns):                   0.003

Path 2
  From:                        u1/jtag_reset_0:CLK
  To:                          u1/u0/data_in_reg[3]/U1:CLR
  Delay (ns):                  4.988
  Slack (ns):                  5.177
  Arrival (ns):                11.787
  Required (ns):               16.964
  Recovery (ns):               0.231
  Minimum Period (ns):         5.239
  Skew (ns):                   0.020

Path 3
  From:                        u1/jtag_reset_0:CLK
  To:                          u1/u0/data_in_reg[15]/U1:CLR
  Delay (ns):                  4.589
  Slack (ns):                  5.593
  Arrival (ns):                11.388
  Required (ns):               16.981
  Recovery (ns):               0.231
  Minimum Period (ns):         4.823
  Skew (ns):                   0.003

Path 4
  From:                        u1/jtag_reset_1:CLK
  To:                          u1/u0/data_out[10]/U1:CLR
  Delay (ns):                  4.264
  Slack (ns):                  6.007
  Arrival (ns):                11.063
  Required (ns):               17.070
  Recovery (ns):               0.231
  Minimum Period (ns):         4.409
  Skew (ns):                   -0.086

Path 5
  From:                        u1/jtag_reset_0:CLK
  To:                          u1/u0/data_in_reg[14]/U1:CLR
  Delay (ns):                  4.034
  Slack (ns):                  6.148
  Arrival (ns):                10.833
  Required (ns):               16.981
  Recovery (ns):               0.231
  Minimum Period (ns):         4.268
  Skew (ns):                   0.003


Expanded Path 1
  From: u1/jtag_reset_0:CLK
  To: u1/u0/data_in_reg[5]/U1:CLR
  data required time                             16.981
  data arrival time                          -   11.807
  slack                                          5.174
  ________________________________________________________
  Data arrival time calculation
  0.000                        u0/u0/Core:GLC
               +     0.000          Clock source
  0.000                        u0/u0/Core:GLC (r)
               +     6.019          Clock generation
  6.019
               +     0.780          net: main_clk
  6.799                        u1/jtag_reset_0:CLK (r)
               +     0.886          cell: ADLIB:DFN1
  7.685                        u1/jtag_reset_0:Q (f)
               +     4.122          net: u1/jtag_reset_0
  11.807                       u1/u0/data_in_reg[5]/U1:CLR (f)
                                    
  11.807                       data arrival time
  ________________________________________________________
  Data required time calculation
  10.416                       u0/u0/Core:GLC
               +     0.000          Clock source
  10.416                       u0/u0/Core:GLC (r)
               +     6.019          Clock generation
  16.435
               +     0.777          net: main_clk
  17.212                       u1/u0/data_in_reg[5]/U1:CLK (r)
               -     0.231          Library recovery time: ADLIB:DFN1C1
  16.981                       u1/u0/data_in_reg[5]/U1:CLR
                                    
  16.981                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain u2/u1/next_state:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin u2/u0/program_table_mem_R0C1:CLKA

SET Register to Register

No Path

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        pld_data[11]
  To:                          u2/u0/program_table_mem_R0C2:DINA3
  Delay (ns):                  4.620
  Slack (ns):
  Arrival (ns):                4.620
  Required (ns):
  Setup (ns):                  0.549
  External Setup (ns):         1.920

Path 2
  From:                        pld_data[5]
  To:                          u2/u0/program_table_mem_R0C1:DINA1
  Delay (ns):                  4.149
  Slack (ns):
  Arrival (ns):                4.149
  Required (ns):
  Setup (ns):                  0.549
  External Setup (ns):         1.449

Path 3
  From:                        pld_data[15]
  To:                          u2/u0/program_table_mem_R0C3:DINA3
  Delay (ns):                  3.992
  Slack (ns):
  Arrival (ns):                3.992
  Required (ns):
  Setup (ns):                  0.549
  External Setup (ns):         1.295

Path 4
  From:                        pld_data[6]
  To:                          u2/u0/program_table_mem_R0C1:DINA2
  Delay (ns):                  3.925
  Slack (ns):
  Arrival (ns):                3.925
  Required (ns):
  Setup (ns):                  0.549
  External Setup (ns):         1.225

Path 5
  From:                        pld_data[0]
  To:                          u2/u0/program_table_mem_R0C0:DINA0
  Delay (ns):                  3.811
  Slack (ns):
  Arrival (ns):                3.811
  Required (ns):
  Setup (ns):                  0.549
  External Setup (ns):         1.122


Expanded Path 1
  From: pld_data[11]
  To: u2/u0/program_table_mem_R0C2:DINA3
  data required time                             N/C
  data arrival time                          -   4.620
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        pld_data[11] (r)
               +     0.000          net: pld_data[11]
  0.000                        pld_data_pad[11]/U0/U0:PAD (r)
               +     1.189          cell: ADLIB:IOPAD_BI
  1.189                        pld_data_pad[11]/U0/U0:Y (r)
               +     0.000          net: pld_data_pad[11]/U0/NET3
  1.189                        pld_data_pad[11]/U0/U1:YIN (r)
               +     0.188          cell: ADLIB:IOBI_IB_OB_EB
  1.377                        pld_data_pad[11]/U0/U1:Y (r)
               +     3.243          net: pld_data_in[11]
  4.620                        u2/u0/program_table_mem_R0C2:DINA3 (r)
                                    
  4.620                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          u2/u1/next_state:Q
               +     0.000          Clock source
  N/C                          u2/u1/next_state:Q (r)
               +     1.084          net: u2/u1/next_state_i
  N/C                          u2/u1/next_state_RNIC0J4:A (r)
               +     1.246          cell: ADLIB:CLKINT
  N/C                          u2/u1/next_state_RNIC0J4:Y (r)
               +     0.919          net: u2/wclk
  N/C                          u2/u0/program_table_mem_R0C2:CLKA (r)
               -     0.549          Library setup time: ADLIB:RAM4K9
  N/C                          u2/u0/program_table_mem_R0C2:DINA3


END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain u2/u2/read_clk:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin u2/u0/program_table_mem_R0C1:CLKB

SET Register to Register

No Path

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain u0/u0/Core:GLB

SET Register to Register

No Path

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain u0/u0/Core:GLA

SET Register to Register

No Path

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

Path 1
  From:                        mote_tdo
  To:                          pld_data[10]
  Delay (ns):                  10.638
  Slack (ns):
  Arrival (ns):                10.638
  Required (ns):

Path 2
  From:                        pld_data[11]
  To:                          mote_tck
  Delay (ns):                  10.369
  Slack (ns):
  Arrival (ns):                10.369
  Required (ns):

Path 3
  From:                        pld_data[8]
  To:                          mote_tms
  Delay (ns):                  10.057
  Slack (ns):
  Arrival (ns):                10.057
  Required (ns):

Path 4
  From:                        pld_data[9]
  To:                          mote_tdi
  Delay (ns):                  9.773
  Slack (ns):
  Arrival (ns):                9.773
  Required (ns):

Path 5
  From:                        usb_connect
  To:                          usb_osc
  Delay (ns):                  6.595
  Slack (ns):
  Arrival (ns):                6.595
  Required (ns):


Expanded Path 1
  From: mote_tdo
  To: pld_data[10]
  data required time                             N/C
  data arrival time                          -   10.638
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        mote_tdo (r)
               +     0.000          net: mote_tdo
  0.000                        mote_tdo_pad/U0/U0:PAD (r)
               +     1.189          cell: ADLIB:IOPAD_IN
  1.189                        mote_tdo_pad/U0/U0:Y (r)
               +     0.000          net: mote_tdo_pad/U0/NET1
  1.189                        mote_tdo_pad/U0/U1:YIN (r)
               +     0.188          cell: ADLIB:IOIN_IB
  1.377                        mote_tdo_pad/U0/U1:Y (r)
               +     2.655          net: mote_tdo_c
  4.032                        pld_data_pad_RNO[10]:A (r)
               +     1.015          cell: ADLIB:MX2
  5.047                        pld_data_pad_RNO[10]:Y (r)
               +     2.466          net: N_13
  7.513                        pld_data_pad[10]/U0/U1:D (r)
               +     0.885          cell: ADLIB:IOBI_IB_OB_EB
  8.398                        pld_data_pad[10]/U0/U1:DOUT (r)
               +     0.000          net: pld_data_pad[10]/U0/NET1
  8.398                        pld_data_pad[10]/U0/U0:D (r)
               +     2.240          cell: ADLIB:IOPAD_BI
  10.638                       pld_data_pad[10]/U0/U0:PAD (r)
               +     0.000          net: pld_data[10]
  10.638                       pld_data[10] (r)
                                    
  10.638                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          mote_tdo (r)
                                    cell: main
  N/C                          pld_data[10] (r)
                                    
  N/C                          data required time


END SET Input to Output

----------------------------------------------------

Path set User Sets

