Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Oct  7 19:07:42 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file i2c_master_timing_summary_routed.rpt -pb i2c_master_timing_summary_routed.pb -rpx i2c_master_timing_summary_routed.rpx -warn_on_violation
| Design       : i2c_master
| Device       : 7a100t-ftg256
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  1           
TIMING-18  Warning   Missing input or output delay     20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.858        0.000                      0                   24        0.211        0.000                      0                   24        4.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.858        0.000                      0                   24        0.211        0.000                      0                   24        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.858ns  (required time - arrival time)
  Source:                 bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sda_out_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 1.024ns (32.891%)  route 2.089ns (67.109%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.848ns = ( 13.848 - 10.000 ) 
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     2.653    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.447     4.181    clk_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.348     4.529 r  bit_cnt_reg[1]/Q
                         net (fo=9, routed)           1.429     5.958    bit_cnt_reg_n_0_[1]
    SLICE_X0Y57          LUT6 (Prop_lut6_I2_O)        0.242     6.200 r  sda_out_i_6/O
                         net (fo=1, routed)           0.000     6.200    sda_out_i_6_n_0
    SLICE_X0Y57          MUXF7 (Prop_muxf7_I1_O)      0.182     6.382 r  sda_out_reg_i_2/O
                         net (fo=1, routed)           0.660     7.042    sda_out_reg_i_2_n_0
    SLICE_X0Y69          LUT6 (Prop_lut6_I0_O)        0.252     7.294 r  sda_out_i_1/O
                         net (fo=1, routed)           0.000     7.294    sda_out_i_1_n_0
    SLICE_X0Y69          FDPE                                         r  sda_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.813    10.813 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.433    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.338    13.848    clk_IBUF_BUFG
    SLICE_X0Y69          FDPE                                         r  sda_out_reg/C
                         clock pessimism              0.307    14.155    
                         clock uncertainty           -0.035    14.120    
    SLICE_X0Y69          FDPE (Setup_fdpe_C_D)        0.033    14.153    sda_out_reg
  -------------------------------------------------------------------
                         required time                         14.153    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  6.858    

Slack (MET) :             7.508ns  (required time - arrival time)
  Source:                 bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.695ns (30.692%)  route 1.569ns (69.308%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 13.849 - 10.000 ) 
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     2.653    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.447     4.181    clk_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.348     4.529 r  bit_cnt_reg[1]/Q
                         net (fo=9, routed)           0.585     5.114    bit_cnt_reg_n_0_[1]
    SLICE_X0Y68          LUT5 (Prop_lut5_I4_O)        0.242     5.356 r  bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.546     5.902    bit_cnt[3]_i_3_n_0
    SLICE_X0Y68          LUT4 (Prop_lut4_I2_O)        0.105     6.007 r  bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.438     6.446    bit_cnt[3]_i_1_n_0
    SLICE_X0Y68          FDCE                                         r  bit_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.813    10.813 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.433    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.339    13.849    clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  bit_cnt_reg[2]/C
                         clock pessimism              0.308    14.157    
                         clock uncertainty           -0.035    14.122    
    SLICE_X0Y68          FDCE (Setup_fdce_C_CE)      -0.168    13.954    bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.954    
                         arrival time                          -6.446    
  -------------------------------------------------------------------
                         slack                                  7.508    

Slack (MET) :             7.508ns  (required time - arrival time)
  Source:                 bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.695ns (30.692%)  route 1.569ns (69.308%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 13.849 - 10.000 ) 
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     2.653    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.447     4.181    clk_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.348     4.529 r  bit_cnt_reg[1]/Q
                         net (fo=9, routed)           0.585     5.114    bit_cnt_reg_n_0_[1]
    SLICE_X0Y68          LUT5 (Prop_lut5_I4_O)        0.242     5.356 r  bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.546     5.902    bit_cnt[3]_i_3_n_0
    SLICE_X0Y68          LUT4 (Prop_lut4_I2_O)        0.105     6.007 r  bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.438     6.446    bit_cnt[3]_i_1_n_0
    SLICE_X0Y68          FDCE                                         r  bit_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.813    10.813 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.433    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.339    13.849    clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  bit_cnt_reg[3]/C
                         clock pessimism              0.308    14.157    
                         clock uncertainty           -0.035    14.122    
    SLICE_X0Y68          FDCE (Setup_fdce_C_CE)      -0.168    13.954    bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.954    
                         arrival time                          -6.446    
  -------------------------------------------------------------------
                         slack                                  7.508    

Slack (MET) :             7.535ns  (required time - arrival time)
  Source:                 scl_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.487ns (23.504%)  route 1.585ns (76.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 13.850 - 10.000 ) 
    Source Clock Delay      (SCD):    4.177ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     2.653    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.443     4.177    clk_IBUF_BUFG
    SLICE_X1Y71          FDPE                                         r  scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDPE (Prop_fdpe_C_Q)         0.379     4.556 r  scl_reg/Q
                         net (fo=8, routed)           1.211     5.767    scl_OBUF
    SLICE_X0Y68          LUT4 (Prop_lut4_I1_O)        0.108     5.875 r  done_i_1/O
                         net (fo=1, routed)           0.374     6.249    done_i_1_n_0
    SLICE_X0Y67          FDCE                                         r  done_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.813    10.813 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.433    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.340    13.850    clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  done_reg/C
                         clock pessimism              0.307    14.157    
                         clock uncertainty           -0.035    14.122    
    SLICE_X0Y67          FDCE (Setup_fdce_C_CE)      -0.338    13.784    done_reg
  -------------------------------------------------------------------
                         required time                         13.784    
                         arrival time                          -6.249    
  -------------------------------------------------------------------
                         slack                                  7.535    

Slack (MET) :             7.702ns  (required time - arrival time)
  Source:                 clk_div_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.769ns (33.858%)  route 1.502ns (66.142%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 13.847 - 10.000 ) 
    Source Clock Delay      (SCD):    4.177ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     2.653    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.443     4.177    clk_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  clk_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.379     4.556 r  clk_div_reg[2]/Q
                         net (fo=7, routed)           0.839     5.396    clk_div_reg_n_0_[2]
    SLICE_X0Y71          LUT5 (Prop_lut5_I1_O)        0.115     5.511 r  clk_div[5]_i_2/O
                         net (fo=1, routed)           0.663     6.173    clk_div[5]_i_2_n_0
    SLICE_X0Y70          LUT3 (Prop_lut3_I1_O)        0.275     6.448 r  clk_div[5]_i_1/O
                         net (fo=1, routed)           0.000     6.448    clk_div[5]
    SLICE_X0Y70          FDCE                                         r  clk_div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.813    10.813 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.433    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.337    13.847    clk_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  clk_div_reg[5]/C
                         clock pessimism              0.307    14.154    
                         clock uncertainty           -0.035    14.119    
    SLICE_X0Y70          FDCE (Setup_fdce_C_D)        0.032    14.151    clk_div_reg[5]
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                          -6.448    
  -------------------------------------------------------------------
                         slack                                  7.702    

Slack (MET) :             7.817ns  (required time - arrival time)
  Source:                 bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.695ns (35.116%)  route 1.284ns (64.884%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 13.849 - 10.000 ) 
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     2.653    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.447     4.181    clk_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.348     4.529 r  bit_cnt_reg[1]/Q
                         net (fo=9, routed)           0.585     5.114    bit_cnt_reg_n_0_[1]
    SLICE_X0Y68          LUT5 (Prop_lut5_I4_O)        0.242     5.356 r  bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.546     5.902    bit_cnt[3]_i_3_n_0
    SLICE_X0Y68          LUT4 (Prop_lut4_I2_O)        0.105     6.007 r  bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.153     6.160    bit_cnt[3]_i_1_n_0
    SLICE_X1Y68          FDCE                                         r  bit_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.813    10.813 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.433    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.339    13.849    clk_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  bit_cnt_reg[0]/C
                         clock pessimism              0.332    14.181    
                         clock uncertainty           -0.035    14.146    
    SLICE_X1Y68          FDCE (Setup_fdce_C_CE)      -0.168    13.978    bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.978    
                         arrival time                          -6.160    
  -------------------------------------------------------------------
                         slack                                  7.817    

Slack (MET) :             7.817ns  (required time - arrival time)
  Source:                 bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.695ns (35.116%)  route 1.284ns (64.884%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 13.849 - 10.000 ) 
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     2.653    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.447     4.181    clk_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.348     4.529 r  bit_cnt_reg[1]/Q
                         net (fo=9, routed)           0.585     5.114    bit_cnt_reg_n_0_[1]
    SLICE_X0Y68          LUT5 (Prop_lut5_I4_O)        0.242     5.356 r  bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.546     5.902    bit_cnt[3]_i_3_n_0
    SLICE_X0Y68          LUT4 (Prop_lut4_I2_O)        0.105     6.007 r  bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.153     6.160    bit_cnt[3]_i_1_n_0
    SLICE_X1Y68          FDCE                                         r  bit_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.813    10.813 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.433    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.339    13.849    clk_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  bit_cnt_reg[1]/C
                         clock pessimism              0.332    14.181    
                         clock uncertainty           -0.035    14.146    
    SLICE_X1Y68          FDCE (Setup_fdce_C_CE)      -0.168    13.978    bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.978    
                         arrival time                          -6.160    
  -------------------------------------------------------------------
                         slack                                  7.817    

Slack (MET) :             7.868ns  (required time - arrival time)
  Source:                 clk_div_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.694ns (33.006%)  route 1.409ns (66.994%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 13.845 - 10.000 ) 
    Source Clock Delay      (SCD):    4.177ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     2.653    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.443     4.177    clk_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  clk_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.379     4.556 r  clk_div_reg[4]/Q
                         net (fo=5, routed)           0.720     5.276    clk_div_reg_n_0_[4]
    SLICE_X0Y71          LUT4 (Prop_lut4_I0_O)        0.105     5.381 r  clk_div[7]_i_4/O
                         net (fo=1, routed)           0.124     5.505    clk_div[7]_i_4_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I4_O)        0.105     5.610 r  clk_div[7]_i_3/O
                         net (fo=8, routed)           0.564     6.175    clk_div[7]_i_3_n_0
    SLICE_X0Y71          LUT3 (Prop_lut3_I2_O)        0.105     6.280 r  clk_div[6]_i_1/O
                         net (fo=1, routed)           0.000     6.280    clk_div[6]
    SLICE_X0Y71          FDCE                                         r  clk_div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.813    10.813 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.433    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.335    13.845    clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  clk_div_reg[6]/C
                         clock pessimism              0.308    14.153    
                         clock uncertainty           -0.035    14.118    
    SLICE_X0Y71          FDCE (Setup_fdce_C_D)        0.030    14.148    clk_div_reg[6]
  -------------------------------------------------------------------
                         required time                         14.148    
                         arrival time                          -6.280    
  -------------------------------------------------------------------
                         slack                                  7.868    

Slack (MET) :             7.893ns  (required time - arrival time)
  Source:                 clk_div_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.708ns (33.449%)  route 1.409ns (66.551%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 13.845 - 10.000 ) 
    Source Clock Delay      (SCD):    4.177ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     2.653    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.443     4.177    clk_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  clk_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.379     4.556 r  clk_div_reg[4]/Q
                         net (fo=5, routed)           0.720     5.276    clk_div_reg_n_0_[4]
    SLICE_X0Y71          LUT4 (Prop_lut4_I0_O)        0.105     5.381 r  clk_div[7]_i_4/O
                         net (fo=1, routed)           0.124     5.505    clk_div[7]_i_4_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I4_O)        0.105     5.610 r  clk_div[7]_i_3/O
                         net (fo=8, routed)           0.564     6.175    clk_div[7]_i_3_n_0
    SLICE_X0Y71          LUT4 (Prop_lut4_I3_O)        0.119     6.294 r  clk_div[7]_i_1/O
                         net (fo=1, routed)           0.000     6.294    clk_div[7]
    SLICE_X0Y71          FDCE                                         r  clk_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.813    10.813 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.433    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.335    13.845    clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  clk_div_reg[7]/C
                         clock pessimism              0.308    14.153    
                         clock uncertainty           -0.035    14.118    
    SLICE_X0Y71          FDCE (Setup_fdce_C_D)        0.069    14.187    clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                         14.187    
                         arrival time                          -6.294    
  -------------------------------------------------------------------
                         slack                                  7.893    

Slack (MET) :             7.966ns  (required time - arrival time)
  Source:                 clk_div_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.694ns (34.605%)  route 1.311ns (65.395%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 13.847 - 10.000 ) 
    Source Clock Delay      (SCD):    4.177ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     2.653    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.443     4.177    clk_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  clk_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.379     4.556 r  clk_div_reg[4]/Q
                         net (fo=5, routed)           0.720     5.276    clk_div_reg_n_0_[4]
    SLICE_X0Y71          LUT4 (Prop_lut4_I0_O)        0.105     5.381 r  clk_div[7]_i_4/O
                         net (fo=1, routed)           0.124     5.505    clk_div[7]_i_4_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I4_O)        0.105     5.610 r  clk_div[7]_i_3/O
                         net (fo=8, routed)           0.467     6.078    clk_div[7]_i_3_n_0
    SLICE_X0Y70          LUT2 (Prop_lut2_I0_O)        0.105     6.183 r  clk_div[0]_i_1/O
                         net (fo=1, routed)           0.000     6.183    clk_div[0]_i_1_n_0
    SLICE_X0Y70          FDCE                                         r  clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.813    10.813 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.433    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.337    13.847    clk_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  clk_div_reg[0]/C
                         clock pessimism              0.307    14.154    
                         clock uncertainty           -0.035    14.119    
    SLICE_X0Y70          FDCE (Setup_fdce_C_D)        0.030    14.149    clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         14.149    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  7.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 clk_div_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.905%)  route 0.076ns (25.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.592     1.499    clk_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  clk_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.128     1.627 r  clk_div_reg[3]/Q
                         net (fo=6, routed)           0.076     1.703    clk_div_reg_n_0_[3]
    SLICE_X1Y71          LUT6 (Prop_lut6_I1_O)        0.099     1.802 r  clk_div[4]_i_1/O
                         net (fo=1, routed)           0.000     1.802    clk_div[4]
    SLICE_X1Y71          FDCE                                         r  clk_div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.863     2.016    clk_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  clk_div_reg[4]/C
                         clock pessimism             -0.518     1.499    
    SLICE_X1Y71          FDCE (Hold_fdce_C_D)         0.092     1.591    clk_div_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 clk_div_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scl_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.227ns (63.824%)  route 0.129ns (36.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.592     1.499    clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  clk_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.128     1.627 r  clk_div_reg[7]/Q
                         net (fo=3, routed)           0.129     1.755    clk_div_reg_n_0_[7]
    SLICE_X1Y71          LUT6 (Prop_lut6_I1_O)        0.099     1.854 r  scl_i_1/O
                         net (fo=1, routed)           0.000     1.854    scl_i_1_n_0
    SLICE_X1Y71          FDPE                                         r  scl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.863     2.016    clk_IBUF_BUFG
    SLICE_X1Y71          FDPE                                         r  scl_reg/C
                         clock pessimism             -0.505     1.512    
    SLICE_X1Y71          FDPE (Hold_fdpe_C_D)         0.092     1.604    scl_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.889%)  route 0.182ns (49.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.593     1.500    clk_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  clk_div_reg[0]/Q
                         net (fo=9, routed)           0.182     1.823    clk_div_reg_n_0_[0]
    SLICE_X1Y71          LUT5 (Prop_lut5_I2_O)        0.048     1.871 r  clk_div[3]_i_1/O
                         net (fo=1, routed)           0.000     1.871    clk_div[3]
    SLICE_X1Y71          FDCE                                         r  clk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.863     2.016    clk_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  clk_div_reg[3]/C
                         clock pessimism             -0.504     1.513    
    SLICE_X1Y71          FDCE (Hold_fdce_C_D)         0.107     1.620    clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.737%)  route 0.178ns (49.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.593     1.500    clk_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  clk_div_reg[0]/Q
                         net (fo=9, routed)           0.178     1.818    clk_div_reg_n_0_[0]
    SLICE_X0Y70          LUT3 (Prop_lut3_I1_O)        0.042     1.860 r  clk_div[1]_i_1/O
                         net (fo=1, routed)           0.000     1.860    clk_div[1]
    SLICE_X0Y70          FDCE                                         r  clk_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.864     2.017    clk_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  clk_div_reg[1]/C
                         clock pessimism             -0.518     1.500    
    SLICE_X0Y70          FDCE (Hold_fdce_C_D)         0.107     1.607    clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.183ns (49.484%)  route 0.187ns (50.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.592     1.499    clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  clk_div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.141     1.640 r  clk_div_reg[6]/Q
                         net (fo=4, routed)           0.187     1.826    clk_div_reg_n_0_[6]
    SLICE_X0Y71          LUT4 (Prop_lut4_I1_O)        0.042     1.868 r  clk_div[7]_i_1/O
                         net (fo=1, routed)           0.000     1.868    clk_div[7]
    SLICE_X0Y71          FDCE                                         r  clk_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.863     2.016    clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  clk_div_reg[7]/C
                         clock pessimism             -0.518     1.499    
    SLICE_X0Y71          FDCE (Hold_fdce_C_D)         0.107     1.606    clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.490%)  route 0.182ns (49.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.593     1.500    clk_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  clk_div_reg[0]/Q
                         net (fo=9, routed)           0.182     1.823    clk_div_reg_n_0_[0]
    SLICE_X1Y71          LUT4 (Prop_lut4_I2_O)        0.045     1.868 r  clk_div[2]_i_1/O
                         net (fo=1, routed)           0.000     1.868    clk_div[2]
    SLICE_X1Y71          FDCE                                         r  clk_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.863     2.016    clk_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  clk_div_reg[2]/C
                         clock pessimism             -0.504     1.513    
    SLICE_X1Y71          FDCE (Hold_fdce_C_D)         0.091     1.604    clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 sda_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sda_out_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.979%)  route 0.172ns (48.021%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.594     1.501    clk_IBUF_BUFG
    SLICE_X0Y69          FDPE                                         r  sda_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.141     1.642 r  sda_out_reg/Q
                         net (fo=2, routed)           0.172     1.813    sda_OBUF
    SLICE_X0Y69          LUT6 (Prop_lut6_I5_O)        0.045     1.858 r  sda_out_i_1/O
                         net (fo=1, routed)           0.000     1.858    sda_out_i_1_n_0
    SLICE_X0Y69          FDPE                                         r  sda_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.865     2.018    clk_IBUF_BUFG
    SLICE_X0Y69          FDPE                                         r  sda_out_reg/C
                         clock pessimism             -0.518     1.501    
    SLICE_X0Y69          FDPE (Hold_fdpe_C_D)         0.092     1.593    sda_out_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.144%)  route 0.178ns (48.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.593     1.500    clk_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.141     1.641 f  clk_div_reg[0]/Q
                         net (fo=9, routed)           0.178     1.818    clk_div_reg_n_0_[0]
    SLICE_X0Y70          LUT2 (Prop_lut2_I1_O)        0.045     1.863 r  clk_div[0]_i_1/O
                         net (fo=1, routed)           0.000     1.863    clk_div[0]_i_1_n_0
    SLICE_X0Y70          FDCE                                         r  clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.864     2.017    clk_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  clk_div_reg[0]/C
                         clock pessimism             -0.518     1.500    
    SLICE_X0Y70          FDCE (Hold_fdce_C_D)         0.091     1.591    clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.183ns (47.739%)  route 0.200ns (52.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.502    clk_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.141     1.643 r  bit_cnt_reg[0]/Q
                         net (fo=10, routed)          0.200     1.843    bit_cnt_reg_n_0_[0]
    SLICE_X1Y68          LUT3 (Prop_lut3_I0_O)        0.042     1.885 r  bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.885    bit_cnt[1]
    SLICE_X1Y68          FDCE                                         r  bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.866     2.019    clk_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  bit_cnt_reg[1]/C
                         clock pessimism             -0.518     1.502    
    SLICE_X1Y68          FDCE (Hold_fdce_C_D)         0.107     1.609    bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.263%)  route 0.184ns (49.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.594     1.501    clk_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.141     1.642 r  FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.184     1.826    state__0[0]
    SLICE_X0Y69          LUT5 (Prop_lut5_I4_O)        0.045     1.871 r  FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.871    FSM_sequential_state[2]_i_1_n_0
    SLICE_X0Y69          FDCE                                         r  FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.865     2.018    clk_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.518     1.501    
    SLICE_X0Y69          FDCE (Hold_fdce_C_D)         0.092     1.593    FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69    FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y68    bit_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y68    bit_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y68    bit_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y68    bit_cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y70    clk_div_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y70    clk_div_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68    bit_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68    bit_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68    bit_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68    bit_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68    bit_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68    bit_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68    bit_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68    bit_cnt_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 scl_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.561ns  (logic 2.806ns (61.524%)  route 1.755ns (38.476%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     2.653    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.443     4.177    clk_IBUF_BUFG
    SLICE_X1Y71          FDPE                                         r  scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDPE (Prop_fdpe_C_Q)         0.379     4.556 r  scl_reg/Q
                         net (fo=8, routed)           1.755     6.311    scl_OBUF
    R13                  OBUF (Prop_obuf_I_O)         2.427     8.738 r  scl_OBUF_inst/O
                         net (fo=0)                   0.000     8.738    scl
    R13                                                               r  scl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sda_oe_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.206ns  (logic 2.840ns (67.541%)  route 1.365ns (32.459%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     2.653    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.446     4.180    clk_IBUF_BUFG
    SLICE_X1Y69          FDPE                                         r  sda_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDPE (Prop_fdpe_C_Q)         0.379     4.559 f  sda_oe_reg/Q
                         net (fo=2, routed)           1.365     5.924    sda_TRI
    T12                  OBUFT (TriStatE_obuft_T_O)
                                                      2.461     8.386 r  sda_OBUFT_inst/O
                         net (fo=0)                   0.000     8.386    sda
    T12                                                               r  sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.060ns  (logic 2.798ns (68.928%)  route 1.261ns (31.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     2.653    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.448     4.182    clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.379     4.561 r  done_reg/Q
                         net (fo=1, routed)           1.261     5.822    done_OBUF
    T13                  OBUF (Prop_obuf_I_O)         2.419     8.242 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     8.242    done
    T13                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sda_oe_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.560ns  (logic 0.965ns (61.856%)  route 0.595ns (38.144%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.594     1.501    clk_IBUF_BUFG
    SLICE_X1Y69          FDPE                                         r  sda_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDPE (Prop_fdpe_C_Q)         0.141     1.642 r  sda_oe_reg/Q
                         net (fo=2, routed)           0.595     2.237    sda_TRI
    T12                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.061 r  sda_OBUFT_inst/O
                         net (fo=0)                   0.000     3.061    sda
    T12                                                               r  sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.610ns  (logic 1.330ns (82.639%)  route 0.279ns (17.361%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.596     1.503    clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     1.644 r  done_reg/Q
                         net (fo=1, routed)           0.279     1.923    done_OBUF
    T13                  OBUF (Prop_obuf_I_O)         1.189     3.112 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     3.112    done
    T13                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scl_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.883ns  (logic 1.338ns (71.058%)  route 0.545ns (28.942%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.592     1.499    clk_IBUF_BUFG
    SLICE_X1Y71          FDPE                                         r  scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDPE (Prop_fdpe_C_Q)         0.141     1.640 r  scl_reg/Q
                         net (fo=8, routed)           0.545     2.184    scl_OBUF
    R13                  OBUF (Prop_obuf_I_O)         1.197     3.381 r  scl_OBUF_inst/O
                         net (fo=0)                   0.000     3.381    scl
    R13                                                               r  scl (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in[3]
                            (input port)
  Destination:            sda_out_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.436ns  (logic 1.496ns (43.543%)  route 1.940ns (56.457%))
  Logic Levels:           4  (IBUF=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        3.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  data_in[3] (IN)
                         net (fo=0)                   0.000     0.000    data_in[3]
    T5                   IBUF (Prop_ibuf_I_O)         0.961     0.961 r  data_in_IBUF[3]_inst/O
                         net (fo=1, routed)           1.280     2.241    data_in_IBUF[3]
    SLICE_X0Y57          LUT6 (Prop_lut6_I0_O)        0.105     2.346 r  sda_out_i_5/O
                         net (fo=1, routed)           0.000     2.346    sda_out_i_5_n_0
    SLICE_X0Y57          MUXF7 (Prop_muxf7_I0_O)      0.178     2.524 r  sda_out_reg_i_2/O
                         net (fo=1, routed)           0.660     3.184    sda_out_reg_i_2_n_0
    SLICE_X0Y69          LUT6 (Prop_lut6_I0_O)        0.252     3.436 r  sda_out_i_1/O
                         net (fo=1, routed)           0.000     3.436    sda_out_i_1_n_0
    SLICE_X0Y69          FDPE                                         r  sda_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.433    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.338     3.848    clk_IBUF_BUFG
    SLICE_X0Y69          FDPE                                         r  sda_out_reg/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            sda_oe_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.518ns  (logic 1.060ns (42.104%)  route 1.458ns (57.896%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        3.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  start (IN)
                         net (fo=0)                   0.000     0.000    start
    R10                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  start_IBUF_inst/O
                         net (fo=3, routed)           1.172     2.127    start_IBUF
    SLICE_X0Y69          LUT5 (Prop_lut5_I4_O)        0.105     2.232 r  sda_oe_i_1/O
                         net (fo=1, routed)           0.286     2.518    sda_oe_i_1_n_0
    SLICE_X1Y69          FDPE                                         r  sda_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.433    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.338     3.848    clk_IBUF_BUFG
    SLICE_X1Y69          FDPE                                         r  sda_oe_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.428ns  (logic 0.950ns (39.120%)  route 1.478ns (60.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R11                  IBUF (Prop_ibuf_I_O)         0.950     0.950 f  reset_IBUF_inst/O
                         net (fo=19, routed)          1.478     2.428    reset_IBUF
    SLICE_X0Y71          FDCE                                         f  clk_div_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.433    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.335     3.845    clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  clk_div_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.428ns  (logic 0.950ns (39.120%)  route 1.478ns (60.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R11                  IBUF (Prop_ibuf_I_O)         0.950     0.950 f  reset_IBUF_inst/O
                         net (fo=19, routed)          1.478     2.428    reset_IBUF
    SLICE_X0Y71          FDCE                                         f  clk_div_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.433    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.335     3.845    clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  clk_div_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.424ns  (logic 0.950ns (39.180%)  route 1.474ns (60.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R11                  IBUF (Prop_ibuf_I_O)         0.950     0.950 f  reset_IBUF_inst/O
                         net (fo=19, routed)          1.474     2.424    reset_IBUF
    SLICE_X1Y71          FDCE                                         f  clk_div_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.433    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.335     3.845    clk_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  clk_div_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.424ns  (logic 0.950ns (39.180%)  route 1.474ns (60.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R11                  IBUF (Prop_ibuf_I_O)         0.950     0.950 f  reset_IBUF_inst/O
                         net (fo=19, routed)          1.474     2.424    reset_IBUF
    SLICE_X1Y71          FDCE                                         f  clk_div_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.433    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.335     3.845    clk_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  clk_div_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.424ns  (logic 0.950ns (39.180%)  route 1.474ns (60.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R11                  IBUF (Prop_ibuf_I_O)         0.950     0.950 f  reset_IBUF_inst/O
                         net (fo=19, routed)          1.474     2.424    reset_IBUF
    SLICE_X1Y71          FDCE                                         f  clk_div_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.433    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.335     3.845    clk_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  clk_div_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            scl_reg/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.424ns  (logic 0.950ns (39.180%)  route 1.474ns (60.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R11                  IBUF (Prop_ibuf_I_O)         0.950     0.950 f  reset_IBUF_inst/O
                         net (fo=19, routed)          1.474     2.424    reset_IBUF
    SLICE_X1Y71          FDPE                                         f  scl_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.433    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.335     3.845    clk_IBUF_BUFG
    SLICE_X1Y71          FDPE                                         r  scl_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.308ns  (logic 0.950ns (41.153%)  route 1.358ns (58.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R11                  IBUF (Prop_ibuf_I_O)         0.950     0.950 f  reset_IBUF_inst/O
                         net (fo=19, routed)          1.358     2.308    reset_IBUF
    SLICE_X0Y70          FDCE                                         f  clk_div_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.433    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.337     3.847    clk_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  clk_div_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.308ns  (logic 0.950ns (41.153%)  route 1.358ns (58.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R11                  IBUF (Prop_ibuf_I_O)         0.950     0.950 f  reset_IBUF_inst/O
                         net (fo=19, routed)          1.358     2.308    reset_IBUF
    SLICE_X0Y70          FDCE                                         f  clk_div_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.433    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.510 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.337     3.847    clk_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  clk_div_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            done_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.714ns  (logic 0.246ns (34.467%)  route 0.468ns (65.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R11                  IBUF (Prop_ibuf_I_O)         0.246     0.246 f  reset_IBUF_inst/O
                         net (fo=19, routed)          0.468     0.714    reset_IBUF
    SLICE_X0Y67          FDCE                                         f  done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.867     2.020    clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  done_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bit_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.246ns (31.467%)  route 0.536ns (68.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R11                  IBUF (Prop_ibuf_I_O)         0.246     0.246 f  reset_IBUF_inst/O
                         net (fo=19, routed)          0.536     0.782    reset_IBUF
    SLICE_X1Y68          FDCE                                         f  bit_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.866     2.019    clk_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  bit_cnt_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bit_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.246ns (31.467%)  route 0.536ns (68.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R11                  IBUF (Prop_ibuf_I_O)         0.246     0.246 f  reset_IBUF_inst/O
                         net (fo=19, routed)          0.536     0.782    reset_IBUF
    SLICE_X1Y68          FDCE                                         f  bit_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.866     2.019    clk_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  bit_cnt_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bit_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.246ns (31.318%)  route 0.540ns (68.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R11                  IBUF (Prop_ibuf_I_O)         0.246     0.246 f  reset_IBUF_inst/O
                         net (fo=19, routed)          0.540     0.786    reset_IBUF
    SLICE_X0Y68          FDCE                                         f  bit_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.866     2.019    clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  bit_cnt_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bit_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.246ns (31.318%)  route 0.540ns (68.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R11                  IBUF (Prop_ibuf_I_O)         0.246     0.246 f  reset_IBUF_inst/O
                         net (fo=19, routed)          0.540     0.786    reset_IBUF
    SLICE_X0Y68          FDCE                                         f  bit_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.866     2.019    clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  bit_cnt_reg[3]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.296ns (36.386%)  route 0.518ns (63.614%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    R10                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  start_IBUF_inst/O
                         net (fo=3, routed)           0.518     0.770    start_IBUF
    SLICE_X0Y69          LUT5 (Prop_lut5_I4_O)        0.045     0.815 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.815    FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y69          FDCE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.865     2.018    clk_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sda_oe_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.845ns  (logic 0.246ns (29.130%)  route 0.599ns (70.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R11                  IBUF (Prop_ibuf_I_O)         0.246     0.246 f  reset_IBUF_inst/O
                         net (fo=19, routed)          0.599     0.845    reset_IBUF
    SLICE_X1Y69          FDPE                                         f  sda_oe_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.865     2.018    clk_IBUF_BUFG
    SLICE_X1Y69          FDPE                                         r  sda_oe_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.246ns (29.002%)  route 0.603ns (70.998%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R11                  IBUF (Prop_ibuf_I_O)         0.246     0.246 f  reset_IBUF_inst/O
                         net (fo=19, routed)          0.603     0.849    reset_IBUF
    SLICE_X0Y69          FDCE                                         f  FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.865     2.018    clk_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.246ns (29.002%)  route 0.603ns (70.998%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R11                  IBUF (Prop_ibuf_I_O)         0.246     0.246 f  reset_IBUF_inst/O
                         net (fo=19, routed)          0.603     0.849    reset_IBUF
    SLICE_X0Y69          FDCE                                         f  FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.865     2.018    clk_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.246ns (29.002%)  route 0.603ns (70.998%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R11                  IBUF (Prop_ibuf_I_O)         0.246     0.246 f  reset_IBUF_inst/O
                         net (fo=19, routed)          0.603     0.849    reset_IBUF
    SLICE_X0Y69          FDCE                                         f  FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.865     2.018    clk_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  FSM_sequential_state_reg[2]/C





