#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5c300e6eb890 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5c300e711520 .scope module, "axi4_tb" "axi4_tb" 3 1;
 .timescale 0 0;
P_0x5c300e7155a0 .param/l "DSZ" 1 3 3, +C4<00000000000000000000000000001000>;
P_0x5c300e7155e0 .param/l "SZ" 1 3 2, +C4<00000000000000000000000000100000>;
v0x5c300e736c10_0 .var "_rst", 0 0;
v0x5c300e736cd0_0 .var "a", 31 0;
v0x5c300e736dc0_0 .var "b", 31 0;
v0x5c300e736ec0_0 .var "clk", 0 0;
v0x5c300e736f90_0 .net "out_clk", 0 0, L_0x5c300e718aa0;  1 drivers
v0x5c300e737030_0 .net "res", 63 0, L_0x5c300e737fb0;  1 drivers
v0x5c300e7370d0_0 .net "tdata_to_master", 7 0, v0x5c300e736360_0;  1 drivers
v0x5c300e7371c0_0 .net "tdata_to_slave", 7 0, v0x5c300e734100_0;  1 drivers
v0x5c300e7372b0_0 .net "tlast_to_master", 0 0, v0x5c300e736590_0;  1 drivers
v0x5c300e737350_0 .net "tlast_to_slave", 0 0, v0x5c300e7342a0_0;  1 drivers
v0x5c300e737440_0 .net "tready_to_master", 0 0, v0x5c300e734360_0;  1 drivers
v0x5c300e737530_0 .net "tready_to_slave", 0 0, v0x5c300e736800_0;  1 drivers
v0x5c300e737620_0 .net "tvalid_to_master", 0 0, v0x5c300e7368d0_0;  1 drivers
v0x5c300e737710_0 .net "tvalid_to_slave", 0 0, v0x5c300e7345a0_0;  1 drivers
S_0x5c300e712680 .scope module, "master" "axi4_stream_master_wrapper" 3 29, 4 1 0, S_0x5c300e711520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "_rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "out_clk";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "b";
    .port_info 5 /OUTPUT 64 "res";
    .port_info 6 /INPUT 8 "tdata_to_master";
    .port_info 7 /INPUT 1 "tvalid_to_master";
    .port_info 8 /OUTPUT 1 "tready_to_master";
    .port_info 9 /INPUT 1 "tlast_to_master";
    .port_info 10 /OUTPUT 8 "tdata_to_slave";
    .port_info 11 /OUTPUT 1 "tvalid_to_slave";
    .port_info 12 /INPUT 1 "tready_to_slave";
    .port_info 13 /OUTPUT 1 "tlast_to_slave";
P_0x5c300e719150 .param/l "DSZ" 0 4 3, +C4<00000000000000000000000000001000>;
P_0x5c300e719190 .param/l "SZ" 0 4 2, +C4<00000000000000000000000000100000>;
L_0x5c300e718aa0 .functor BUFZ 1, v0x5c300e736ec0_0, C4<0>, C4<0>, C4<0>;
v0x5c300e6b7c50_0 .net "_rst", 0 0, v0x5c300e736c10_0;  1 drivers
v0x5c300e6fcb40_0 .net "a", 31 0, v0x5c300e736cd0_0;  1 drivers
v0x5c300e7336d0_0 .net "b", 31 0, v0x5c300e736dc0_0;  1 drivers
v0x5c300e733790_0 .net "clk", 0 0, v0x5c300e736ec0_0;  1 drivers
v0x5c300e733850_0 .var/2s "i", 31 0;
v0x5c300e733980 .array "inregs", 7 0, 7 0;
v0x5c300e733b90_0 .net "out_clk", 0 0, L_0x5c300e718aa0;  alias, 1 drivers
v0x5c300e733c50 .array "outregs", 7 0;
v0x5c300e733c50_0 .net v0x5c300e733c50 0, 7 0, L_0x5c300e7378b0; 1 drivers
v0x5c300e733c50_1 .net v0x5c300e733c50 1, 7 0, L_0x5c300e7379a0; 1 drivers
v0x5c300e733c50_2 .net v0x5c300e733c50 2, 7 0, L_0x5c300e737a40; 1 drivers
v0x5c300e733c50_3 .net v0x5c300e733c50 3, 7 0, L_0x5c300e737b70; 1 drivers
v0x5c300e733c50_4 .net v0x5c300e733c50 4, 7 0, L_0x5c300e737c10; 1 drivers
v0x5c300e733c50_5 .net v0x5c300e733c50 5, 7 0, L_0x5c300e737cb0; 1 drivers
v0x5c300e733c50_6 .net v0x5c300e733c50 6, 7 0, L_0x5c300e737d90; 1 drivers
v0x5c300e733c50_7 .net v0x5c300e733c50 7, 7 0, L_0x5c300e737ec0; 1 drivers
v0x5c300e733e60_0 .net "res", 63 0, L_0x5c300e737fb0;  alias, 1 drivers
v0x5c300e733f40_0 .var "rpos", 7 0;
v0x5c300e734020_0 .net "tdata_to_master", 7 0, v0x5c300e736360_0;  alias, 1 drivers
v0x5c300e734100_0 .var "tdata_to_slave", 7 0;
v0x5c300e7341e0_0 .net "tlast_to_master", 0 0, v0x5c300e736590_0;  alias, 1 drivers
v0x5c300e7342a0_0 .var "tlast_to_slave", 0 0;
v0x5c300e734360_0 .var "tready_to_master", 0 0;
v0x5c300e734420_0 .net "tready_to_slave", 0 0, v0x5c300e736800_0;  alias, 1 drivers
v0x5c300e7344e0_0 .net "tvalid_to_master", 0 0, v0x5c300e7368d0_0;  alias, 1 drivers
v0x5c300e7345a0_0 .var "tvalid_to_slave", 0 0;
v0x5c300e734660_0 .var "wpos", 7 0;
E_0x5c300e6ffd00/0 .event negedge, v0x5c300e6b7c50_0;
E_0x5c300e6ffd00/1 .event posedge, v0x5c300e733790_0;
E_0x5c300e6ffd00 .event/or E_0x5c300e6ffd00/0, E_0x5c300e6ffd00/1;
L_0x5c300e7378b0 .part v0x5c300e736cd0_0, 0, 8;
L_0x5c300e7379a0 .part v0x5c300e736cd0_0, 8, 8;
L_0x5c300e737a40 .part v0x5c300e736cd0_0, 16, 8;
L_0x5c300e737b70 .part v0x5c300e736cd0_0, 24, 8;
L_0x5c300e737c10 .part v0x5c300e736dc0_0, 0, 8;
L_0x5c300e737cb0 .part v0x5c300e736dc0_0, 8, 8;
L_0x5c300e737d90 .part v0x5c300e736dc0_0, 16, 8;
L_0x5c300e737ec0 .part v0x5c300e736dc0_0, 24, 8;
v0x5c300e733980_0 .array/port v0x5c300e733980, 0;
v0x5c300e733980_1 .array/port v0x5c300e733980, 1;
v0x5c300e733980_2 .array/port v0x5c300e733980, 2;
v0x5c300e733980_3 .array/port v0x5c300e733980, 3;
LS_0x5c300e737fb0_0_0 .concat [ 8 8 8 8], v0x5c300e733980_0, v0x5c300e733980_1, v0x5c300e733980_2, v0x5c300e733980_3;
v0x5c300e733980_4 .array/port v0x5c300e733980, 4;
v0x5c300e733980_5 .array/port v0x5c300e733980, 5;
v0x5c300e733980_6 .array/port v0x5c300e733980, 6;
v0x5c300e733980_7 .array/port v0x5c300e733980, 7;
LS_0x5c300e737fb0_0_4 .concat [ 8 8 8 8], v0x5c300e733980_4, v0x5c300e733980_5, v0x5c300e733980_6, v0x5c300e733980_7;
L_0x5c300e737fb0 .concat [ 32 32 0 0], LS_0x5c300e737fb0_0_0, LS_0x5c300e737fb0_0_4;
S_0x5c300e734900 .scope module, "slave" "axi4_stream_slave_wrapper" 3 50, 5 1 0, S_0x5c300e711520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "_rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 8 "tdata_to_master";
    .port_info 3 /OUTPUT 1 "tvalid_to_master";
    .port_info 4 /INPUT 1 "tready_to_master";
    .port_info 5 /OUTPUT 1 "tlast_to_master";
    .port_info 6 /INPUT 8 "tdata_to_slave";
    .port_info 7 /INPUT 1 "tvalid_to_slave";
    .port_info 8 /OUTPUT 1 "tready_to_slave";
    .port_info 9 /INPUT 1 "tlast_to_slave";
P_0x5c300e710510 .param/l "DSZ" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x5c300e710550 .param/l "SZ" 0 5 2, +C4<00000000000000000000000000100000>;
v0x5c300e735a80_0 .net "_rst", 0 0, v0x5c300e736c10_0;  alias, 1 drivers
v0x5c300e735b40_0 .net "clk", 0 0, L_0x5c300e718aa0;  alias, 1 drivers
v0x5c300e735c50_0 .var/2s "i", 31 0;
v0x5c300e735cf0 .array "inregs", 7 0, 7 0;
L_0x7f6a018a60a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5c300e735f00_0 .net "mulready", 0 0, L_0x7f6a018a60a8;  1 drivers
v0x5c300e735ff0 .array "outregs", 7 0;
v0x5c300e735ff0_0 .net v0x5c300e735ff0 0, 7 0, L_0x5c300e749020; 1 drivers
v0x5c300e735ff0_1 .net v0x5c300e735ff0 1, 7 0, L_0x5c300e748e40; 1 drivers
v0x5c300e735ff0_2 .net v0x5c300e735ff0 2, 7 0, L_0x5c300e748d20; 1 drivers
v0x5c300e735ff0_3 .net v0x5c300e735ff0 3, 7 0, L_0x5c300e748c80; 1 drivers
v0x5c300e735ff0_4 .net v0x5c300e735ff0 4, 7 0, L_0x5c300e748b70; 1 drivers
v0x5c300e735ff0_5 .net v0x5c300e735ff0 5, 7 0, L_0x5c300e748a10; 1 drivers
v0x5c300e735ff0_6 .net v0x5c300e735ff0 6, 7 0, L_0x5c300e748940; 1 drivers
v0x5c300e735ff0_7 .net v0x5c300e735ff0 7, 7 0, L_0x5c300e748820; 1 drivers
v0x5c300e7361e0_0 .var "rpos", 7 0;
v0x5c300e7362c0_0 .var "start", 0 0;
v0x5c300e736360_0 .var "tdata_to_master", 7 0;
v0x5c300e7364c0_0 .net "tdata_to_slave", 7 0, v0x5c300e734100_0;  alias, 1 drivers
v0x5c300e736590_0 .var "tlast_to_master", 0 0;
v0x5c300e736660_0 .net "tlast_to_slave", 0 0, v0x5c300e7342a0_0;  alias, 1 drivers
v0x5c300e736730_0 .net "tready_to_master", 0 0, v0x5c300e734360_0;  alias, 1 drivers
v0x5c300e736800_0 .var "tready_to_slave", 0 0;
v0x5c300e7368d0_0 .var "tvalid_to_master", 0 0;
v0x5c300e7369a0_0 .net "tvalid_to_slave", 0 0, v0x5c300e7345a0_0;  alias, 1 drivers
v0x5c300e736a70_0 .var "wpos", 7 0;
E_0x5c300e6fed00/0 .event negedge, v0x5c300e6b7c50_0;
E_0x5c300e6fed00/1 .event posedge, v0x5c300e733b90_0;
E_0x5c300e6fed00 .event/or E_0x5c300e6fed00/0, E_0x5c300e6fed00/1;
v0x5c300e735cf0_0 .array/port v0x5c300e735cf0, 0;
v0x5c300e735cf0_1 .array/port v0x5c300e735cf0, 1;
v0x5c300e735cf0_2 .array/port v0x5c300e735cf0, 2;
v0x5c300e735cf0_3 .array/port v0x5c300e735cf0, 3;
L_0x5c300e748520 .concat [ 8 8 8 8], v0x5c300e735cf0_0, v0x5c300e735cf0_1, v0x5c300e735cf0_2, v0x5c300e735cf0_3;
v0x5c300e735cf0_4 .array/port v0x5c300e735cf0, 4;
v0x5c300e735cf0_5 .array/port v0x5c300e735cf0, 5;
v0x5c300e735cf0_6 .array/port v0x5c300e735cf0, 6;
v0x5c300e735cf0_7 .array/port v0x5c300e735cf0, 7;
L_0x5c300e748670 .concat [ 8 8 8 8], v0x5c300e735cf0_4, v0x5c300e735cf0_5, v0x5c300e735cf0_6, v0x5c300e735cf0_7;
L_0x5c300e748820 .part L_0x5c300e748390, 56, 8;
L_0x5c300e748940 .part L_0x5c300e748390, 48, 8;
L_0x5c300e748a10 .part L_0x5c300e748390, 40, 8;
L_0x5c300e748b70 .part L_0x5c300e748390, 32, 8;
L_0x5c300e748c80 .part L_0x5c300e748390, 24, 8;
L_0x5c300e748d20 .part L_0x5c300e748390, 16, 8;
L_0x5c300e748e40 .part L_0x5c300e748390, 8, 8;
L_0x5c300e749020 .part L_0x5c300e748390, 0, 8;
S_0x5c300e734d00 .scope module, "main_module" "mult" 5 30, 6 1 0, S_0x5c300e734900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "_rst";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /OUTPUT 64 "res";
    .port_info 6 /OUTPUT 1 "ready";
P_0x5c300e734f00 .param/l "SZ" 0 6 2, +C4<00000000000000000000000000100000>;
v0x5c300e735050_0 .net *"_ivl_0", 63 0, L_0x5c300e738160;  1 drivers
L_0x7f6a018a6018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c300e735150_0 .net *"_ivl_3", 31 0, L_0x7f6a018a6018;  1 drivers
v0x5c300e735230_0 .net *"_ivl_4", 63 0, L_0x5c300e7482a0;  1 drivers
L_0x7f6a018a6060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c300e735320_0 .net *"_ivl_7", 31 0, L_0x7f6a018a6060;  1 drivers
v0x5c300e735400_0 .net "_rst", 0 0, v0x5c300e736c10_0;  alias, 1 drivers
v0x5c300e7354f0_0 .net "a", 31 0, L_0x5c300e748520;  1 drivers
v0x5c300e7355b0_0 .net "b", 31 0, L_0x5c300e748670;  1 drivers
v0x5c300e735690_0 .net "clk", 0 0, L_0x5c300e718aa0;  alias, 1 drivers
v0x5c300e735760_0 .net "ready", 0 0, L_0x7f6a018a60a8;  alias, 1 drivers
v0x5c300e735800_0 .net "res", 63 0, L_0x5c300e748390;  1 drivers
v0x5c300e7358e0_0 .net "start", 0 0, v0x5c300e7362c0_0;  1 drivers
L_0x5c300e738160 .concat [ 32 32 0 0], L_0x5c300e748520, L_0x7f6a018a6018;
L_0x5c300e7482a0 .concat [ 32 32 0 0], L_0x5c300e748670, L_0x7f6a018a6060;
L_0x5c300e748390 .arith/mult 64, L_0x5c300e738160, L_0x5c300e7482a0;
    .scope S_0x5c300e712680;
T_0 ;
    %wait E_0x5c300e6ffd00;
    %load/vec4 v0x5c300e6b7c50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c300e733850_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5c300e733850_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x5c300e733850_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c300e733980, 0, 4;
    %load/vec4 v0x5c300e733850_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5c300e733850_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c300e734660_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c300e733f40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c300e734100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c300e7345a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c300e7342a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c300e734360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c300e7345a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5c300e734360_0;
    %load/vec4 v0x5c300e7344e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %vpi_call/w 4 62 "$display", $time, " | master | ", "rcv tdata : ", v0x5c300e734020_0, " ind : %1d", v0x5c300e734660_0 {0 0 0};
    %load/vec4 v0x5c300e734020_0;
    %ix/getv 3, v0x5c300e734660_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c300e733980, 0, 4;
    %load/vec4 v0x5c300e7341e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %load/vec4 v0x5c300e734660_0;
    %addi 1, 0, 8;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %assign/vec4 v0x5c300e734660_0, 0;
    %load/vec4 v0x5c300e734660_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %vpi_call/w 4 66 "$display", $time, " | master | ", "res : ", v0x5c300e733e60_0 {0 0 0};
T_0.8 ;
T_0.4 ;
    %load/vec4 v0x5c300e734420_0;
    %load/vec4 v0x5c300e7345a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %vpi_call/w 4 70 "$display", $time, " | master | ", "snd tdata : ", &A<v0x5c300e733c50, v0x5c300e733f40_0 >, " ind : %1d", v0x5c300e733f40_0 {0 0 0};
    %ix/getv 4, v0x5c300e733f40_0;
    %load/vec4a v0x5c300e733c50, 4;
    %assign/vec4 v0x5c300e734100_0, 0;
    %load/vec4 v0x5c300e733f40_0;
    %addi 1, 0, 8;
    %pushi/vec4 7, 0, 8;
    %and;
    %assign/vec4 v0x5c300e733f40_0, 0;
    %load/vec4 v0x5c300e733f40_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5c300e7342a0_0, 0;
T_0.10 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5c300e734900;
T_1 ;
    %wait E_0x5c300e6fed00;
    %load/vec4 v0x5c300e735a80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c300e736a70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c300e7361e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c300e735c50_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5c300e735c50_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x5c300e735c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c300e735cf0, 0, 4;
    %load/vec4 v0x5c300e735c50_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5c300e735c50_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c300e7362c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c300e736360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c300e7368d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c300e736590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c300e736800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c300e7368d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5c300e736800_0;
    %load/vec4 v0x5c300e7369a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %vpi_call/w 5 72 "$display", $time, " | slave | ", "rcv tdata : ", v0x5c300e7364c0_0, " ind : %1d", v0x5c300e736a70_0 {0 0 0};
    %load/vec4 v0x5c300e7364c0_0;
    %ix/getv 3, v0x5c300e736a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c300e735cf0, 0, 4;
    %load/vec4 v0x5c300e736660_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.6, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %load/vec4 v0x5c300e736a70_0;
    %addi 1, 0, 8;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %assign/vec4 v0x5c300e736a70_0, 0;
T_1.4 ;
    %load/vec4 v0x5c300e736730_0;
    %load/vec4 v0x5c300e7368d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %vpi_call/w 5 78 "$display", $time, " | slave | ", "snd tdata : ", &A<v0x5c300e735ff0, v0x5c300e7361e0_0 >, " ind : %1d", v0x5c300e7361e0_0 {0 0 0};
    %ix/getv 4, v0x5c300e7361e0_0;
    %load/vec4a v0x5c300e735ff0, 4;
    %assign/vec4 v0x5c300e736360_0, 0;
    %load/vec4 v0x5c300e7361e0_0;
    %addi 1, 0, 8;
    %pushi/vec4 7, 0, 8;
    %and;
    %assign/vec4 v0x5c300e7361e0_0, 0;
    %load/vec4 v0x5c300e7361e0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5c300e736590_0, 0;
T_1.8 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5c300e711520;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c300e736ec0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c300e736cd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c300e736dc0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c300e736c10_0, 0, 1;
T_2.0 ;
    %delay 1, 0;
    %load/vec4 v0x5c300e736ec0_0;
    %nor/r;
    %store/vec4 v0x5c300e736ec0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x5c300e711520;
T_3 ;
    %vpi_call/w 3 73 "$monitor", $time, " | tb | ", v0x5c300e736cd0_0, " * ", v0x5c300e736dc0_0, " => ", v0x5c300e737030_0 {0 0 0};
    %delay 8, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c300e736c10_0, 0, 1;
    %pushi/vec4 12551, 0, 32;
    %store/vec4 v0x5c300e736cd0_0, 0, 32;
    %pushi/vec4 41245, 0, 32;
    %store/vec4 v0x5c300e736dc0_0, 0, 32;
    %delay 256, 0;
    %vpi_call/w 3 77 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "src/axi4_stream_tb.sv";
    "src/axi4_stream_master_wrapper.sv";
    "src/axi4_stream_slave_wrapper.sv";
    "src/mult.sv";
