// Seed: 522597902
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  input id_4;
  input id_3;
  output id_2;
  output id_1;
  reg   id_5;
  logic id_6;
  assign id_5 = id_4;
  initial
    if (1 - id_5) id_5 <= 1 && id_5;
    else id_1 <= id_6 - id_5;
  assign id_2 = id_5;
  logic id_7;
  logic id_8;
  logic id_9;
endmodule
module module_1 ();
  always id_1 <= id_3 ^ 1;
  assign id_5 = id_3;
  logic id_5 = 1;
endmodule : id_6
