# Verilog_Experiment_CISC
it works

选择比努力重要
