// tests that brain aerv works without deadlock, instability, or interference
// while both spikes and memory packets are being delivered randomly
import "aer/aerv/aerv.act";
import "aer/lib/test.act";
import "aer/lib/compat_bs.act";
import "aer/mem/memory.act";

pint M     = 3;
pint Mp4   = 64; // 4**M
pint M_SPK = M+1;
pint M_MEM = M+4;
pint N_SYN = Mp4;
pint N_MEM = N_SYN/4;
pint D     = 4;

aer::globals g_aer;
aer::globals g = g_aer;
globals g_bs;
compat_bs::globals g_compat(g_aer, g_bs);

aer::SOURCE_BRAIN_AERV<M_SPK, M_SPK-M, 0, 2> spk_src(g,);
aer::SOURCE_BRAIN_AERV<M_MEM, M_MEM-M, 2, 1> mem_src(g,);
aer::SYNAPSE spk_snk[N_SYN];

pint rows = 16;
pint log4_rows = 2;
pint cols = 4;
pint word_size = 2;
pint write_delay = 0;
pint precharge_delay = 0;
pint pn = 2;
pint width = 10;
aer::config_sram_interface<M_MEM-M, word_size, cols, rows, log4_rows> sram_interface[N_MEM];
mem::config_sramNxM_addr_decoded<rows, cols, word_size, write_delay, precharge_delay, pn, width> sram[N_MEM];
compat_bs::eMx1of2<word_size> write[N_MEM];
aer::eMx1of4<M_MEM-M> aerv__y_mem[N_MEM];
(; n : N_MEM :
    sram_interface[n].g = g;
    sram[n].g = g_bs;
    sram_interface[n]._aerv_data = aerv__y_mem[n];
    write[n].aer = sram_interface[n].sram_write;
    write[n].bs = sram[n].write;
    sram_interface[n].sram_col_select = sram[n].col_select;
    sram_interface[n].sram_row_select = sram[n].row_select;
)

aer::a1of2 aerv_y_syn[N_SYN];
(; n : N_SYN :
    spk_snk[n].g = g;
    spk_snk[n].spk = aerv_y_syn[n];
)

aer::BRAIN_AERV<M, Mp4, M_SPK, M_MEM, N_SYN, N_MEM> aerv(
    g, spk_src.d, mem_src.d, aerv_y_syn, aerv__y_mem);
