Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Fri May 17 21:35:51 2024


Cell Usage:
GTP_DFF_C                     1 use
GTP_DFF_CE                    5 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      1 use
GTP_LUT2                      1 use
GTP_LUT3                      1 use
GTP_LUT4                      1 use
GTP_LUT5                      3 uses

I/O ports: 7
GTP_INBUF                   2 uses
GTP_OUTBUF                  5 uses

Mapping Summary:
Total LUTs: 7 of 10400 (0.07%)
	LUTs as dram: 0 of 2640 (0.00%)
	LUTs as logic: 7
Total Registers: 6 of 15600 (0.04%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 30 (0.00%)

APMs:
Total APMs = 0.00 of 20 (0.00%)

Total I/O ports = 7 of 160 (4.38%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 0                 1
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 0        | 0                 0
--------------------------------------------------------------
  The maximum fanout: 5
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                1
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                5
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file fft_test_controlsets.txt.


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| fft_test             | 7       | 6      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 7      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_fft_ctrl         | 7       | 6      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                           
**********************************************************************************************************
                                                                           Clock   Non-clock              
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources     
----------------------------------------------------------------------------------------------------------
 fft_test|clk_50m         1000.000     {0 500}        Declared                 6           0  {clk_50m}   
 fft_test|audio_clk       1000.000     {0 500}        Declared                 0           0  {audio_clk} 
==========================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               fft_test|clk_50m                          
 Inferred_clock_group_1        asynchronous               fft_test|audio_clk                        
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 fft_test|clk_50m             1.000 MHz     334.560 MHz       1000.000          2.989        997.011
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 fft_test|clk_50m       fft_test|clk_50m           997.011       0.000              0             11
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 fft_test|clk_50m       fft_test|clk_50m             1.409       0.000              0             11
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 fft_test|clk_50m                                  499.380       0.000              0              6
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_fft_ctrl/delay_cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_fft_ctrl/delay_cnt[0]/CE (GTP_DFF_CE)
Path Group  : fft_test|clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.412
  Launch Clock Delay      :  5.412
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock fft_test|clk_50m (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.393       1.393 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        4.019       5.412         nt_clk_50m       
                                                                           r       u_fft_ctrl/delay_cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.378       5.790 r       u_fft_ctrl/delay_cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.894       6.684         u_fft_ctrl/delay_cnt [0]
                                                                                   u_fft_ctrl/N16_inv/I4 (GTP_LUT5)
                                   td                    0.351       7.035 f       u_fft_ctrl/N16_inv/Z (GTP_LUT5)
                                   net (fanout=5)        0.693       7.728         u_fft_ctrl/N16   
                                                                           f       u_fft_ctrl/delay_cnt[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.728         Logic Levels: 1  
                                                                                   Logic: 0.729ns(31.477%), Route: 1.587ns(68.523%)
----------------------------------------------------------------------------------------------------

 Clock fft_test|clk_50m (rising edge)
                                                      1000.000    1000.000 r                        
 clk_50m                                                 0.000    1000.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000    1000.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.393    1001.393 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        4.019    1005.412         nt_clk_50m       
                                                                           r       u_fft_ctrl/delay_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1005.412                          
 clock uncertainty                                      -0.050    1005.362                          

 Setup time                                             -0.623    1004.739                          

 Data required time                                               1004.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.739                          
 Data arrival time                                                   7.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.011                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_ctrl/delay_cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_fft_ctrl/delay_cnt[1]/CE (GTP_DFF_CE)
Path Group  : fft_test|clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.412
  Launch Clock Delay      :  5.412
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock fft_test|clk_50m (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.393       1.393 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        4.019       5.412         nt_clk_50m       
                                                                           r       u_fft_ctrl/delay_cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.378       5.790 r       u_fft_ctrl/delay_cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.894       6.684         u_fft_ctrl/delay_cnt [0]
                                                                                   u_fft_ctrl/N16_inv/I4 (GTP_LUT5)
                                   td                    0.351       7.035 f       u_fft_ctrl/N16_inv/Z (GTP_LUT5)
                                   net (fanout=5)        0.693       7.728         u_fft_ctrl/N16   
                                                                           f       u_fft_ctrl/delay_cnt[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.728         Logic Levels: 1  
                                                                                   Logic: 0.729ns(31.477%), Route: 1.587ns(68.523%)
----------------------------------------------------------------------------------------------------

 Clock fft_test|clk_50m (rising edge)
                                                      1000.000    1000.000 r                        
 clk_50m                                                 0.000    1000.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000    1000.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.393    1001.393 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        4.019    1005.412         nt_clk_50m       
                                                                           r       u_fft_ctrl/delay_cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1005.412                          
 clock uncertainty                                      -0.050    1005.362                          

 Setup time                                             -0.623    1004.739                          

 Data required time                                               1004.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.739                          
 Data arrival time                                                   7.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.011                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_ctrl/delay_cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_fft_ctrl/delay_cnt[2]/CE (GTP_DFF_CE)
Path Group  : fft_test|clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.412
  Launch Clock Delay      :  5.412
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock fft_test|clk_50m (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.393       1.393 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        4.019       5.412         nt_clk_50m       
                                                                           r       u_fft_ctrl/delay_cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.378       5.790 r       u_fft_ctrl/delay_cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.894       6.684         u_fft_ctrl/delay_cnt [0]
                                                                                   u_fft_ctrl/N16_inv/I4 (GTP_LUT5)
                                   td                    0.351       7.035 f       u_fft_ctrl/N16_inv/Z (GTP_LUT5)
                                   net (fanout=5)        0.693       7.728         u_fft_ctrl/N16   
                                                                           f       u_fft_ctrl/delay_cnt[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.728         Logic Levels: 1  
                                                                                   Logic: 0.729ns(31.477%), Route: 1.587ns(68.523%)
----------------------------------------------------------------------------------------------------

 Clock fft_test|clk_50m (rising edge)
                                                      1000.000    1000.000 r                        
 clk_50m                                                 0.000    1000.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000    1000.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.393    1001.393 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        4.019    1005.412         nt_clk_50m       
                                                                           r       u_fft_ctrl/delay_cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1005.412                          
 clock uncertainty                                      -0.050    1005.362                          

 Setup time                                             -0.623    1004.739                          

 Data required time                                               1004.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.739                          
 Data arrival time                                                   7.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.011                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_ctrl/delay_cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_fft_ctrl/delay_cnt[0]/D (GTP_DFF_CE)
Path Group  : fft_test|clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.412
  Launch Clock Delay      :  5.412
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock fft_test|clk_50m (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.393       1.393 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        4.019       5.412         nt_clk_50m       
                                                                           r       u_fft_ctrl/delay_cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.371       5.783 f       u_fft_ctrl/delay_cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.894       6.677         u_fft_ctrl/delay_cnt [0]
                                                                                   u_fft_ctrl/delay_cnt[4:0]_inv/I0 (GTP_LUT1)
                                   td                    0.198       6.875 f       u_fft_ctrl/delay_cnt[4:0]_inv/Z (GTP_LUT1)
                                   net (fanout=1)        0.000       6.875         u_fft_ctrl/N18 [0]
                                                                           f       u_fft_ctrl/delay_cnt[0]/D (GTP_DFF_CE)

 Data arrival time                                                   6.875         Logic Levels: 1  
                                                                                   Logic: 0.569ns(38.893%), Route: 0.894ns(61.107%)
----------------------------------------------------------------------------------------------------

 Clock fft_test|clk_50m (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.393       1.393 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        4.019       5.412         nt_clk_50m       
                                                                           r       u_fft_ctrl/delay_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       5.412                          
 clock uncertainty                                       0.000       5.412                          

 Hold time                                               0.054       5.466                          

 Data required time                                                  5.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.466                          
 Data arrival time                                                   6.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.409                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_ctrl/delay_cnt[1]/CLK (GTP_DFF_CE)
Endpoint    : u_fft_ctrl/delay_cnt[1]/D (GTP_DFF_CE)
Path Group  : fft_test|clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.412
  Launch Clock Delay      :  5.412
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock fft_test|clk_50m (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.393       1.393 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        4.019       5.412         nt_clk_50m       
                                                                           r       u_fft_ctrl/delay_cnt[1]/CLK (GTP_DFF_CE)

                                   tco                   0.371       5.783 f       u_fft_ctrl/delay_cnt[1]/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.869       6.652         u_fft_ctrl/delay_cnt [1]
                                                                                   u_fft_ctrl/N18_sum1/I0 (GTP_LUT2)
                                   td                    0.250       6.902 f       u_fft_ctrl/N18_sum1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       6.902         u_fft_ctrl/N18 [1]
                                                                           f       u_fft_ctrl/delay_cnt[1]/D (GTP_DFF_CE)

 Data arrival time                                                   6.902         Logic Levels: 1  
                                                                                   Logic: 0.621ns(41.678%), Route: 0.869ns(58.322%)
----------------------------------------------------------------------------------------------------

 Clock fft_test|clk_50m (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.393       1.393 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        4.019       5.412         nt_clk_50m       
                                                                           r       u_fft_ctrl/delay_cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       5.412                          
 clock uncertainty                                       0.000       5.412                          

 Hold time                                               0.054       5.466                          

 Data required time                                                  5.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.466                          
 Data arrival time                                                   6.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.436                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_ctrl/delay_cnt[2]/CLK (GTP_DFF_CE)
Endpoint    : u_fft_ctrl/delay_cnt[2]/D (GTP_DFF_CE)
Path Group  : fft_test|clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.412
  Launch Clock Delay      :  5.412
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock fft_test|clk_50m (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.393       1.393 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        4.019       5.412         nt_clk_50m       
                                                                           r       u_fft_ctrl/delay_cnt[2]/CLK (GTP_DFF_CE)

                                   tco                   0.371       5.783 f       u_fft_ctrl/delay_cnt[2]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.840       6.623         u_fft_ctrl/delay_cnt [2]
                                                                                   u_fft_ctrl/N18_sum2/I0 (GTP_LUT3)
                                   td                    0.286       6.909 f       u_fft_ctrl/N18_sum2/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       6.909         u_fft_ctrl/N18 [2]
                                                                           f       u_fft_ctrl/delay_cnt[2]/D (GTP_DFF_CE)

 Data arrival time                                                   6.909         Logic Levels: 1  
                                                                                   Logic: 0.657ns(43.888%), Route: 0.840ns(56.112%)
----------------------------------------------------------------------------------------------------

 Clock fft_test|clk_50m (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.393       1.393 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        4.019       5.412         nt_clk_50m       
                                                                           r       u_fft_ctrl/delay_cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       5.412                          
 clock uncertainty                                       0.000       5.412                          

 Hold time                                               0.054       5.466                          

 Data required time                                                  5.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.466                          
 Data arrival time                                                   6.909                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.443                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_ctrl/fft_rst_n/CLK (GTP_DFF_C)
Endpoint    : fft_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock fft_test|clk_50m (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.393       1.393 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        4.019       5.412         nt_clk_50m       
                                                                           r       u_fft_ctrl/fft_rst_n/CLK (GTP_DFF_C)

                                   tco                   0.371       5.783 f       u_fft_ctrl/fft_rst_n/Q (GTP_DFF_C)
                                   net (fanout=1)        1.369       7.152         nt_fft_rst_n     
                                                                                   fft_rst_n_obuf/I (GTP_OUTBUF)
                                   td                    3.223      10.375 f       fft_rst_n_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.375         fft_rst_n        
 fft_rst_n                                                                 f       fft_rst_n (port) 

 Data arrival time                                                  10.375         Logic Levels: 1  
                                                                                   Logic: 3.594ns(72.416%), Route: 1.369ns(27.584%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : u_fft_ctrl/delay_cnt[0]/C (GTP_DFF_CE)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_n                                                   0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.000       0.000         rst_n            
                                                                                   rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.509       1.509 f       rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.509         nt_rst_n         
                                                                                   N3/I (GTP_INV)   
                                   td                    0.000       1.509 r       N3/Z (GTP_INV)   
                                   net (fanout=6)        1.480       2.989         N3               
                                                                           r       u_fft_ctrl/delay_cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   2.989         Logic Levels: 2  
                                                                                   Logic: 1.509ns(50.485%), Route: 1.480ns(49.515%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : u_fft_ctrl/delay_cnt[1]/C (GTP_DFF_CE)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_n                                                   0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.000       0.000         rst_n            
                                                                                   rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.509       1.509 f       rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.509         nt_rst_n         
                                                                                   N3/I (GTP_INV)   
                                   td                    0.000       1.509 r       N3/Z (GTP_INV)   
                                   net (fanout=6)        1.480       2.989         N3               
                                                                           r       u_fft_ctrl/delay_cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   2.989         Logic Levels: 2  
                                                                                   Logic: 1.509ns(50.485%), Route: 1.480ns(49.515%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : u_fft_ctrl/delay_cnt[0]/C (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_n                                                   0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.000       0.000         rst_n            
                                                                                   rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.393       1.393 r       rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.393         nt_rst_n         
                                                                                   N3/I (GTP_INV)   
                                   td                    0.000       1.393 f       N3/Z (GTP_INV)   
                                   net (fanout=6)        1.480       2.873         N3               
                                                                           f       u_fft_ctrl/delay_cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   2.873         Logic Levels: 2  
                                                                                   Logic: 1.393ns(48.486%), Route: 1.480ns(51.514%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : u_fft_ctrl/delay_cnt[1]/C (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_n                                                   0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.000       0.000         rst_n            
                                                                                   rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.393       1.393 r       rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.393         nt_rst_n         
                                                                                   N3/I (GTP_INV)   
                                   td                    0.000       1.393 f       N3/Z (GTP_INV)   
                                   net (fanout=6)        1.480       2.873         N3               
                                                                           f       u_fft_ctrl/delay_cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   2.873         Logic Levels: 2  
                                                                                   Logic: 1.393ns(48.486%), Route: 1.480ns(51.514%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : u_fft_ctrl/delay_cnt[2]/C (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_n                                                   0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.000       0.000         rst_n            
                                                                                   rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.393       1.393 r       rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.393         nt_rst_n         
                                                                                   N3/I (GTP_INV)   
                                   td                    0.000       1.393 f       N3/Z (GTP_INV)   
                                   net (fanout=6)        1.480       2.873         N3               
                                                                           f       u_fft_ctrl/delay_cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   2.873         Logic Levels: 2  
                                                                                   Logic: 1.393ns(48.486%), Route: 1.480ns(51.514%)
====================================================================================================

{fft_test|clk_50m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width                          u_fft_ctrl/delay_cnt[0]/CLK
 499.380     500.000         0.620           Low Pulse Width                           u_fft_ctrl/delay_cnt[0]/CLK
 499.380     500.000         0.620           High Pulse Width                          u_fft_ctrl/delay_cnt[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                      
+--------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango/compile/fft_test_comp.adf               
| Output     | C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango/synthesize/fft_test_syn.adf             
|            | C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango/synthesize/fft_test_syn.vm              
|            | C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango/synthesize/fft_test_controlsets.txt     
|            | C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango/synthesize/snr.db                       
|            | C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango/synthesize/fft_test.snr                 
+--------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 151 MB
Total CPU  time to synthesize completion : 0h:0m:1s
Process Total CPU  time to synthesize completion : 0h:0m:1s
Total real time to synthesize completion : 0h:0m:2s
