Analysis & Synthesis report for hwr_cpu
Mon Jan 25 18:32:13 2016
Quartus II 64-Bit Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Source assignments for memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated
 11. Parameter Settings for User Entity Instance: paral_reg:AR
 12. Parameter Settings for User Entity Instance: inc_reg:PC
 13. Parameter Settings for User Entity Instance: paral_reg:DR
 14. Parameter Settings for User Entity Instance: inc_reg:AC
 15. Parameter Settings for User Entity Instance: paral_reg:IR
 16. Parameter Settings for User Entity Instance: ALU:alu_cpu
 17. Parameter Settings for User Entity Instance: ALU:alu_cpu|adder_t:ADD_ACTION
 18. Parameter Settings for User Entity Instance: ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:7:FA
 19. Parameter Settings for User Entity Instance: ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:6:FA
 20. Parameter Settings for User Entity Instance: ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA
 21. Parameter Settings for User Entity Instance: ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:4:FA
 22. Parameter Settings for User Entity Instance: ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA
 23. Parameter Settings for User Entity Instance: ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:2:FA
 24. Parameter Settings for User Entity Instance: ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:1:FA
 25. Parameter Settings for User Entity Instance: ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:0:FA
 26. Parameter Settings for User Entity Instance: ALU:alu_cpu|mux2to_ena:ACTION_CHOOSE
 27. Parameter Settings for User Entity Instance: memory:external_mem|altsyncram:altsyncram_component
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jan 25 18:32:13 2016    ;
; Quartus II 64-Bit Version          ; 7.2 Build 151 09/26/2007 SJ Full Version ;
; Revision Name                      ; hwr_cpu                                  ;
; Top-level Entity Name              ; hwr_cpu                                  ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 79                                       ;
;     Total combinational functions  ; 79                                       ;
;     Dedicated logic registers      ; 34                                       ;
; Total registers                    ; 34                                       ;
; Total pins                         ; 51                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 512                                      ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                         ; Setting            ; Default Value      ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                         ; EP2C35F484C8       ;                    ;
; Top-level entity name                                                          ; hwr_cpu            ; hwr_cpu            ;
; Family name                                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                        ; Off                ;                    ;
; Use smart compilation                                                          ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                            ; 1                  ; 1                  ;
; Restructure Multiplexers                                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                            ; Off                ; Off                ;
; Preserve fewer node names                                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                      ; Off                ; Off                ;
; Verilog Version                                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                                       ; Auto               ; Auto               ;
; Safe State Machine                                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                                              ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                        ; On                 ; On                 ;
; Parallel Synthesis                                                             ; Off                ; Off                ;
; DSP Block Balancing                                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                             ; On                 ; On                 ;
; Power-Up Don't Care                                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                 ; Off                ; Off                ;
; Optimization Technique -- Cyclone II/Cyclone III                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II/Cyclone III ; 70                 ; 70                 ;
; Auto Carry Chains                                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                          ; Off                ; Off                ;
; Perform gate-level register retiming                                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax                         ; On                 ; On                 ;
; Auto ROM Replacement                                                           ; On                 ; On                 ;
; Auto RAM Replacement                                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                              ; Off                ; Off                ;
; Auto Resource Sharing                                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                  ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                             ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                               ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                           ; On                 ; On                 ;
; Block Design Naming                                                            ; Auto               ; Auto               ;
+--------------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                 ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+
; count.vhd                        ; yes             ; User VHDL File               ; D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/count.vhd               ;
; dec4_16.vhd                      ; yes             ; User VHDL File               ; D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/dec4_16.vhd             ;
; hardwired_logic.vhd              ; yes             ; User VHDL File               ; D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hardwired_logic.vhd     ;
; hardwired_package.vhd            ; yes             ; User VHDL File               ; D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hardwired_package.vhd   ;
; adder_t.vhd                      ; yes             ; User VHDL File               ; D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd             ;
; ALU.vhd                          ; yes             ; User VHDL File               ; D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/ALU.vhd                 ;
; data_bus.vhd                     ; yes             ; User VHDL File               ; D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd            ;
; inc_reg.vhd                      ; yes             ; User VHDL File               ; D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/inc_reg.vhd             ;
; memory.vhd                       ; yes             ; User VHDL File               ; D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/memory.vhd              ;
; mux2to_ena.vhd                   ; yes             ; User VHDL File               ; D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/mux2to_ena.vhd          ;
; paral_reg.vhd                    ; yes             ; User VHDL File               ; D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/paral_reg.vhd           ;
; hwr_cpu_pack.vhd                 ; yes             ; User VHDL File               ; D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu_pack.vhd        ;
; hwr_cpu.vhd                      ; yes             ; User VHDL File               ; D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd             ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/lpm_decode.inc        ;
; aglobal72.inc                    ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/aglobal72.inc         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altrom.inc            ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altram.inc            ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altdpram.inc          ;
; altqpram.inc                     ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altqpram.inc          ;
; db/altsyncram_6j41.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/db/altsyncram_6j41.tdf  ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 79    ;
;                                             ;       ;
; Total combinational functions               ; 79    ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 39    ;
;     -- 3 input functions                    ; 18    ;
;     -- <=2 input functions                  ; 22    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 64    ;
;     -- arithmetic mode                      ; 15    ;
;                                             ;       ;
; Total registers                             ; 34    ;
;     -- Dedicated logic registers            ; 34    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 51    ;
; Total memory bits                           ; 512   ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 42    ;
; Total fan-out                               ; 506   ;
; Average fan-out                             ; 2.94  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                         ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------+--------------+
; |hwr_cpu                                  ; 79 (0)            ; 34 (0)       ; 512         ; 0            ; 0       ; 0         ; 51   ; 0            ; |hwr_cpu                                                                                    ; work         ;
;    |ALU:alu_cpu|                          ; 9 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hwr_cpu|ALU:alu_cpu                                                                        ; work         ;
;       |adder_t:ADD_ACTION|                ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION                                                     ; work         ;
;          |fa_1bit:\G:1:FA|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:1:FA                                     ; work         ;
;          |fa_1bit:\G:2:FA|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:2:FA                                     ; work         ;
;          |fa_1bit:\G:3:FA|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA                                     ; work         ;
;          |fa_1bit:\G:4:FA|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:4:FA                                     ; work         ;
;          |fa_1bit:\G:5:FA|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA                                     ; work         ;
;          |fa_1bit:\G:6:FA|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:6:FA                                     ; work         ;
;    |data_bus:system_bus|                  ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hwr_cpu|data_bus:system_bus                                                                ; work         ;
;    |hardwired_logic:control_unit|         ; 22 (3)            ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hwr_cpu|hardwired_logic:control_unit                                                       ; work         ;
;       |counter_4bit:counter|              ; 12 (12)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter                                  ; work         ;
;       |dec4_16:decoder|                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder                                       ; work         ;
;    |inc_reg:AC|                           ; 16 (16)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hwr_cpu|inc_reg:AC                                                                         ; work         ;
;    |inc_reg:PC|                           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hwr_cpu|inc_reg:PC                                                                         ; work         ;
;    |memory:external_mem|                  ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |hwr_cpu|memory:external_mem                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |hwr_cpu|memory:external_mem|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_6j41:auto_generated| ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |hwr_cpu|memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated ; work         ;
;    |paral_reg:AR|                         ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hwr_cpu|paral_reg:AR                                                                       ; work         ;
;    |paral_reg:DR|                         ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hwr_cpu|paral_reg:DR                                                                       ; work         ;
;    |paral_reg:IR|                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hwr_cpu|paral_reg:IR                                                                       ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------+
; Name                                                                                          ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF              ;
+-----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------+
; memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 64           ; 8            ; --           ; --           ; 512  ; external_mem.mif ;
+-----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 34    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 14    ;
; Number of registers using Asynchronous Clear ; 30    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 16    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I[3] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I[2] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |hwr_cpu|inc_reg:AC|Q[0]                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: paral_reg:AR ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; m              ; 6     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: inc_reg:PC ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; m              ; 6     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: paral_reg:DR ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; m              ; 8     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: inc_reg:AC ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; m              ; 8     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: paral_reg:IR ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; m              ; 2     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu_cpu ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; m              ; 8     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu_cpu|adder_t:ADD_ACTION ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:7:FA ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:6:FA ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:4:FA ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:2:FA ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:1:FA ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:0:FA ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu_cpu|mux2to_ena:ACTION_CHOOSE ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; w              ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:external_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                       ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                       ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; external_mem.mif     ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_6j41      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Mon Jan 25 18:31:43 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hwr_cpu -c hwr_cpu
Info: Found 2 design units, including 1 entities, in source file count.vhd
    Info: Found design unit 1: counter_4bit-arc_count
    Info: Found entity 1: counter_4bit
Info: Found 2 design units, including 1 entities, in source file dec4_16.vhd
    Info: Found design unit 1: dec4_16-decd
    Info: Found entity 1: dec4_16
Info: Found 2 design units, including 1 entities, in source file hardwired_logic.vhd
    Info: Found design unit 1: hardwired_logic-hardwr
    Info: Found entity 1: hardwired_logic
Info: Found 1 design units, including 0 entities, in source file hardwired_package.vhd
    Info: Found design unit 1: hardwired
Info: Found 4 design units, including 2 entities, in source file adder_t.vhd
    Info: Found design unit 1: fa_1bit-fa_arc
    Info: Found design unit 2: adder_t-arc
    Info: Found entity 1: fa_1bit
    Info: Found entity 2: adder_t
Info: Found 3 design units, including 1 entities, in source file ALU.vhd
    Info: Found design unit 1: alu_pack
    Info: Found design unit 2: ALU-rtl
    Info: Found entity 1: ALU
Info: Found 2 design units, including 1 entities, in source file data_bus.vhd
    Info: Found design unit 1: data_bus-arc_bus
    Info: Found entity 1: data_bus
Info: Found 2 design units, including 1 entities, in source file inc_reg.vhd
    Info: Found design unit 1: inc_reg-arc_inc_reg
    Info: Found entity 1: inc_reg
Info: Found 2 design units, including 1 entities, in source file memory.vhd
    Info: Found design unit 1: memory-SYN
    Info: Found entity 1: memory
Info: Found 2 design units, including 1 entities, in source file mux2to_ena.vhd
    Info: Found design unit 1: mux2to_ena-arc
    Info: Found entity 1: mux2to_ena
Info: Found 2 design units, including 1 entities, in source file paral_reg.vhd
    Info: Found design unit 1: paral_reg-arc_reg
    Info: Found entity 1: paral_reg
Info: Found 1 design units, including 0 entities, in source file hwr_cpu_pack.vhd
    Info: Found design unit 1: hwr_cpu_pack
Info: Found 2 design units, including 1 entities, in source file hwr_cpu.vhd
    Info: Found design unit 1: hwr_cpu-arc_hwr_cpu
    Info: Found entity 1: hwr_cpu
Info: Elaborating entity "hwr_cpu" for the top level hierarchy
Info: Elaborating entity "hardwired_logic" for hierarchy "hardwired_logic:control_unit"
Info: Elaborating entity "counter_4bit" for hierarchy "hardwired_logic:control_unit|counter_4bit:counter"
Info: Elaborating entity "dec4_16" for hierarchy "hardwired_logic:control_unit|dec4_16:decoder"
Info: Elaborating entity "data_bus" for hierarchy "data_bus:system_bus"
Info: Elaborating entity "paral_reg" for hierarchy "paral_reg:AR"
Info: Elaborating entity "inc_reg" for hierarchy "inc_reg:PC"
Info: Elaborating entity "paral_reg" for hierarchy "paral_reg:DR"
Info: Elaborating entity "inc_reg" for hierarchy "inc_reg:AC"
Info: Elaborating entity "paral_reg" for hierarchy "paral_reg:IR"
Info: Elaborating entity "ALU" for hierarchy "ALU:alu_cpu"
Info: Elaborating entity "adder_t" for hierarchy "ALU:alu_cpu|adder_t:ADD_ACTION"
Info: Elaborating entity "fa_1bit" for hierarchy "ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:7:FA"
Info: Elaborating entity "mux2to_ena" for hierarchy "ALU:alu_cpu|mux2to_ena:ACTION_CHOOSE"
Info: Elaborating entity "memory" for hierarchy "memory:external_mem"
Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf
    Info: Found entity 1: altsyncram
Info: Elaborating entity "altsyncram" for hierarchy "memory:external_mem|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "memory:external_mem|altsyncram:altsyncram_component"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6j41.tdf
    Info: Found entity 1: altsyncram_6j41
Info: Elaborating entity "altsyncram_6j41" for hierarchy "memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated"
Warning: Converting TRI node "data_bus:system_bus|databus[0]~34" that feeds logic to an OR gate
Warning: Converting TRI node "data_bus:system_bus|databus[1]~40" that feeds logic to an OR gate
Warning: Converting TRI node "data_bus:system_bus|databus[2]~46" that feeds logic to an OR gate
Warning: Converting TRI node "data_bus:system_bus|databus[3]~52" that feeds logic to an OR gate
Warning: Converting TRI node "data_bus:system_bus|databus[4]~58" that feeds logic to an OR gate
Warning: Converting TRI node "data_bus:system_bus|databus[5]~64" that feeds logic to an OR gate
Warning: Converting TRI node "data_bus:system_bus|databus[6]~70" that feeds logic to an OR gate
Warning: Converting TRI node "data_bus:system_bus|databus[7]~75" that feeds logic to an OR gate
Info: Implemented 154 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 49 output pins
    Info: Implemented 95 logic cells
    Info: Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Allocated 317 megabytes of memory during processing
    Info: Processing ended: Mon Jan 25 18:32:13 2016
    Info: Elapsed time: 00:00:30


