{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715232638653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715232638660 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 13:30:38 2024 " "Processing started: Thu May 09 13:30:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715232638660 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715232638660 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wys_1780_chap_6_1 -c wys_1780_chap_6_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off wys_1780_chap_6_1 -c wys_1780_chap_6_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715232638660 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715232639339 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715232639339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wys_1780_chap_6_1.v 1 1 " "Found 1 design units, including 1 entities, in source file wys_1780_chap_6_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 wys_1780_chap_6_1 " "Found entity 1: wys_1780_chap_6_1" {  } { { "wys_1780_chap_6_1.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715232648483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715232648483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wys_1780_chap_6_2.v 1 1 " "Found 1 design units, including 1 entities, in source file wys_1780_chap_6_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 wys_1780_chap_6_2 " "Found entity 1: wys_1780_chap_6_2" {  } { { "wys_1780_chap_6_2.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715232648485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715232648485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wys_1780_chap_6_3.v 1 1 " "Found 1 design units, including 1 entities, in source file wys_1780_chap_6_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 wys_1780_chap_6_3 " "Found entity 1: wys_1780_chap_6_3" {  } { { "wys_1780_chap_6_3.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715232648486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715232648486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wys_1780_chap_6_4.v 1 1 " "Found 1 design units, including 1 entities, in source file wys_1780_chap_6_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 wys_1780_chap_6_4 " "Found entity 1: wys_1780_chap_6_4" {  } { { "wys_1780_chap_6_4.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715232648487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715232648487 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "wys_1780_chap_6_5.v(17) " "Verilog HDL warning at wys_1780_chap_6_5.v(17): extended using \"x\" or \"z\"" {  } { { "wys_1780_chap_6_5.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_5.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1715232648489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wys_1780_chap_6_5.v 1 1 " "Found 1 design units, including 1 entities, in source file wys_1780_chap_6_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 wys_1780_chap_6_5 " "Found entity 1: wys_1780_chap_6_5" {  } { { "wys_1780_chap_6_5.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715232648489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715232648489 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "wys_1780_chap_6_6.v(10) " "Verilog HDL warning at wys_1780_chap_6_6.v(10): extended using \"x\" or \"z\"" {  } { { "wys_1780_chap_6_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_6.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1715232648490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wys_1780_chap_6_6.v 1 1 " "Found 1 design units, including 1 entities, in source file wys_1780_chap_6_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 wys_1780_chap_6_6 " "Found entity 1: wys_1780_chap_6_6" {  } { { "wys_1780_chap_6_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715232648490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715232648490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wys_1780_chap_6_1_vlg_tst.v 1 1 " "Found 1 design units, including 1 entities, in source file wys_1780_chap_6_1_vlg_tst.v" { { "Info" "ISGN_ENTITY_NAME" "1 wys_1780_chap_6_vlg_tst " "Found entity 1: wys_1780_chap_6_vlg_tst" {  } { { "wys_1780_chap_6_1_vlg_tst.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1_vlg_tst.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715232648491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715232648491 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1k_in wys_1780_chap_6_1.v(8) " "Verilog HDL Implicit Net warning at wys_1780_chap_6_1.v(8): created implicit net for \"c1k_in\"" {  } { { "wys_1780_chap_6_1.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715232648491 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1k_1kHz wys_1780_chap_6_1.v(8) " "Verilog HDL Implicit Net warning at wys_1780_chap_6_1.v(8): created implicit net for \"c1k_1kHz\"" {  } { { "wys_1780_chap_6_1.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715232648491 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "wys_1780_chap_6_1.v(8) " "Verilog HDL Instantiation warning at wys_1780_chap_6_1.v(8): instance has no name" {  } { { "wys_1780_chap_6_1.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1715232648492 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "wys_1780_chap_6_1.v(9) " "Verilog HDL Instantiation warning at wys_1780_chap_6_1.v(9): instance has no name" {  } { { "wys_1780_chap_6_1.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1715232648492 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "wys_1780_chap_6_1.v(10) " "Verilog HDL Instantiation warning at wys_1780_chap_6_1.v(10): instance has no name" {  } { { "wys_1780_chap_6_1.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1715232648492 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "wys_1780_chap_6_1.v(11) " "Verilog HDL Instantiation warning at wys_1780_chap_6_1.v(11): instance has no name" {  } { { "wys_1780_chap_6_1.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1715232648492 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "wys_1780_chap_6_1.v(12) " "Verilog HDL Instantiation warning at wys_1780_chap_6_1.v(12): instance has no name" {  } { { "wys_1780_chap_6_1.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1715232648492 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wys_1780_chap_6_1 " "Elaborating entity \"wys_1780_chap_6_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715232648510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wys_1780_chap_6_2 wys_1780_chap_6_2:comb_3 " "Elaborating entity \"wys_1780_chap_6_2\" for hierarchy \"wys_1780_chap_6_2:comb_3\"" {  } { { "wys_1780_chap_6_1.v" "comb_3" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715232648512 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 wys_1780_chap_6_2.v(18) " "Verilog HDL assignment warning at wys_1780_chap_6_2.v(18): truncated value with size 32 to match size of target (15)" {  } { { "wys_1780_chap_6_2.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_2.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715232648512 "|wys_1780_chap_6_1|wys_1780_chap_6_2:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wys_1780_chap_6_3 wys_1780_chap_6_3:comb_4 " "Elaborating entity \"wys_1780_chap_6_3\" for hierarchy \"wys_1780_chap_6_3:comb_4\"" {  } { { "wys_1780_chap_6_1.v" "comb_4" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715232648512 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 wys_1780_chap_6_3.v(21) " "Verilog HDL assignment warning at wys_1780_chap_6_3.v(21): truncated value with size 32 to match size of target (2)" {  } { { "wys_1780_chap_6_3.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_3.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715232648512 "|wys_1780_chap_6_1|wys_1780_chap_6_3:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wys_1780_chap_6_4 wys_1780_chap_6_4:comb_5 " "Elaborating entity \"wys_1780_chap_6_4\" for hierarchy \"wys_1780_chap_6_4:comb_5\"" {  } { { "wys_1780_chap_6_1.v" "comb_5" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715232648513 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "wys_1780_chap_6_4.v(6) " "Verilog HDL Case Statement warning at wys_1780_chap_6_4.v(6): incomplete case statement has no default case item" {  } { { "wys_1780_chap_6_4.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_4.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1715232648513 "|wys_1780_chap_6_1|wys_1780_chap_6_4:comb_5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data wys_1780_chap_6_4.v(4) " "Verilog HDL Always Construct warning at wys_1780_chap_6_4.v(4): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "wys_1780_chap_6_4.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_4.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715232648513 "|wys_1780_chap_6_1|wys_1780_chap_6_4:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] wys_1780_chap_6_4.v(4) " "Inferred latch for \"data\[0\]\" at wys_1780_chap_6_4.v(4)" {  } { { "wys_1780_chap_6_4.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_4.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715232648513 "|wys_1780_chap_6_1|wys_1780_chap_6_4:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] wys_1780_chap_6_4.v(4) " "Inferred latch for \"data\[1\]\" at wys_1780_chap_6_4.v(4)" {  } { { "wys_1780_chap_6_4.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_4.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715232648513 "|wys_1780_chap_6_1|wys_1780_chap_6_4:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] wys_1780_chap_6_4.v(4) " "Inferred latch for \"data\[2\]\" at wys_1780_chap_6_4.v(4)" {  } { { "wys_1780_chap_6_4.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_4.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715232648513 "|wys_1780_chap_6_1|wys_1780_chap_6_4:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] wys_1780_chap_6_4.v(4) " "Inferred latch for \"data\[3\]\" at wys_1780_chap_6_4.v(4)" {  } { { "wys_1780_chap_6_4.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_4.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715232648513 "|wys_1780_chap_6_1|wys_1780_chap_6_4:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wys_1780_chap_6_5 wys_1780_chap_6_5:comb_6 " "Elaborating entity \"wys_1780_chap_6_5\" for hierarchy \"wys_1780_chap_6_5:comb_6\"" {  } { { "wys_1780_chap_6_1.v" "comb_6" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715232648514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wys_1780_chap_6_6 wys_1780_chap_6_6:comb_7 " "Elaborating entity \"wys_1780_chap_6_6\" for hierarchy \"wys_1780_chap_6_6:comb_7\"" {  } { { "wys_1780_chap_6_1.v" "comb_7" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715232648514 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "clk_1kHz GND " "Pin \"clk_1kHz\" is stuck at GND" {  } { { "wys_1780_chap_6_1.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715232648735 "|wys_1780_chap_6_1|clk_1kHz"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[1\] VCC " "Pin \"DIG\[1\]\" is stuck at VCC" {  } { { "wys_1780_chap_6_1.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715232648735 "|wys_1780_chap_6_1|DIG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[2\] GND " "Pin \"DIG\[2\]\" is stuck at GND" {  } { { "wys_1780_chap_6_1.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715232648735 "|wys_1780_chap_6_1|DIG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[3\] GND " "Pin \"DIG\[3\]\" is stuck at GND" {  } { { "wys_1780_chap_6_1.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715232648735 "|wys_1780_chap_6_1|DIG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEL\[0\] GND " "Pin \"SEL\[0\]\" is stuck at GND" {  } { { "wys_1780_chap_6_1.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715232648735 "|wys_1780_chap_6_1|SEL[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEL\[1\] GND " "Pin \"SEL\[1\]\" is stuck at GND" {  } { { "wys_1780_chap_6_1.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715232648735 "|wys_1780_chap_6_1|SEL[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[0\] VCC " "Pin \"data\[0\]\" is stuck at VCC" {  } { { "wys_1780_chap_6_1.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715232648735 "|wys_1780_chap_6_1|data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[1\] GND " "Pin \"data\[1\]\" is stuck at GND" {  } { { "wys_1780_chap_6_1.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715232648735 "|wys_1780_chap_6_1|data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[2\] GND " "Pin \"data\[2\]\" is stuck at GND" {  } { { "wys_1780_chap_6_1.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715232648735 "|wys_1780_chap_6_1|data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[3\] GND " "Pin \"data\[3\]\" is stuck at GND" {  } { { "wys_1780_chap_6_1.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715232648735 "|wys_1780_chap_6_1|data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[0\] GND " "Pin \"SEG\[0\]\" is stuck at GND" {  } { { "wys_1780_chap_6_1.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715232648735 "|wys_1780_chap_6_1|SEG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[1\] GND " "Pin \"SEG\[1\]\" is stuck at GND" {  } { { "wys_1780_chap_6_1.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715232648735 "|wys_1780_chap_6_1|SEG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[2\] GND " "Pin \"SEG\[2\]\" is stuck at GND" {  } { { "wys_1780_chap_6_1.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715232648735 "|wys_1780_chap_6_1|SEG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[3\] GND " "Pin \"SEG\[3\]\" is stuck at GND" {  } { { "wys_1780_chap_6_1.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715232648735 "|wys_1780_chap_6_1|SEG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[4\] VCC " "Pin \"SEG\[4\]\" is stuck at VCC" {  } { { "wys_1780_chap_6_1.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715232648735 "|wys_1780_chap_6_1|SEG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[5\] VCC " "Pin \"SEG\[5\]\" is stuck at VCC" {  } { { "wys_1780_chap_6_1.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715232648735 "|wys_1780_chap_6_1|SEG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[6\] GND " "Pin \"SEG\[6\]\" is stuck at GND" {  } { { "wys_1780_chap_6_1.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715232648735 "|wys_1780_chap_6_1|SEG[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715232648735 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Quartusexperiment/wys_1780_chap_6_1/output_files/wys_1780_chap_6_1.map.smsg " "Generated suppressed messages file E:/Quartusexperiment/wys_1780_chap_6_1/output_files/wys_1780_chap_6_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715232648758 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715232648817 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715232648817 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_in " "No output dependent on input pin \"clk_in\"" {  } { { "wys_1780_chap_6_1.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715232648834 "|wys_1780_chap_6_1|clk_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1715232648834 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715232648834 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715232648834 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715232648834 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715232648843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 13:30:48 2024 " "Processing ended: Thu May 09 13:30:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715232648843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715232648843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715232648843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715232648843 ""}
