// Seed: 1896494003
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2,
    output id_3
);
  logic id_4 = 1;
  assign id_4 = 1'b0 - id_0;
  logic id_5;
  logic id_6;
  assign id_1 = id_6;
  assign id_5 = 1'b0;
endmodule
