
---------- Begin Simulation Statistics ----------
final_tick                                  296172000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2808                       # Simulator instruction rate (inst/s)
host_mem_usage                                5141784                       # Number of bytes of host memory used
host_op_rate                                     3116                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    54.30                       # Real time elapsed on the host
host_tick_rate                                5434040                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      152453                       # Number of instructions simulated
sim_ops                                        169217                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000295                       # Number of seconds simulated
sim_ticks                                   295062000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.221334                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   19162                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                19509                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 25                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               191                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             17757                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              29                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               26                       # Number of indirect misses.
system.cpu.branchPred.lookups                   19907                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     235                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    594989                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    51991                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               144                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      17490                       # Number of branches committed
system.cpu.commit.bw_lim_events                    66                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               2                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            5413                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               152417                       # Number of instructions committed
system.cpu.commit.committedOps                 169173                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       501212                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.337528                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.847708                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       412685     82.34%     82.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        36126      7.21%     89.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        38423      7.67%     97.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          125      0.02%     97.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        13703      2.73%     99.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5           35      0.01%     99.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           32      0.01%     99.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           17      0.00%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           66      0.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       501212                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   51                       # Number of function calls committed.
system.cpu.commit.int_insts                    151807                       # Number of committed integer instructions.
system.cpu.commit.loads                          1623                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           101386     59.93%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1623      0.96%     60.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          66164     39.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            169173                       # Class of committed instruction
system.cpu.commit.refs                          67787                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      152417                       # Number of Instructions Simulated
system.cpu.committedOps                        169173                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.871773                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.871773                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                422957                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    47                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                18845                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 174874                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    55454                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      2598                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    146                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   136                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 20798                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       19907                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      1232                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        435728                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   160                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         158916                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 3632                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                     386                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.033734                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              62400                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              19400                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.269293                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             501953                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.351107                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.430949                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   465044     92.65%     92.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1977      0.39%     93.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    11168      2.22%     95.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      709      0.14%     95.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     5745      1.14%     96.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      107      0.02%     96.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     5583      1.11%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      174      0.03%     97.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    11446      2.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               501953                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           88171                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  151                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    18991                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.333340                       # Inst execution rate
system.cpu.iew.exec_refs                        93280                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      66360                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  120239                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2664                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  8                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 3                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                66697                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              174609                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 26920                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                36                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                196712                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     36                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 32087                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    146                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 32158                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            66                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        25297                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1041                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          533                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          113                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             38                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     18556                       # num instructions consuming a value
system.cpu.iew.wb_count                        171415                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.921211                       # average fanout of values written-back
system.cpu.iew.wb_producers                     17094                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.290473                       # insts written-back per cycle
system.cpu.iew.wb_sent                         196712                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   257828                       # number of integer regfile reads
system.cpu.int_regfile_writes                   68918                       # number of integer regfile writes
system.cpu.ipc                               0.258280                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.258280                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                103451     52.58%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                26932     13.69%     66.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               66365     33.73%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 196748                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        5493                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.027919                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       3      0.05%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   5418     98.63%     98.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    72      1.31%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 202241                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             900961                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       171415                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            180041                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     174601                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    196748                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   8                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            5432                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                19                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              5                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        14658                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        501953                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.391965                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.934523                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              404570     80.60%     80.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               37739      7.52%     88.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               39754      7.92%     96.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 353      0.07%     96.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               19355      3.86%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 109      0.02%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  43      0.01%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  21      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   9      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          501953                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.333401                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2664                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               66697                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  836025                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                           590124                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  157620                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                120221                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  18536                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    62460                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  26826                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    16                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                832662                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 174673                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              124342                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     16360                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 234656                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    146                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                262369                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     4118                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           239115                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2998                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  4                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    158280                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              4                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       675717                       # The number of ROB reads
system.cpu.rob.rob_writes                      349916                       # The number of ROB writes
system.cpu.timesIdled                            1318                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               2848                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              2849                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             66156                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            66156                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       135544                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                138009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        78912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       122614                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 201526                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           134540                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 134540    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             134540                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          133047797                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             45.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          34694000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            11.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1849500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                3615                       # Transaction distribution
system.membus.trans_dist::ReadResp               3616                       # Transaction distribution
system.membus.trans_dist::WriteReq              67180                       # Transaction distribution
system.membus.trans_dist::WriteResp             67180                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port         3121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       134208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave          508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       138007                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         3584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         3584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 141591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          332                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port        79636                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       121232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave          254                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       201462                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       114688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  316150                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             71848                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   71848    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               71848                       # Request fanout histogram
system.membus.reqLayer6.occupancy           141440433                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              47.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy              426499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              166000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             2058399                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5562000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy           75557000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             25.6                       # Layer utilization (%)
system.acctest.dma.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq          768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp          768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         1024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.dma.dma::system.membus.slave[4]         3584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.dma.dma::system.membus.slave[4]       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         3723                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         3723    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         3723                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      8705500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy      4864000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          1.6                       # Layer utilization (%)
system.acctest.grayscale.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.bytes_read::.acctest.dma        65536                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::.acctest.grayscale.system.acctest.grayscale        49152                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::total           114688                       # Number of bytes read from this memory
system.acctest.spm.bytes_written::.acctest.dma        49152                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::.acctest.grayscale.system.acctest.grayscale        65536                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::total        114688                       # Number of bytes written to this memory
system.acctest.spm.num_reads::.acctest.dma         2048                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::.acctest.grayscale.system.acctest.grayscale        49152                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::total             51200                       # Number of read requests responded to by this memory
system.acctest.spm.num_writes::.acctest.dma         1536                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::.acctest.grayscale.system.acctest.grayscale        16384                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::total            17920                       # Number of write requests responded to by this memory
system.acctest.spm.bw_read::.acctest.dma    222109252                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::.acctest.grayscale.system.acctest.grayscale    166581939                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::total           388691190                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.dma    166581939                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.grayscale.system.acctest.grayscale    222109252                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::total          388691190                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.dma    388691190                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.grayscale.system.acctest.grayscale    388691190                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::total          777382381                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         2254                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         2254                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         1584                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         1584                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.dma.pio          488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          508                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::system.acctest.spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::total         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         7676                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.dma.pio          244                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total          254                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::system.acctest.spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::total       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total       114942                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy        20000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer1.occupancy      8589052                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer1.utilization          2.9                       # Layer utilization (%)
system.acctest.local_bus.reqLayer2.occupancy       405501                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy       460000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer2.occupancy      7680000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer2.utilization          2.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        78784                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          788                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        79572                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        78784                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        78784                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1231                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          329                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1560                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    267008290                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data      2670625                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      269678915                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    267008290                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    267008290                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    267008290                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data      2670625                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     269678915                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu.inst         1232                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data        67772                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        69004                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu.inst     62710996                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data     92173500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    154884496                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50901.782468                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data  1360.052824                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total  2244.572720                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu.inst         1232                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data         1616                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         2848                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst     62710996                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data     92173500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    154884496                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50901.782468                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 57038.056931                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 54383.601124                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu.data        66156                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        66156                       # number of WriteReq MSHR uncacheable
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           4616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              53768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data       116616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          182152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data          66024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              67048                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.dma      166581939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          15644170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             182226108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.dma     222109252                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data        395225410                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            617334662                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.dma     388691190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        410869580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            799560770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.dma::samples      3584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000246961000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          186                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          186                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               61126                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6076                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1848                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      67048                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2621                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68072                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    651                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 62216                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               657                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     91422500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    9850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               130822500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46407.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66407.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       960                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1822                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5425                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                    36                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                   962                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                    87                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  1536                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                49152                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   12                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                16860                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 2048                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    957                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          547                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    455.020110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   415.177285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   129.208033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63             9      1.65%      1.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           14      2.56%      4.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           23      4.20%      8.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           20      3.66%     12.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319            9      1.65%     13.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           13      2.38%     16.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            6      1.10%     17.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           18      3.29%     20.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575          435     79.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          547                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          186                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      10.575269                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    124.298191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            183     98.39%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      1.08%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           186                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      31.327957                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.758954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    148.114364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            184     98.92%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             1      0.54%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::2016-2047            1      0.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           186                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  63040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  186464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   53768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               182152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       213.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       631.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    182.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    617.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     294888500                       # Total gap between requests
system.mem_ctrls.avgGap                       4280.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.dma        49152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         2056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.acctest.dma        64576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data        10066                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.dma 166581938.711186110973                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6968027.058719862252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.dma 218855698.124461978674                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 34114863.994685858488                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.dma         1536                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1085                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data        66024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.dma    119445500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     11377000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.dma    856997000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data   7133871654                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.dma     77764.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     10485.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.dma    418455.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data    108049.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy               981750                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         514617.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2316720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            5454072                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy          1837680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     10584904.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1849504.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       23539248.900000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         79.777297                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     54554000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      9880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    231738000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  83                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 83                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               166000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               83000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       296172000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst         1232                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total         1232                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst     81910500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total     81910500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66485.795455                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66485.795455                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst         1232                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total         1232                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst     81910500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total     81910500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66485.795455                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66485.795455                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        67772                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        67772                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    112375000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    112375000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  1658.133152                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  1658.133152                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1616                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1616                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    112375000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    112375000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 69538.985149                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 69538.985149                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        66156                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        66156                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    296172000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                  296175000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2804                       # Simulator instruction rate (inst/s)
host_mem_usage                                5141784                       # Number of bytes of host memory used
host_op_rate                                     3113                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    54.36                       # Real time elapsed on the host
host_tick_rate                                5427746                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      152455                       # Number of instructions simulated
sim_ops                                        169219                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000295                       # Number of seconds simulated
sim_ticks                                   295065000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.221334                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   19162                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                19509                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 25                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               191                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             17757                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              29                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               26                       # Number of indirect misses.
system.cpu.branchPred.lookups                   19907                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     235                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    594992                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    51991                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               144                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      17490                       # Number of branches committed
system.cpu.commit.bw_lim_events                    66                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               3                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            5413                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               152419                       # Number of instructions committed
system.cpu.commit.committedOps                 169175                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       501218                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.337528                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.847707                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       412690     82.34%     82.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        36126      7.21%     89.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        38424      7.67%     97.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          125      0.02%     97.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        13703      2.73%     99.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5           35      0.01%     99.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           32      0.01%     99.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           17      0.00%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           66      0.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       501218                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   51                       # Number of function calls committed.
system.cpu.commit.int_insts                    151809                       # Number of committed integer instructions.
system.cpu.commit.loads                          1623                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           101388     59.93%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     59.93% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1623      0.96%     60.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          66164     39.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            169175                       # Class of committed instruction
system.cpu.commit.refs                          67787                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      152419                       # Number of Instructions Simulated
system.cpu.committedOps                        169175                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.871761                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.871761                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                422957                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    47                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                18845                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 174874                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    55460                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      2598                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    146                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   136                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 20798                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       19907                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      1232                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        435728                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   160                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         158916                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 3632                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                     386                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.033733                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              62406                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              19400                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.269290                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             501959                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.351102                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.430941                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   465050     92.65%     92.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1977      0.39%     93.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    11168      2.22%     95.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      709      0.14%     95.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     5745      1.14%     96.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      107      0.02%     96.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     5583      1.11%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      174      0.03%     97.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    11446      2.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               501959                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           88171                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  151                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    18991                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.333338                       # Inst execution rate
system.cpu.iew.exec_refs                        93280                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      66360                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  120239                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2664                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  8                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 3                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                66697                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              174609                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 26920                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                36                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                196713                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     36                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 32087                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    146                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 32158                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            66                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        25297                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1041                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          533                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          113                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             38                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     18556                       # num instructions consuming a value
system.cpu.iew.wb_count                        171416                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.921211                       # average fanout of values written-back
system.cpu.iew.wb_producers                     17094                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.290472                       # insts written-back per cycle
system.cpu.iew.wb_sent                         196713                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   257830                       # number of integer regfile reads
system.cpu.int_regfile_writes                   68918                       # number of integer regfile writes
system.cpu.ipc                               0.258280                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.258280                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 1      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                103451     52.58%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     52.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                26932     13.69%     66.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               66365     33.73%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 196749                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        5493                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.027919                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       3      0.05%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   5418     98.63%     98.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    72      1.31%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 202241                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             900969                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       171416                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            180041                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     174601                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    196749                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   8                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            5432                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                19                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              5                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        14658                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        501959                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.391962                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.934519                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              404575     80.60%     80.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               37740      7.52%     88.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               39754      7.92%     96.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 353      0.07%     96.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               19355      3.86%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 109      0.02%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  43      0.01%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  21      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   9      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          501959                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.333399                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2664                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               66697                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  836031                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                           590130                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  157620                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                120222                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  18536                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    62466                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  26826                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    16                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                832662                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 174673                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              124342                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     16360                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 234656                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    146                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                262369                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     4118                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           239115                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2998                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  4                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    158280                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              4                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       675725                       # The number of ROB reads
system.cpu.rob.rob_writes                      349918                       # The number of ROB writes
system.cpu.timesIdled                            1318                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               2848                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              2849                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             66156                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            66156                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       135544                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                138009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        78912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       122614                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 201526                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           134540                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 134540    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             134540                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          133047797                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             45.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          34694000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            11.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1849500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                3615                       # Transaction distribution
system.membus.trans_dist::ReadResp               3616                       # Transaction distribution
system.membus.trans_dist::WriteReq              67180                       # Transaction distribution
system.membus.trans_dist::WriteResp             67180                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port         3121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       134208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave          508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       138007                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         3584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         3584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 141591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          332                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port        79636                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       121232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave          254                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       201462                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       114688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  316150                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             71848                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   71848    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               71848                       # Request fanout histogram
system.membus.reqLayer6.occupancy           141440433                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              47.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy              426499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              166000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             2058399                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5562000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy           75557000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             25.6                       # Layer utilization (%)
system.acctest.dma.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq          768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp          768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         1024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.dma.dma::system.membus.slave[4]         3584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.dma.dma::system.membus.slave[4]       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         3723                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         3723    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         3723                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      8705500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy      4864000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          1.6                       # Layer utilization (%)
system.acctest.grayscale.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.bytes_read::.acctest.dma        65536                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::.acctest.grayscale.system.acctest.grayscale        49152                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::total           114688                       # Number of bytes read from this memory
system.acctest.spm.bytes_written::.acctest.dma        49152                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::.acctest.grayscale.system.acctest.grayscale        65536                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::total        114688                       # Number of bytes written to this memory
system.acctest.spm.num_reads::.acctest.dma         2048                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::.acctest.grayscale.system.acctest.grayscale        49152                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::total             51200                       # Number of read requests responded to by this memory
system.acctest.spm.num_writes::.acctest.dma         1536                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::.acctest.grayscale.system.acctest.grayscale        16384                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::total            17920                       # Number of write requests responded to by this memory
system.acctest.spm.bw_read::.acctest.dma    222106993                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::.acctest.grayscale.system.acctest.grayscale    166580245                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::total           388687238                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.dma    166580245                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.grayscale.system.acctest.grayscale    222106993                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::total          388687238                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.dma    388687238                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.grayscale.system.acctest.grayscale    388687238                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::total          777374477                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         2254                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         2254                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         1584                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         1584                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.dma.pio          488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          508                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::system.acctest.spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::total         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         7676                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.dma.pio          244                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total          254                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::system.acctest.spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::total       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total       114942                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy        20000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer1.occupancy      8589052                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer1.utilization          2.9                       # Layer utilization (%)
system.acctest.local_bus.reqLayer2.occupancy       405501                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy       460000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer2.occupancy      7680000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer2.utilization          2.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        78784                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          788                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        79572                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        78784                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        78784                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1231                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          329                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1560                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    267005575                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data      2670598                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      269676173                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    267005575                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    267005575                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    267005575                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data      2670598                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     269676173                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu.inst         1232                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data        67772                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        69004                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu.inst     62710996                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data     92173500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    154884496                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50901.782468                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data  1360.052824                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total  2244.572720                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu.inst         1232                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data         1616                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         2848                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst     62710996                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data     92173500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    154884496                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50901.782468                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 57038.056931                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 54383.601124                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu.data        66156                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        66156                       # number of WriteReq MSHR uncacheable
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           4616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              53768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data       116616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          182152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data          66024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              67048                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.dma      166580245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          15644011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             182224256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.dma     222106993                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data        395221392                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            617328385                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.dma     388687238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        410865403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            799552641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.dma::samples      3584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000246961000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          186                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          186                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               61126                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6076                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1848                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      67048                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2621                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68072                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    651                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 62216                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               657                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     91422500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    9850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               130822500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46407.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66407.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       960                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1822                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5425                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                    36                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                   962                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                    87                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  1536                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                49152                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   12                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                16860                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 2048                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    957                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          547                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    455.020110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   415.177285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   129.208033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63             9      1.65%      1.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           14      2.56%      4.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           23      4.20%      8.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           20      3.66%     12.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319            9      1.65%     13.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           13      2.38%     16.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            6      1.10%     17.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           18      3.29%     20.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575          435     79.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          547                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          186                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      10.575269                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    124.298191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            183     98.39%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      1.08%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           186                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      31.327957                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.758954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    148.114364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            184     98.92%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             1      0.54%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::2016-2047            1      0.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           186                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  63040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  186464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   53768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               182152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       213.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       631.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    182.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    617.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     294888500                       # Total gap between requests
system.mem_ctrls.avgGap                       4280.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.dma        49152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         2056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.acctest.dma        64576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data        10066                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.dma 166580245.030755937099                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6967956.213037804700                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.dma 218853472.963584274054                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 34114517.140291124582                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.dma         1536                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1085                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data        66024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.dma    119445500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     11377000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.dma    856997000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data   7133871654                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.dma     77764.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     10485.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.dma    418455.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data    108049.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy               981750                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         514617.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2316720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            5454072                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy          1837680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     10585015.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1849504.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       23539359.900000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         79.776862                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     54554000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      9880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    231741000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  83                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 83                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               166000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               83000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       296175000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst         1232                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total         1232                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst     81910500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total     81910500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66485.795455                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66485.795455                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst         1232                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total         1232                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst     81910500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total     81910500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66485.795455                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66485.795455                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        67772                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        67772                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    112375000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    112375000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  1658.133152                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  1658.133152                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1616                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1616                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    112375000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    112375000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 69538.985149                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 69538.985149                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        66156                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        66156                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    296175000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------
