#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f7984907c70 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7f7984906980 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7f7984942b90_0 .var "data0", 3 0;
v0x7f7984942c40_0 .var "data1", 3 0;
v0x7f7984942cd0_0 .var "data2", 3 0;
v0x7f7984942d80_0 .var "data3", 3 0;
v0x7f7984942e30_0 .var "data4", 3 0;
v0x7f7984942f00_0 .var "data5", 3 0;
v0x7f7984942fb0_0 .var/i "mismatch_count", 31 0;
v0x7f7984943040_0 .net "out", 3 0, v0x7f7984942970_0;  1 drivers
v0x7f7984943100_0 .var "sel", 2 0;
S_0x7f7984904b30 .scope module, "UUT" "top_module" 2 21, 3 1 0, S_0x7f7984907c70;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "sel";
    .port_info 1 /INPUT 4 "data0";
    .port_info 2 /INPUT 4 "data1";
    .port_info 3 /INPUT 4 "data2";
    .port_info 4 /INPUT 4 "data3";
    .port_info 5 /INPUT 4 "data4";
    .port_info 6 /INPUT 4 "data5";
    .port_info 7 /OUTPUT 4 "out";
v0x7f7984904d60_0 .net "data0", 3 0, v0x7f7984942b90_0;  1 drivers
v0x7f79849425d0_0 .net "data1", 3 0, v0x7f7984942c40_0;  1 drivers
v0x7f7984942670_0 .net "data2", 3 0, v0x7f7984942cd0_0;  1 drivers
v0x7f7984942720_0 .net "data3", 3 0, v0x7f7984942d80_0;  1 drivers
v0x7f79849427d0_0 .net "data4", 3 0, v0x7f7984942e30_0;  1 drivers
v0x7f79849428c0_0 .net "data5", 3 0, v0x7f7984942f00_0;  1 drivers
v0x7f7984942970_0 .var "out", 3 0;
v0x7f7984942a20_0 .net "sel", 2 0, v0x7f7984943100_0;  1 drivers
E_0x7f7984909590/0 .event anyedge, v0x7f7984942a20_0, v0x7f7984904d60_0, v0x7f79849425d0_0, v0x7f7984942670_0;
E_0x7f7984909590/1 .event anyedge, v0x7f7984942720_0, v0x7f79849427d0_0, v0x7f79849428c0_0;
E_0x7f7984909590 .event/or E_0x7f7984909590/0, E_0x7f7984909590/1;
    .scope S_0x7f7984904b30;
T_0 ;
    %wait E_0x7f7984909590;
    %load/vec4 v0x7f7984942a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f7984942970_0, 0, 4;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v0x7f7984904d60_0;
    %store/vec4 v0x7f7984942970_0, 0, 4;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v0x7f79849425d0_0;
    %store/vec4 v0x7f7984942970_0, 0, 4;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x7f7984942670_0;
    %store/vec4 v0x7f7984942970_0, 0, 4;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x7f7984942720_0;
    %store/vec4 v0x7f7984942970_0, 0, 4;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x7f79849427d0_0;
    %store/vec4 v0x7f7984942970_0, 0, 4;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x7f79849428c0_0;
    %store/vec4 v0x7f7984942970_0, 0, 4;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f7984907c70;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7984942fb0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7f7984943100_0, 0, 3;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7f7984942b90_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7f7984942c40_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f7984942cd0_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7f7984942d80_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7f7984942e30_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7f7984942f00_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7f7984943040_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 2 30 "$display", "Mismatch at index 0: Inputs = [%b, %b, %b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 3'b111, 4'b1010, 4'b1011, 4'b1100, 4'b1101, 4'b1110, 4'b1111, v0x7f7984943040_0, 4'b0000 {0 0 0};
    %load/vec4 v0x7f7984942fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7984942fb0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %vpi_call 2 35 "$display", "Test 0 passed!" {0 0 0};
T_1.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f7984943100_0, 0, 3;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7f7984942b90_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7f7984942c40_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f7984942cd0_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7f7984942d80_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7f7984942e30_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7f7984942f00_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7f7984943040_0;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %vpi_call 2 42 "$display", "Mismatch at index 1: Inputs = [%b, %b, %b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 3'b000, 4'b1010, 4'b1011, 4'b1100, 4'b1101, 4'b1110, 4'b1111, v0x7f7984943040_0, 4'b1010 {0 0 0};
    %load/vec4 v0x7f7984942fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7984942fb0_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 47 "$display", "Test 1 passed!" {0 0 0};
T_1.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f7984943100_0, 0, 3;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7f7984942b90_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7f7984942c40_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f7984942cd0_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7f7984942d80_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7f7984942e30_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7f7984942f00_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7f7984943040_0;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %vpi_call 2 54 "$display", "Mismatch at index 2: Inputs = [%b, %b, %b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 3'b000, 4'b1010, 4'b1011, 4'b1100, 4'b1101, 4'b1110, 4'b1111, v0x7f7984943040_0, 4'b1010 {0 0 0};
    %load/vec4 v0x7f7984942fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7984942fb0_0, 0, 32;
    %jmp T_1.5;
T_1.4 ;
    %vpi_call 2 59 "$display", "Test 2 passed!" {0 0 0};
T_1.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f7984943100_0, 0, 3;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7f7984942b90_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7f7984942c40_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f7984942cd0_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7f7984942d80_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7f7984942e30_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7f7984942f00_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7f7984943040_0;
    %pushi/vec4 11, 0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %vpi_call 2 66 "$display", "Mismatch at index 3: Inputs = [%b, %b, %b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 3'b001, 4'b1010, 4'b1011, 4'b1100, 4'b1101, 4'b1110, 4'b1111, v0x7f7984943040_0, 4'b1011 {0 0 0};
    %load/vec4 v0x7f7984942fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7984942fb0_0, 0, 32;
    %jmp T_1.7;
T_1.6 ;
    %vpi_call 2 71 "$display", "Test 3 passed!" {0 0 0};
T_1.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f7984943100_0, 0, 3;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7f7984942b90_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7f7984942c40_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f7984942cd0_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7f7984942d80_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7f7984942e30_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7f7984942f00_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7f7984943040_0;
    %pushi/vec4 11, 0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %vpi_call 2 78 "$display", "Mismatch at index 4: Inputs = [%b, %b, %b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 3'b001, 4'b1010, 4'b1011, 4'b1100, 4'b1101, 4'b1110, 4'b1111, v0x7f7984943040_0, 4'b1011 {0 0 0};
    %load/vec4 v0x7f7984942fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7984942fb0_0, 0, 32;
    %jmp T_1.9;
T_1.8 ;
    %vpi_call 2 83 "$display", "Test 4 passed!" {0 0 0};
T_1.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f7984943100_0, 0, 3;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7f7984942b90_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7f7984942c40_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f7984942cd0_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7f7984942d80_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7f7984942e30_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7f7984942f00_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7f7984943040_0;
    %pushi/vec4 12, 0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %vpi_call 2 90 "$display", "Mismatch at index 5: Inputs = [%b, %b, %b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 3'b010, 4'b1010, 4'b1011, 4'b1100, 4'b1101, 4'b1110, 4'b1111, v0x7f7984943040_0, 4'b1100 {0 0 0};
    %load/vec4 v0x7f7984942fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7984942fb0_0, 0, 32;
    %jmp T_1.11;
T_1.10 ;
    %vpi_call 2 95 "$display", "Test 5 passed!" {0 0 0};
T_1.11 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f7984943100_0, 0, 3;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7f7984942b90_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7f7984942c40_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f7984942cd0_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7f7984942d80_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7f7984942e30_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7f7984942f00_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7f7984943040_0;
    %pushi/vec4 12, 0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %vpi_call 2 102 "$display", "Mismatch at index 6: Inputs = [%b, %b, %b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 3'b010, 4'b1010, 4'b1011, 4'b1100, 4'b1101, 4'b1110, 4'b1111, v0x7f7984943040_0, 4'b1100 {0 0 0};
    %load/vec4 v0x7f7984942fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7984942fb0_0, 0, 32;
    %jmp T_1.13;
T_1.12 ;
    %vpi_call 2 107 "$display", "Test 6 passed!" {0 0 0};
T_1.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f7984943100_0, 0, 3;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7f7984942b90_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7f7984942c40_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f7984942cd0_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7f7984942d80_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7f7984942e30_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7f7984942f00_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7f7984943040_0;
    %pushi/vec4 13, 0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %vpi_call 2 114 "$display", "Mismatch at index 7: Inputs = [%b, %b, %b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 3'b011, 4'b1010, 4'b1011, 4'b1100, 4'b1101, 4'b1110, 4'b1111, v0x7f7984943040_0, 4'b1101 {0 0 0};
    %load/vec4 v0x7f7984942fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7984942fb0_0, 0, 32;
    %jmp T_1.15;
T_1.14 ;
    %vpi_call 2 119 "$display", "Test 7 passed!" {0 0 0};
T_1.15 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f7984943100_0, 0, 3;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7f7984942b90_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7f7984942c40_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f7984942cd0_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7f7984942d80_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7f7984942e30_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7f7984942f00_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7f7984943040_0;
    %pushi/vec4 13, 0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %vpi_call 2 126 "$display", "Mismatch at index 8: Inputs = [%b, %b, %b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 3'b011, 4'b1010, 4'b1011, 4'b1100, 4'b1101, 4'b1110, 4'b1111, v0x7f7984943040_0, 4'b1101 {0 0 0};
    %load/vec4 v0x7f7984942fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7984942fb0_0, 0, 32;
    %jmp T_1.17;
T_1.16 ;
    %vpi_call 2 131 "$display", "Test 8 passed!" {0 0 0};
T_1.17 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f7984943100_0, 0, 3;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7f7984942b90_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7f7984942c40_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f7984942cd0_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7f7984942d80_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7f7984942e30_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7f7984942f00_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7f7984943040_0;
    %pushi/vec4 14, 0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %vpi_call 2 138 "$display", "Mismatch at index 9: Inputs = [%b, %b, %b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 3'b100, 4'b1010, 4'b1011, 4'b1100, 4'b1101, 4'b1110, 4'b1111, v0x7f7984943040_0, 4'b1110 {0 0 0};
    %load/vec4 v0x7f7984942fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7984942fb0_0, 0, 32;
    %jmp T_1.19;
T_1.18 ;
    %vpi_call 2 143 "$display", "Test 9 passed!" {0 0 0};
T_1.19 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f7984943100_0, 0, 3;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7f7984942b90_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7f7984942c40_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f7984942cd0_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7f7984942d80_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7f7984942e30_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7f7984942f00_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7f7984943040_0;
    %pushi/vec4 14, 0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.20, 8;
    %vpi_call 2 150 "$display", "Mismatch at index 10: Inputs = [%b, %b, %b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 3'b100, 4'b1010, 4'b1011, 4'b1100, 4'b1101, 4'b1110, 4'b1111, v0x7f7984943040_0, 4'b1110 {0 0 0};
    %load/vec4 v0x7f7984942fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7984942fb0_0, 0, 32;
    %jmp T_1.21;
T_1.20 ;
    %vpi_call 2 155 "$display", "Test 10 passed!" {0 0 0};
T_1.21 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7f7984943100_0, 0, 3;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7f7984942b90_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7f7984942c40_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f7984942cd0_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7f7984942d80_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7f7984942e30_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7f7984942f00_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7f7984943040_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.22, 8;
    %vpi_call 2 162 "$display", "Mismatch at index 11: Inputs = [%b, %b, %b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 3'b101, 4'b1010, 4'b1011, 4'b1100, 4'b1101, 4'b1110, 4'b1111, v0x7f7984943040_0, 4'b1111 {0 0 0};
    %load/vec4 v0x7f7984942fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7984942fb0_0, 0, 32;
    %jmp T_1.23;
T_1.22 ;
    %vpi_call 2 167 "$display", "Test 11 passed!" {0 0 0};
T_1.23 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7f7984943100_0, 0, 3;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7f7984942b90_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7f7984942c40_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f7984942cd0_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7f7984942d80_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7f7984942e30_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7f7984942f00_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7f7984943040_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.24, 8;
    %vpi_call 2 174 "$display", "Mismatch at index 12: Inputs = [%b, %b, %b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 3'b101, 4'b1010, 4'b1011, 4'b1100, 4'b1101, 4'b1110, 4'b1111, v0x7f7984943040_0, 4'b1111 {0 0 0};
    %load/vec4 v0x7f7984942fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7984942fb0_0, 0, 32;
    %jmp T_1.25;
T_1.24 ;
    %vpi_call 2 179 "$display", "Test 12 passed!" {0 0 0};
T_1.25 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7f7984943100_0, 0, 3;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7f7984942b90_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7f7984942c40_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f7984942cd0_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7f7984942d80_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7f7984942e30_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7f7984942f00_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7f7984943040_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.26, 8;
    %vpi_call 2 186 "$display", "Mismatch at index 13: Inputs = [%b, %b, %b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 3'b110, 4'b1010, 4'b1011, 4'b1100, 4'b1101, 4'b1110, 4'b1111, v0x7f7984943040_0, 4'b0000 {0 0 0};
    %load/vec4 v0x7f7984942fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7984942fb0_0, 0, 32;
    %jmp T_1.27;
T_1.26 ;
    %vpi_call 2 191 "$display", "Test 13 passed!" {0 0 0};
T_1.27 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7f7984943100_0, 0, 3;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7f7984942b90_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7f7984942c40_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f7984942cd0_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7f7984942d80_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7f7984942e30_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7f7984942f00_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7f7984943040_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.28, 8;
    %vpi_call 2 198 "$display", "Mismatch at index 14: Inputs = [%b, %b, %b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 3'b110, 4'b1010, 4'b1011, 4'b1100, 4'b1101, 4'b1110, 4'b1111, v0x7f7984943040_0, 4'b0000 {0 0 0};
    %load/vec4 v0x7f7984942fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7984942fb0_0, 0, 32;
    %jmp T_1.29;
T_1.28 ;
    %vpi_call 2 203 "$display", "Test 14 passed!" {0 0 0};
T_1.29 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7f7984943100_0, 0, 3;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7f7984942b90_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7f7984942c40_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f7984942cd0_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7f7984942d80_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7f7984942e30_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7f7984942f00_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7f7984943040_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.30, 8;
    %vpi_call 2 210 "$display", "Mismatch at index 15: Inputs = [%b, %b, %b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 3'b111, 4'b1010, 4'b1011, 4'b1100, 4'b1101, 4'b1110, 4'b1111, v0x7f7984943040_0, 4'b0000 {0 0 0};
    %load/vec4 v0x7f7984942fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7984942fb0_0, 0, 32;
    %jmp T_1.31;
T_1.30 ;
    %vpi_call 2 215 "$display", "Test 15 passed!" {0 0 0};
T_1.31 ;
    %load/vec4 v0x7f7984942fb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.32, 4;
    %vpi_call 2 219 "$display", "All tests passed!" {0 0 0};
    %jmp T_1.33;
T_1.32 ;
    %vpi_call 2 221 "$display", "%0d mismatches out of %0d total tests.", v0x7f7984942fb0_0, 32'sb00000000000000000000000000010000 {0 0 0};
T_1.33 ;
    %vpi_call 2 222 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Always_case_0_tb.v";
    "Generate_Knowledge/modules/Always_case.v";
