{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570226355506 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570226355506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 04 18:59:15 2019 " "Processing started: Fri Oct 04 18:59:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570226355506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1570226355506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rs -c RS --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off rs -c RS --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1570226355507 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1570226356138 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1570226356138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs-rs " "Found design unit 1: rs-rs" {  } { { "rs.vhd" "" { Text "D:/0# POLI_Endgame-Algm me tira daqui/Org Arq II/Projeto/RS/rs.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570226369348 ""} { "Info" "ISGN_ENTITY_NAME" "1 rs " "Found entity 1: rs" {  } { { "rs.vhd" "" { Text "D:/0# POLI_Endgame-Algm me tira daqui/Org Arq II/Projeto/RS/rs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570226369348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570226369348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_tb-tb " "Found design unit 1: rs_tb-tb" {  } { { "rs_tb.vhd" "" { Text "D:/0# POLI_Endgame-Algm me tira daqui/Org Arq II/Projeto/RS/rs_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570226369351 ""} { "Info" "ISGN_ENTITY_NAME" "1 rs_tb " "Found entity 1: rs_tb" {  } { { "rs_tb.vhd" "" { Text "D:/0# POLI_Endgame-Algm me tira daqui/Org Arq II/Projeto/RS/rs_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570226369351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570226369351 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RS " "Elaborating entity \"RS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1570226369401 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FU_tag rs.vhd(119) " "VHDL Process Statement warning at rs.vhd(119): signal \"FU_tag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rs.vhd" "" { Text "D:/0# POLI_Endgame-Algm me tira daqui/Org Arq II/Projeto/RS/rs.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1570226369403 "|RS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_op_o rs.vhd(58) " "VHDL Process Statement warning at rs.vhd(58): inferring latch(es) for signal or variable \"alu_op_o\", which holds its previous value in one or more paths through the process" {  } { { "rs.vhd" "" { Text "D:/0# POLI_Endgame-Algm me tira daqui/Org Arq II/Projeto/RS/rs.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1570226369403 "|RS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "v_j_o rs.vhd(58) " "VHDL Process Statement warning at rs.vhd(58): inferring latch(es) for signal or variable \"v_j_o\", which holds its previous value in one or more paths through the process" {  } { { "rs.vhd" "" { Text "D:/0# POLI_Endgame-Algm me tira daqui/Org Arq II/Projeto/RS/rs.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1570226369403 "|RS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "v_k_o rs.vhd(58) " "VHDL Process Statement warning at rs.vhd(58): inferring latch(es) for signal or variable \"v_k_o\", which holds its previous value in one or more paths through the process" {  } { { "rs.vhd" "" { Text "D:/0# POLI_Endgame-Algm me tira daqui/Org Arq II/Projeto/RS/rs.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1570226369403 "|RS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tag rs.vhd(58) " "VHDL Process Statement warning at rs.vhd(58): inferring latch(es) for signal or variable \"tag\", which holds its previous value in one or more paths through the process" {  } { { "rs.vhd" "" { Text "D:/0# POLI_Endgame-Algm me tira daqui/Org Arq II/Projeto/RS/rs.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1570226369403 "|RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag\[0\] rs.vhd(58) " "Inferred latch for \"tag\[0\]\" at rs.vhd(58)" {  } { { "rs.vhd" "" { Text "D:/0# POLI_Endgame-Algm me tira daqui/Org Arq II/Projeto/RS/rs.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1570226369403 "|RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag\[1\] rs.vhd(58) " "Inferred latch for \"tag\[1\]\" at rs.vhd(58)" {  } { { "rs.vhd" "" { Text "D:/0# POLI_Endgame-Algm me tira daqui/Org Arq II/Projeto/RS/rs.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1570226369404 "|RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag\[2\] rs.vhd(58) " "Inferred latch for \"tag\[2\]\" at rs.vhd(58)" {  } { { "rs.vhd" "" { Text "D:/0# POLI_Endgame-Algm me tira daqui/Org Arq II/Projeto/RS/rs.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1570226369404 "|RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[0\] rs.vhd(58) " "Inferred latch for \"v_k_o\[0\]\" at rs.vhd(58)" {  } { { "rs.vhd" "" { Text "D:/0# POLI_Endgame-Algm me tira daqui/Org Arq II/Projeto/RS/rs.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1570226369404 "|RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[1\] rs.vhd(58) " "Inferred latch for \"v_k_o\[1\]\" at rs.vhd(58)" {  } { { "rs.vhd" "" { Text "D:/0# POLI_Endgame-Algm me tira daqui/Org Arq II/Projeto/RS/rs.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1570226369404 "|RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[2\] rs.vhd(58) " "Inferred latch for \"v_k_o\[2\]\" at rs.vhd(58)" {  } { { "rs.vhd" "" { Text "D:/0# POLI_Endgame-Algm me tira daqui/Org Arq II/Projeto/RS/rs.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1570226369404 "|RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[3\] rs.vhd(58) " "Inferred latch for \"v_k_o\[3\]\" at rs.vhd(58)" {  } { { "rs.vhd" "" { Text "D:/0# POLI_Endgame-Algm me tira daqui/Org Arq II/Projeto/RS/rs.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1570226369404 "|RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[0\] rs.vhd(58) " "Inferred latch for \"v_j_o\[0\]\" at rs.vhd(58)" {  } { { "rs.vhd" "" { Text "D:/0# POLI_Endgame-Algm me tira daqui/Org Arq II/Projeto/RS/rs.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1570226369404 "|RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[1\] rs.vhd(58) " "Inferred latch for \"v_j_o\[1\]\" at rs.vhd(58)" {  } { { "rs.vhd" "" { Text "D:/0# POLI_Endgame-Algm me tira daqui/Org Arq II/Projeto/RS/rs.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1570226369404 "|RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[2\] rs.vhd(58) " "Inferred latch for \"v_j_o\[2\]\" at rs.vhd(58)" {  } { { "rs.vhd" "" { Text "D:/0# POLI_Endgame-Algm me tira daqui/Org Arq II/Projeto/RS/rs.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1570226369404 "|RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[3\] rs.vhd(58) " "Inferred latch for \"v_j_o\[3\]\" at rs.vhd(58)" {  } { { "rs.vhd" "" { Text "D:/0# POLI_Endgame-Algm me tira daqui/Org Arq II/Projeto/RS/rs.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1570226369404 "|RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_o\[0\] rs.vhd(58) " "Inferred latch for \"alu_op_o\[0\]\" at rs.vhd(58)" {  } { { "rs.vhd" "" { Text "D:/0# POLI_Endgame-Algm me tira daqui/Org Arq II/Projeto/RS/rs.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1570226369404 "|RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_o\[1\] rs.vhd(58) " "Inferred latch for \"alu_op_o\[1\]\" at rs.vhd(58)" {  } { { "rs.vhd" "" { Text "D:/0# POLI_Endgame-Algm me tira daqui/Org Arq II/Projeto/RS/rs.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1570226369404 "|RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_o\[2\] rs.vhd(58) " "Inferred latch for \"alu_op_o\[2\]\" at rs.vhd(58)" {  } { { "rs.vhd" "" { Text "D:/0# POLI_Endgame-Algm me tira daqui/Org Arq II/Projeto/RS/rs.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1570226369404 "|RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_o\[3\] rs.vhd(58) " "Inferred latch for \"alu_op_o\[3\]\" at rs.vhd(58)" {  } { { "rs.vhd" "" { Text "D:/0# POLI_Endgame-Algm me tira daqui/Org Arq II/Projeto/RS/rs.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1570226369404 "|RS"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570226369583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 04 18:59:29 2019 " "Processing ended: Fri Oct 04 18:59:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570226369583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570226369583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570226369583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1570226369583 ""}
