# ğŸ§  Verilog_ModelSim_Projects

This repository contains my Verilog HDL projects simulated using **ModelSim**.  
Each folder includes a specific logic circuit or digital module, along with its testbench for simulation and verification.

---

## ğŸ“¦ Categories

### ğŸ” Flip-Flops & Sequential Circuits
- `D_FF_with_PRE_CLR` â€“ D Flip-Flop with preset and clear
- `Synchronous_Counter_T_FF` â€“ Counter using T Flip-Flops
- `SynchronousCounter8bit_1`, `SynchronousCounter8bit_2` â€“ 8-bit counters
- `CounterUpDown8bit` â€“ Up/Down counter

### ğŸ“ Combinational Logic
- `Mux8to1` â€“ 8-to-1 multiplexer
- `Demux1to8` â€“ 1-to-8 demultiplexer
- `Decoder3to8` â€“ 3-to-8 decoder
- `RippleCarryAdder` â€“ 4-bit adder using full adders

### ğŸ§ª Test & Detection
- `Phat_Hien_1011`, `Phat_Hien_1111` â€“ Sequence detectors

### ğŸ“¤ Shift Registers
- `Shift_SIPO` â€“ Serial-in Parallel-out
- `SisoShiftRegistor8bit` â€“ 8-bit shift register

### ğŸš¦ FSM-Based Projects
- `Traffic_Light_Control`, `Traffic_Light_Control_2`, `TrafficLightFSM` â€“ Traffic light systems using FSM
- `System_Door` â€“ Simple password-locked door FSM

---

## ğŸ”§ Tools Used
- Verilog HDL
- ModelSim (Mentor Graphics)
- Optional: GTKWave for waveform viewing

---

## ğŸš€ How to Run Simulation
1. Open ModelSim
2. Create a new project and add `.v` files inside the folder
3. Compile and run the testbench
4. View results via waveform (`vsim` + `add wave *`)

---

## âœï¸ Author

Created by **25Apples** â€“ learning digital systems design through simulation and practice.

---
