#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Nov 13 09:39:43 2019
# Process ID: 28900
# Current directory: F:/ZYNQ/FPGA_Design/ZYNQ_7020/ip_ram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22600 F:\ZYNQ\FPGA_Design\ZYNQ_7020\ip_ram\ip_ram.xpr
# Log file: F:/ZYNQ/FPGA_Design/ZYNQ_7020/ip_ram/vivado.log
# Journal file: F:/ZYNQ/FPGA_Design/ZYNQ_7020/ip_ram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/ZYNQ/FPGA_Design/ZYNQ_7020/ip_ram/ip_ram.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 877.727 ; gain = 252.559
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Nov 13 09:40:29 2019] Launched synth_1...
Run output will be captured here: F:/ZYNQ/FPGA_Design/ZYNQ_7020/ip_ram/ip_ram.runs/synth_1/runme.log
[Wed Nov 13 09:40:29 2019] Launched impl_1...
Run output will be captured here: F:/ZYNQ/FPGA_Design/ZYNQ_7020/ip_ram/ip_ram.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1780.355 ; gain = 324.105
set_property PROGRAM.FILE {F:/ZYNQ/FPGA_Design/ZYNQ_7020/ip_ram/ip_ram.runs/impl_1/ip_ram.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {F:/ZYNQ/FPGA_Design/ZYNQ_7020/ip_ram/ip_ram.runs/impl_1/ip_ram.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {F:/ZYNQ/FPGA_Design/ZYNQ_7020/ip_ram/ip_ram.runs/impl_1/ip_ram.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ram_rw/your_instance_name"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ram_rw/your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-13 09:44:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ram_rw/your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ram_rw/your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-13 09:44:26
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/ZYNQ/FPGA_Design/ZYNQ_7020/ip_ram/ip_ram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {F:/ZYNQ/FPGA_Design/ZYNQ_7020/ip_ram/ip_ram.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 13 09:53:48 2019...
