// Seed: 3508330119
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(negedge (1)) id_8 = id_6;
  wire id_16;
  assign id_11 = (1'b0) ? 1 : 1;
  id_17(
      .id_0(id_2), .id_1(1), .id_2(id_13), .id_3(id_15), .id_4(1 - 1), .id_5(1), .id_6(id_16)
  );
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output wand id_2,
    input tri1 id_3,
    output wire id_4,
    output supply0 id_5,
    input tri0 id_6,
    output tri1 id_7,
    input wand id_8
);
  function id_10(input id_11);
    id_5 = id_8;
  endfunction
  module_0(
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_10,
      id_11,
      id_10,
      id_10,
      id_10,
      id_10,
      id_11,
      id_11,
      id_10
  );
  wire id_12;
  id_13(
      .id_0(1), .id_1(id_11), .id_2(id_6), .id_3(1), .id_4(id_4)
  );
endmodule
