//This file configures a CPC FIFO bus for communicating back to a PC 


e6c2 ef 						// Pull reset line via ctrl 5 low (for cpc2 this should be EF fort CTL4)
e6c2 ff 						// Release it for the reset

e601 83 IFCONFIG					//Setup initial configuration for slave FIFO with internal clocking (This is a trick so I can configure all the registers)
e602 08 PINFLAGSAB				// Set Flag A as my empty (Communications from CM to CPC)
e603 0e PINFLAGSCD				// Set Flag C as my Full (Communications from CPC to CM)
e609 00 FIFOPINPOLAR				// Do not invert any of my signals (e.g. SLOE, SLWR, SLRD, flags, ...)

//Clear all endpoints out
e612 00 EP2CFG
e613 00 EP4CFG
e614 00 EP6CFG
e615 00 EP8CFG

e612 a0 EP2CFG		//a2			// Setup FIFO size for EP2 as a double buffer (0x80 = Valid, Out, 0x20 = Bulk, 512 bytes, 0x02 = double buffer)
e613 20 EP4CFG 					// Disable EP4 (Invalid, Out, 0x20 = Bulk) 
e614 e0 EP6CFG		//e2			// Setup FIFO size for EP6 as a double buffer (0x80 = Valid, 0x40 = In, 0x20 = Bulk, 512 bytes, 0x02 = double buffer)
e615 60 EP8CFG 					// Disable EP8 (Invalid, 0x60 = In, 0x20 = Bulk)

e618 01 EP2FIFOCFG 				// Choose word wide transfer mode for EP2 (NOTE: Do not set bit 4 until after reset, otherwise you will lock up the FIFO bus)
e619 01 EP4FIFOCFG				// Choose word wide transfer mode for EP4
e61a 01 EP6FIFOCFG				// Choose word wide transfer mode for EP6 
e61b 01 EP8FIFOCFG				// Choose word wide transfer mode for EP8 

e604 02  						// Reset and invalidate all endpoints
e604 06
e604 04
e604 08
e604 00

e618 31 EP2FIFOCFG 				// Ok now we can enable the auto out feature (Without hte bus thinking we are allways full)
e619 01 EP4FIFOCFG
e61a 09 EP6FIFOCFG 
e61b 01 EP8FIFOCFG

e624 00  						// Set EP6 auto commit level to it's default of [512] bytes      CHANGE TO 02 FOR USB2
e625 40                     //                                                               CHANGE TO 00 FOR USB2

e670 C0 PORTACFG 					// Enable Flag D (bit 7) and the SLCS signal 
e601 03 IFCONFIG					// Ok, Now we can switch over to the external clock and wait for power on

//e604,02 						// Reset to clear all buffers
//e604,06
//e604,04
//e604,08
//e604,00

e6c2 ef 						// Pull reset line via ctrl 5 low (for cpc2 this should be EF fort CTL4)
e6c2 ef 						// Pull reset line via ctrl 5 low (for cpc2 this should be EF fort CTL4)
e6c2 ef 						// Pull reset line via ctrl 5 low (for cpc2 this should be EF fort CTL4)
e6c2 ef 						// Pull reset line via ctrl 5 low (for cpc2 this should be EF fort CTL4)
e6c2 ff 						// Release it for the reset
