// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function_50 (
        ap_clk,
        ap_rst,
        x_0_val,
        x_1_val,
        x_2_val,
        x_3_val,
        x_4_val,
        x_6_val,
        x_7_val,
        x_9_val,
        x_11_val,
        x_12_val,
        x_13_val,
        x_14_val,
        x_15_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] x_0_val;
input  [17:0] x_1_val;
input  [17:0] x_2_val;
input  [17:0] x_3_val;
input  [17:0] x_4_val;
input  [17:0] x_6_val;
input  [17:0] x_7_val;
input  [17:0] x_9_val;
input  [17:0] x_11_val;
input  [17:0] x_12_val;
input  [17:0] x_13_val;
input  [17:0] x_14_val;
input  [17:0] x_15_val;
output  [10:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_338_p2;
reg   [0:0] icmp_ln86_reg_1326;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1326_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1326_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1326_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1428_fu_344_p2;
reg   [0:0] icmp_ln86_1428_reg_1337;
wire   [0:0] icmp_ln86_1429_fu_350_p2;
reg   [0:0] icmp_ln86_1429_reg_1342;
reg   [0:0] icmp_ln86_1429_reg_1342_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1429_reg_1342_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1430_fu_356_p2;
reg   [0:0] icmp_ln86_1430_reg_1348;
wire   [0:0] icmp_ln86_1431_fu_362_p2;
reg   [0:0] icmp_ln86_1431_reg_1354;
reg   [0:0] icmp_ln86_1431_reg_1354_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1432_fu_368_p2;
reg   [0:0] icmp_ln86_1432_reg_1360;
reg   [0:0] icmp_ln86_1432_reg_1360_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1432_reg_1360_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1432_reg_1360_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1433_fu_374_p2;
reg   [0:0] icmp_ln86_1433_reg_1366;
reg   [0:0] icmp_ln86_1433_reg_1366_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1433_reg_1366_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1433_reg_1366_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1434_fu_380_p2;
reg   [0:0] icmp_ln86_1434_reg_1372;
wire   [0:0] icmp_ln86_1435_fu_386_p2;
reg   [0:0] icmp_ln86_1435_reg_1378;
reg   [0:0] icmp_ln86_1435_reg_1378_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1436_fu_392_p2;
reg   [0:0] icmp_ln86_1436_reg_1384;
reg   [0:0] icmp_ln86_1436_reg_1384_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1436_reg_1384_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1437_fu_398_p2;
reg   [0:0] icmp_ln86_1437_reg_1390;
reg   [0:0] icmp_ln86_1437_reg_1390_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1437_reg_1390_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1437_reg_1390_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1438_fu_404_p2;
reg   [0:0] icmp_ln86_1438_reg_1396;
reg   [0:0] icmp_ln86_1438_reg_1396_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1438_reg_1396_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1438_reg_1396_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1439_fu_410_p2;
reg   [0:0] icmp_ln86_1439_reg_1402;
reg   [0:0] icmp_ln86_1439_reg_1402_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1439_reg_1402_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1439_reg_1402_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1439_reg_1402_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1440_fu_416_p2;
reg   [0:0] icmp_ln86_1440_reg_1408;
reg   [0:0] icmp_ln86_1440_reg_1408_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1440_reg_1408_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1440_reg_1408_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1440_reg_1408_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1440_reg_1408_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1441_fu_422_p2;
reg   [0:0] icmp_ln86_1441_reg_1414;
reg   [0:0] icmp_ln86_1441_reg_1414_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1441_reg_1414_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1441_reg_1414_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1441_reg_1414_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1441_reg_1414_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1441_reg_1414_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1442_fu_428_p2;
reg   [0:0] icmp_ln86_1442_reg_1420;
reg   [0:0] icmp_ln86_1442_reg_1420_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1443_fu_434_p2;
reg   [0:0] icmp_ln86_1443_reg_1425;
wire   [0:0] icmp_ln86_1444_fu_440_p2;
reg   [0:0] icmp_ln86_1444_reg_1430;
reg   [0:0] icmp_ln86_1444_reg_1430_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1445_fu_446_p2;
reg   [0:0] icmp_ln86_1445_reg_1435;
reg   [0:0] icmp_ln86_1445_reg_1435_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1446_fu_452_p2;
reg   [0:0] icmp_ln86_1446_reg_1440;
reg   [0:0] icmp_ln86_1446_reg_1440_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1446_reg_1440_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1447_fu_458_p2;
reg   [0:0] icmp_ln86_1447_reg_1445;
reg   [0:0] icmp_ln86_1447_reg_1445_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1447_reg_1445_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1448_fu_464_p2;
reg   [0:0] icmp_ln86_1448_reg_1450;
reg   [0:0] icmp_ln86_1448_reg_1450_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1448_reg_1450_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1449_fu_470_p2;
reg   [0:0] icmp_ln86_1449_reg_1455;
reg   [0:0] icmp_ln86_1449_reg_1455_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1449_reg_1455_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1449_reg_1455_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1450_fu_476_p2;
reg   [0:0] icmp_ln86_1450_reg_1460;
reg   [0:0] icmp_ln86_1450_reg_1460_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1450_reg_1460_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1450_reg_1460_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1451_fu_482_p2;
reg   [0:0] icmp_ln86_1451_reg_1465;
reg   [0:0] icmp_ln86_1451_reg_1465_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1451_reg_1465_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1451_reg_1465_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1452_fu_488_p2;
reg   [0:0] icmp_ln86_1452_reg_1470;
reg   [0:0] icmp_ln86_1452_reg_1470_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1452_reg_1470_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1452_reg_1470_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1452_reg_1470_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1453_fu_494_p2;
reg   [0:0] icmp_ln86_1453_reg_1475;
reg   [0:0] icmp_ln86_1453_reg_1475_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1453_reg_1475_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1453_reg_1475_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1453_reg_1475_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1454_fu_500_p2;
reg   [0:0] icmp_ln86_1454_reg_1480;
reg   [0:0] icmp_ln86_1454_reg_1480_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1454_reg_1480_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1454_reg_1480_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1454_reg_1480_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1455_fu_506_p2;
reg   [0:0] icmp_ln86_1455_reg_1485;
reg   [0:0] icmp_ln86_1455_reg_1485_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1455_reg_1485_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1455_reg_1485_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1455_reg_1485_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1455_reg_1485_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1456_fu_512_p2;
reg   [0:0] icmp_ln86_1456_reg_1490;
reg   [0:0] icmp_ln86_1456_reg_1490_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1456_reg_1490_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1456_reg_1490_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1456_reg_1490_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1456_reg_1490_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1457_fu_518_p2;
reg   [0:0] icmp_ln86_1457_reg_1495;
reg   [0:0] icmp_ln86_1457_reg_1495_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1457_reg_1495_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1457_reg_1495_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1457_reg_1495_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1457_reg_1495_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1457_reg_1495_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_524_p2;
reg   [0:0] and_ln102_reg_1500;
reg   [0:0] and_ln102_reg_1500_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1500_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_535_p2;
reg   [0:0] and_ln104_reg_1510;
wire   [0:0] and_ln102_1384_fu_540_p2;
reg   [0:0] and_ln102_1384_reg_1516;
wire   [0:0] and_ln104_257_fu_549_p2;
reg   [0:0] and_ln104_257_reg_1523;
wire   [0:0] and_ln102_1388_fu_554_p2;
reg   [0:0] and_ln102_1388_reg_1528;
wire   [0:0] and_ln102_1389_fu_564_p2;
reg   [0:0] and_ln102_1389_reg_1534;
wire   [0:0] or_ln117_fu_580_p2;
reg   [0:0] or_ln117_reg_1540;
wire   [0:0] xor_ln104_fu_586_p2;
reg   [0:0] xor_ln104_reg_1545;
wire   [0:0] and_ln102_1385_fu_591_p2;
reg   [0:0] and_ln102_1385_reg_1551;
wire   [0:0] and_ln104_258_fu_600_p2;
reg   [0:0] and_ln104_258_reg_1557;
reg   [0:0] and_ln104_258_reg_1557_pp0_iter3_reg;
wire   [0:0] and_ln102_1390_fu_610_p2;
reg   [0:0] and_ln102_1390_reg_1563;
wire   [3:0] select_ln117_1392_fu_711_p3;
reg   [3:0] select_ln117_1392_reg_1568;
wire   [0:0] or_ln117_1260_fu_718_p2;
reg   [0:0] or_ln117_1260_reg_1573;
wire   [0:0] and_ln102_1383_fu_723_p2;
reg   [0:0] and_ln102_1383_reg_1579;
wire   [0:0] and_ln104_256_fu_732_p2;
reg   [0:0] and_ln104_256_reg_1585;
wire   [0:0] and_ln102_1386_fu_737_p2;
reg   [0:0] and_ln102_1386_reg_1591;
wire   [0:0] and_ln102_1392_fu_751_p2;
reg   [0:0] and_ln102_1392_reg_1597;
wire   [0:0] or_ln117_1264_fu_825_p2;
reg   [0:0] or_ln117_1264_reg_1603;
wire   [3:0] select_ln117_1398_fu_839_p3;
reg   [3:0] select_ln117_1398_reg_1608;
wire   [0:0] and_ln104_259_fu_852_p2;
reg   [0:0] and_ln104_259_reg_1613;
wire   [0:0] and_ln102_1387_fu_857_p2;
reg   [0:0] and_ln102_1387_reg_1618;
reg   [0:0] and_ln102_1387_reg_1618_pp0_iter5_reg;
wire   [0:0] and_ln104_260_fu_866_p2;
reg   [0:0] and_ln104_260_reg_1625;
reg   [0:0] and_ln104_260_reg_1625_pp0_iter5_reg;
reg   [0:0] and_ln104_260_reg_1625_pp0_iter6_reg;
wire   [0:0] and_ln102_1393_fu_881_p2;
reg   [0:0] and_ln102_1393_reg_1631;
wire   [0:0] or_ln117_1269_fu_964_p2;
reg   [0:0] or_ln117_1269_reg_1636;
wire   [4:0] select_ln117_1404_fu_976_p3;
reg   [4:0] select_ln117_1404_reg_1641;
wire   [0:0] or_ln117_1271_fu_984_p2;
reg   [0:0] or_ln117_1271_reg_1646;
wire   [0:0] or_ln117_1273_fu_990_p2;
reg   [0:0] or_ln117_1273_reg_1652;
reg   [0:0] or_ln117_1273_reg_1652_pp0_iter5_reg;
wire   [0:0] or_ln117_1275_fu_1066_p2;
reg   [0:0] or_ln117_1275_reg_1660;
wire   [4:0] select_ln117_1410_fu_1079_p3;
reg   [4:0] select_ln117_1410_reg_1665;
wire   [0:0] or_ln117_1279_fu_1141_p2;
reg   [0:0] or_ln117_1279_reg_1670;
wire   [4:0] select_ln117_1414_fu_1155_p3;
reg   [4:0] select_ln117_1414_reg_1675;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_678_fu_530_p2;
wire   [0:0] xor_ln104_680_fu_544_p2;
wire   [0:0] xor_ln104_684_fu_559_p2;
wire   [0:0] and_ln102_1412_fu_569_p2;
wire   [0:0] and_ln102_1397_fu_574_p2;
wire   [0:0] xor_ln104_681_fu_595_p2;
wire   [0:0] xor_ln104_685_fu_605_p2;
wire   [0:0] and_ln102_1413_fu_623_p2;
wire   [0:0] and_ln102_1396_fu_615_p2;
wire   [0:0] xor_ln117_fu_633_p2;
wire   [1:0] zext_ln117_fu_639_p1;
wire   [1:0] select_ln117_fu_643_p3;
wire   [1:0] select_ln117_1387_fu_650_p3;
wire   [0:0] and_ln102_1398_fu_619_p2;
wire   [2:0] zext_ln117_148_fu_657_p1;
wire   [0:0] or_ln117_1256_fu_661_p2;
wire   [2:0] select_ln117_1388_fu_666_p3;
wire   [0:0] or_ln117_1257_fu_673_p2;
wire   [0:0] and_ln102_1399_fu_628_p2;
wire   [2:0] select_ln117_1389_fu_677_p3;
wire   [0:0] or_ln117_1258_fu_685_p2;
wire   [2:0] select_ln117_1390_fu_691_p3;
wire   [2:0] select_ln117_1391_fu_699_p3;
wire   [3:0] zext_ln117_149_fu_707_p1;
wire   [0:0] xor_ln104_679_fu_727_p2;
wire   [0:0] xor_ln104_686_fu_742_p2;
wire   [0:0] and_ln102_1414_fu_760_p2;
wire   [0:0] and_ln102_1391_fu_747_p2;
wire   [0:0] and_ln102_1400_fu_756_p2;
wire   [0:0] or_ln117_1259_fu_775_p2;
wire   [0:0] and_ln102_1401_fu_765_p2;
wire   [3:0] select_ln117_1393_fu_780_p3;
wire   [0:0] or_ln117_1261_fu_787_p2;
wire   [3:0] select_ln117_1394_fu_792_p3;
wire   [0:0] or_ln117_1262_fu_799_p2;
wire   [0:0] and_ln102_1402_fu_770_p2;
wire   [3:0] select_ln117_1395_fu_803_p3;
wire   [0:0] or_ln117_1263_fu_811_p2;
wire   [3:0] select_ln117_1396_fu_817_p3;
wire   [3:0] select_ln117_1397_fu_831_p3;
wire   [0:0] xor_ln104_682_fu_847_p2;
wire   [0:0] xor_ln104_683_fu_861_p2;
wire   [0:0] xor_ln104_687_fu_871_p2;
wire   [0:0] and_ln102_1415_fu_886_p2;
wire   [0:0] xor_ln104_688_fu_876_p2;
wire   [0:0] and_ln102_1416_fu_900_p2;
wire   [0:0] and_ln102_1403_fu_891_p2;
wire   [0:0] or_ln117_1265_fu_910_p2;
wire   [3:0] select_ln117_1399_fu_915_p3;
wire   [0:0] and_ln102_1404_fu_896_p2;
wire   [4:0] zext_ln117_150_fu_922_p1;
wire   [0:0] or_ln117_1266_fu_926_p2;
wire   [4:0] select_ln117_1400_fu_931_p3;
wire   [0:0] or_ln117_1267_fu_938_p2;
wire   [0:0] and_ln102_1405_fu_905_p2;
wire   [4:0] select_ln117_1401_fu_942_p3;
wire   [0:0] or_ln117_1268_fu_950_p2;
wire   [4:0] select_ln117_1402_fu_956_p3;
wire   [4:0] select_ln117_1403_fu_968_p3;
wire   [0:0] xor_ln104_689_fu_994_p2;
wire   [0:0] and_ln102_1417_fu_1007_p2;
wire   [0:0] and_ln102_1394_fu_999_p2;
wire   [0:0] and_ln102_1406_fu_1003_p2;
wire   [0:0] or_ln117_1270_fu_1022_p2;
wire   [0:0] and_ln102_1407_fu_1012_p2;
wire   [4:0] select_ln117_1405_fu_1027_p3;
wire   [0:0] or_ln117_1272_fu_1034_p2;
wire   [4:0] select_ln117_1406_fu_1039_p3;
wire   [0:0] and_ln102_1408_fu_1017_p2;
wire   [4:0] select_ln117_1407_fu_1046_p3;
wire   [0:0] or_ln117_1274_fu_1054_p2;
wire   [4:0] select_ln117_1408_fu_1059_p3;
wire   [4:0] select_ln117_1409_fu_1071_p3;
wire   [0:0] xor_ln104_690_fu_1087_p2;
wire   [0:0] and_ln102_1418_fu_1096_p2;
wire   [0:0] and_ln102_1395_fu_1092_p2;
wire   [0:0] and_ln102_1409_fu_1101_p2;
wire   [0:0] or_ln117_1276_fu_1111_p2;
wire   [0:0] or_ln117_1277_fu_1116_p2;
wire   [0:0] and_ln102_1410_fu_1106_p2;
wire   [4:0] select_ln117_1411_fu_1120_p3;
wire   [0:0] or_ln117_1278_fu_1127_p2;
wire   [4:0] select_ln117_1412_fu_1133_p3;
wire   [4:0] select_ln117_1413_fu_1147_p3;
wire   [0:0] xor_ln104_691_fu_1163_p2;
wire   [0:0] and_ln102_1419_fu_1168_p2;
wire   [0:0] and_ln102_1411_fu_1173_p2;
wire   [0:0] or_ln117_1280_fu_1178_p2;
wire   [10:0] agg_result_fu_1190_p65;
wire   [4:0] agg_result_fu_1190_p66;
wire   [10:0] agg_result_fu_1190_p67;
reg   [17:0] x_0_val_int_reg;
reg   [17:0] x_1_val_int_reg;
reg   [17:0] x_2_val_int_reg;
reg   [17:0] x_3_val_int_reg;
reg   [17:0] x_4_val_int_reg;
reg   [17:0] x_6_val_int_reg;
reg   [17:0] x_7_val_int_reg;
reg   [17:0] x_9_val_int_reg;
reg   [17:0] x_11_val_int_reg;
reg   [17:0] x_12_val_int_reg;
reg   [17:0] x_13_val_int_reg;
reg   [17:0] x_14_val_int_reg;
reg   [17:0] x_15_val_int_reg;
wire   [4:0] agg_result_fu_1190_p1;
wire   [4:0] agg_result_fu_1190_p3;
wire   [4:0] agg_result_fu_1190_p5;
wire   [4:0] agg_result_fu_1190_p7;
wire   [4:0] agg_result_fu_1190_p9;
wire   [4:0] agg_result_fu_1190_p11;
wire   [4:0] agg_result_fu_1190_p13;
wire   [4:0] agg_result_fu_1190_p15;
wire   [4:0] agg_result_fu_1190_p17;
wire   [4:0] agg_result_fu_1190_p19;
wire   [4:0] agg_result_fu_1190_p21;
wire   [4:0] agg_result_fu_1190_p23;
wire   [4:0] agg_result_fu_1190_p25;
wire   [4:0] agg_result_fu_1190_p27;
wire   [4:0] agg_result_fu_1190_p29;
wire   [4:0] agg_result_fu_1190_p31;
wire  signed [4:0] agg_result_fu_1190_p33;
wire  signed [4:0] agg_result_fu_1190_p35;
wire  signed [4:0] agg_result_fu_1190_p37;
wire  signed [4:0] agg_result_fu_1190_p39;
wire  signed [4:0] agg_result_fu_1190_p41;
wire  signed [4:0] agg_result_fu_1190_p43;
wire  signed [4:0] agg_result_fu_1190_p45;
wire  signed [4:0] agg_result_fu_1190_p47;
wire  signed [4:0] agg_result_fu_1190_p49;
wire  signed [4:0] agg_result_fu_1190_p51;
wire  signed [4:0] agg_result_fu_1190_p53;
wire  signed [4:0] agg_result_fu_1190_p55;
wire  signed [4:0] agg_result_fu_1190_p57;
wire  signed [4:0] agg_result_fu_1190_p59;
wire  signed [4:0] agg_result_fu_1190_p61;
wire  signed [4:0] agg_result_fu_1190_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_65_5_11_1_1_x11 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 11 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 11 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 11 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 11 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 11 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 11 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 11 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 11 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 11 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 11 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 11 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 11 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 11 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 11 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 11 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 11 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 11 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 11 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 11 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 11 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 11 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 11 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 11 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 11 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 11 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 11 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 11 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 11 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 11 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 11 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 11 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 11 ),
    .def_WIDTH( 11 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 11 ))
sparsemux_65_5_11_1_1_x11_U628(
    .din0(11'd41),
    .din1(11'd381),
    .din2(11'd2013),
    .din3(11'd87),
    .din4(11'd155),
    .din5(11'd4),
    .din6(11'd1860),
    .din7(11'd3),
    .din8(11'd206),
    .din9(11'd1542),
    .din10(11'd575),
    .din11(11'd31),
    .din12(11'd242),
    .din13(11'd1818),
    .din14(11'd208),
    .din15(11'd1918),
    .din16(11'd2006),
    .din17(11'd1837),
    .din18(11'd72),
    .din19(11'd667),
    .din20(11'd1587),
    .din21(11'd253),
    .din22(11'd2039),
    .din23(11'd1655),
    .din24(11'd304),
    .din25(11'd2032),
    .din26(11'd1956),
    .din27(11'd1701),
    .din28(11'd356),
    .din29(11'd5),
    .din30(11'd1763),
    .din31(11'd1962),
    .def(agg_result_fu_1190_p65),
    .sel(agg_result_fu_1190_p66),
    .dout(agg_result_fu_1190_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1383_reg_1579 <= and_ln102_1383_fu_723_p2;
        and_ln102_1384_reg_1516 <= and_ln102_1384_fu_540_p2;
        and_ln102_1385_reg_1551 <= and_ln102_1385_fu_591_p2;
        and_ln102_1386_reg_1591 <= and_ln102_1386_fu_737_p2;
        and_ln102_1387_reg_1618 <= and_ln102_1387_fu_857_p2;
        and_ln102_1387_reg_1618_pp0_iter5_reg <= and_ln102_1387_reg_1618;
        and_ln102_1388_reg_1528 <= and_ln102_1388_fu_554_p2;
        and_ln102_1389_reg_1534 <= and_ln102_1389_fu_564_p2;
        and_ln102_1390_reg_1563 <= and_ln102_1390_fu_610_p2;
        and_ln102_1392_reg_1597 <= and_ln102_1392_fu_751_p2;
        and_ln102_1393_reg_1631 <= and_ln102_1393_fu_881_p2;
        and_ln102_reg_1500 <= and_ln102_fu_524_p2;
        and_ln102_reg_1500_pp0_iter1_reg <= and_ln102_reg_1500;
        and_ln102_reg_1500_pp0_iter2_reg <= and_ln102_reg_1500_pp0_iter1_reg;
        and_ln104_256_reg_1585 <= and_ln104_256_fu_732_p2;
        and_ln104_257_reg_1523 <= and_ln104_257_fu_549_p2;
        and_ln104_258_reg_1557 <= and_ln104_258_fu_600_p2;
        and_ln104_258_reg_1557_pp0_iter3_reg <= and_ln104_258_reg_1557;
        and_ln104_259_reg_1613 <= and_ln104_259_fu_852_p2;
        and_ln104_260_reg_1625 <= and_ln104_260_fu_866_p2;
        and_ln104_260_reg_1625_pp0_iter5_reg <= and_ln104_260_reg_1625;
        and_ln104_260_reg_1625_pp0_iter6_reg <= and_ln104_260_reg_1625_pp0_iter5_reg;
        and_ln104_reg_1510 <= and_ln104_fu_535_p2;
        icmp_ln86_1428_reg_1337 <= icmp_ln86_1428_fu_344_p2;
        icmp_ln86_1429_reg_1342 <= icmp_ln86_1429_fu_350_p2;
        icmp_ln86_1429_reg_1342_pp0_iter1_reg <= icmp_ln86_1429_reg_1342;
        icmp_ln86_1429_reg_1342_pp0_iter2_reg <= icmp_ln86_1429_reg_1342_pp0_iter1_reg;
        icmp_ln86_1430_reg_1348 <= icmp_ln86_1430_fu_356_p2;
        icmp_ln86_1431_reg_1354 <= icmp_ln86_1431_fu_362_p2;
        icmp_ln86_1431_reg_1354_pp0_iter1_reg <= icmp_ln86_1431_reg_1354;
        icmp_ln86_1432_reg_1360 <= icmp_ln86_1432_fu_368_p2;
        icmp_ln86_1432_reg_1360_pp0_iter1_reg <= icmp_ln86_1432_reg_1360;
        icmp_ln86_1432_reg_1360_pp0_iter2_reg <= icmp_ln86_1432_reg_1360_pp0_iter1_reg;
        icmp_ln86_1432_reg_1360_pp0_iter3_reg <= icmp_ln86_1432_reg_1360_pp0_iter2_reg;
        icmp_ln86_1433_reg_1366 <= icmp_ln86_1433_fu_374_p2;
        icmp_ln86_1433_reg_1366_pp0_iter1_reg <= icmp_ln86_1433_reg_1366;
        icmp_ln86_1433_reg_1366_pp0_iter2_reg <= icmp_ln86_1433_reg_1366_pp0_iter1_reg;
        icmp_ln86_1433_reg_1366_pp0_iter3_reg <= icmp_ln86_1433_reg_1366_pp0_iter2_reg;
        icmp_ln86_1434_reg_1372 <= icmp_ln86_1434_fu_380_p2;
        icmp_ln86_1435_reg_1378 <= icmp_ln86_1435_fu_386_p2;
        icmp_ln86_1435_reg_1378_pp0_iter1_reg <= icmp_ln86_1435_reg_1378;
        icmp_ln86_1436_reg_1384 <= icmp_ln86_1436_fu_392_p2;
        icmp_ln86_1436_reg_1384_pp0_iter1_reg <= icmp_ln86_1436_reg_1384;
        icmp_ln86_1436_reg_1384_pp0_iter2_reg <= icmp_ln86_1436_reg_1384_pp0_iter1_reg;
        icmp_ln86_1437_reg_1390 <= icmp_ln86_1437_fu_398_p2;
        icmp_ln86_1437_reg_1390_pp0_iter1_reg <= icmp_ln86_1437_reg_1390;
        icmp_ln86_1437_reg_1390_pp0_iter2_reg <= icmp_ln86_1437_reg_1390_pp0_iter1_reg;
        icmp_ln86_1437_reg_1390_pp0_iter3_reg <= icmp_ln86_1437_reg_1390_pp0_iter2_reg;
        icmp_ln86_1438_reg_1396 <= icmp_ln86_1438_fu_404_p2;
        icmp_ln86_1438_reg_1396_pp0_iter1_reg <= icmp_ln86_1438_reg_1396;
        icmp_ln86_1438_reg_1396_pp0_iter2_reg <= icmp_ln86_1438_reg_1396_pp0_iter1_reg;
        icmp_ln86_1438_reg_1396_pp0_iter3_reg <= icmp_ln86_1438_reg_1396_pp0_iter2_reg;
        icmp_ln86_1439_reg_1402 <= icmp_ln86_1439_fu_410_p2;
        icmp_ln86_1439_reg_1402_pp0_iter1_reg <= icmp_ln86_1439_reg_1402;
        icmp_ln86_1439_reg_1402_pp0_iter2_reg <= icmp_ln86_1439_reg_1402_pp0_iter1_reg;
        icmp_ln86_1439_reg_1402_pp0_iter3_reg <= icmp_ln86_1439_reg_1402_pp0_iter2_reg;
        icmp_ln86_1439_reg_1402_pp0_iter4_reg <= icmp_ln86_1439_reg_1402_pp0_iter3_reg;
        icmp_ln86_1440_reg_1408 <= icmp_ln86_1440_fu_416_p2;
        icmp_ln86_1440_reg_1408_pp0_iter1_reg <= icmp_ln86_1440_reg_1408;
        icmp_ln86_1440_reg_1408_pp0_iter2_reg <= icmp_ln86_1440_reg_1408_pp0_iter1_reg;
        icmp_ln86_1440_reg_1408_pp0_iter3_reg <= icmp_ln86_1440_reg_1408_pp0_iter2_reg;
        icmp_ln86_1440_reg_1408_pp0_iter4_reg <= icmp_ln86_1440_reg_1408_pp0_iter3_reg;
        icmp_ln86_1440_reg_1408_pp0_iter5_reg <= icmp_ln86_1440_reg_1408_pp0_iter4_reg;
        icmp_ln86_1441_reg_1414 <= icmp_ln86_1441_fu_422_p2;
        icmp_ln86_1441_reg_1414_pp0_iter1_reg <= icmp_ln86_1441_reg_1414;
        icmp_ln86_1441_reg_1414_pp0_iter2_reg <= icmp_ln86_1441_reg_1414_pp0_iter1_reg;
        icmp_ln86_1441_reg_1414_pp0_iter3_reg <= icmp_ln86_1441_reg_1414_pp0_iter2_reg;
        icmp_ln86_1441_reg_1414_pp0_iter4_reg <= icmp_ln86_1441_reg_1414_pp0_iter3_reg;
        icmp_ln86_1441_reg_1414_pp0_iter5_reg <= icmp_ln86_1441_reg_1414_pp0_iter4_reg;
        icmp_ln86_1441_reg_1414_pp0_iter6_reg <= icmp_ln86_1441_reg_1414_pp0_iter5_reg;
        icmp_ln86_1442_reg_1420 <= icmp_ln86_1442_fu_428_p2;
        icmp_ln86_1442_reg_1420_pp0_iter1_reg <= icmp_ln86_1442_reg_1420;
        icmp_ln86_1443_reg_1425 <= icmp_ln86_1443_fu_434_p2;
        icmp_ln86_1444_reg_1430 <= icmp_ln86_1444_fu_440_p2;
        icmp_ln86_1444_reg_1430_pp0_iter1_reg <= icmp_ln86_1444_reg_1430;
        icmp_ln86_1445_reg_1435 <= icmp_ln86_1445_fu_446_p2;
        icmp_ln86_1445_reg_1435_pp0_iter1_reg <= icmp_ln86_1445_reg_1435;
        icmp_ln86_1446_reg_1440 <= icmp_ln86_1446_fu_452_p2;
        icmp_ln86_1446_reg_1440_pp0_iter1_reg <= icmp_ln86_1446_reg_1440;
        icmp_ln86_1446_reg_1440_pp0_iter2_reg <= icmp_ln86_1446_reg_1440_pp0_iter1_reg;
        icmp_ln86_1447_reg_1445 <= icmp_ln86_1447_fu_458_p2;
        icmp_ln86_1447_reg_1445_pp0_iter1_reg <= icmp_ln86_1447_reg_1445;
        icmp_ln86_1447_reg_1445_pp0_iter2_reg <= icmp_ln86_1447_reg_1445_pp0_iter1_reg;
        icmp_ln86_1448_reg_1450 <= icmp_ln86_1448_fu_464_p2;
        icmp_ln86_1448_reg_1450_pp0_iter1_reg <= icmp_ln86_1448_reg_1450;
        icmp_ln86_1448_reg_1450_pp0_iter2_reg <= icmp_ln86_1448_reg_1450_pp0_iter1_reg;
        icmp_ln86_1449_reg_1455 <= icmp_ln86_1449_fu_470_p2;
        icmp_ln86_1449_reg_1455_pp0_iter1_reg <= icmp_ln86_1449_reg_1455;
        icmp_ln86_1449_reg_1455_pp0_iter2_reg <= icmp_ln86_1449_reg_1455_pp0_iter1_reg;
        icmp_ln86_1449_reg_1455_pp0_iter3_reg <= icmp_ln86_1449_reg_1455_pp0_iter2_reg;
        icmp_ln86_1450_reg_1460 <= icmp_ln86_1450_fu_476_p2;
        icmp_ln86_1450_reg_1460_pp0_iter1_reg <= icmp_ln86_1450_reg_1460;
        icmp_ln86_1450_reg_1460_pp0_iter2_reg <= icmp_ln86_1450_reg_1460_pp0_iter1_reg;
        icmp_ln86_1450_reg_1460_pp0_iter3_reg <= icmp_ln86_1450_reg_1460_pp0_iter2_reg;
        icmp_ln86_1451_reg_1465 <= icmp_ln86_1451_fu_482_p2;
        icmp_ln86_1451_reg_1465_pp0_iter1_reg <= icmp_ln86_1451_reg_1465;
        icmp_ln86_1451_reg_1465_pp0_iter2_reg <= icmp_ln86_1451_reg_1465_pp0_iter1_reg;
        icmp_ln86_1451_reg_1465_pp0_iter3_reg <= icmp_ln86_1451_reg_1465_pp0_iter2_reg;
        icmp_ln86_1452_reg_1470 <= icmp_ln86_1452_fu_488_p2;
        icmp_ln86_1452_reg_1470_pp0_iter1_reg <= icmp_ln86_1452_reg_1470;
        icmp_ln86_1452_reg_1470_pp0_iter2_reg <= icmp_ln86_1452_reg_1470_pp0_iter1_reg;
        icmp_ln86_1452_reg_1470_pp0_iter3_reg <= icmp_ln86_1452_reg_1470_pp0_iter2_reg;
        icmp_ln86_1452_reg_1470_pp0_iter4_reg <= icmp_ln86_1452_reg_1470_pp0_iter3_reg;
        icmp_ln86_1453_reg_1475 <= icmp_ln86_1453_fu_494_p2;
        icmp_ln86_1453_reg_1475_pp0_iter1_reg <= icmp_ln86_1453_reg_1475;
        icmp_ln86_1453_reg_1475_pp0_iter2_reg <= icmp_ln86_1453_reg_1475_pp0_iter1_reg;
        icmp_ln86_1453_reg_1475_pp0_iter3_reg <= icmp_ln86_1453_reg_1475_pp0_iter2_reg;
        icmp_ln86_1453_reg_1475_pp0_iter4_reg <= icmp_ln86_1453_reg_1475_pp0_iter3_reg;
        icmp_ln86_1454_reg_1480 <= icmp_ln86_1454_fu_500_p2;
        icmp_ln86_1454_reg_1480_pp0_iter1_reg <= icmp_ln86_1454_reg_1480;
        icmp_ln86_1454_reg_1480_pp0_iter2_reg <= icmp_ln86_1454_reg_1480_pp0_iter1_reg;
        icmp_ln86_1454_reg_1480_pp0_iter3_reg <= icmp_ln86_1454_reg_1480_pp0_iter2_reg;
        icmp_ln86_1454_reg_1480_pp0_iter4_reg <= icmp_ln86_1454_reg_1480_pp0_iter3_reg;
        icmp_ln86_1455_reg_1485 <= icmp_ln86_1455_fu_506_p2;
        icmp_ln86_1455_reg_1485_pp0_iter1_reg <= icmp_ln86_1455_reg_1485;
        icmp_ln86_1455_reg_1485_pp0_iter2_reg <= icmp_ln86_1455_reg_1485_pp0_iter1_reg;
        icmp_ln86_1455_reg_1485_pp0_iter3_reg <= icmp_ln86_1455_reg_1485_pp0_iter2_reg;
        icmp_ln86_1455_reg_1485_pp0_iter4_reg <= icmp_ln86_1455_reg_1485_pp0_iter3_reg;
        icmp_ln86_1455_reg_1485_pp0_iter5_reg <= icmp_ln86_1455_reg_1485_pp0_iter4_reg;
        icmp_ln86_1456_reg_1490 <= icmp_ln86_1456_fu_512_p2;
        icmp_ln86_1456_reg_1490_pp0_iter1_reg <= icmp_ln86_1456_reg_1490;
        icmp_ln86_1456_reg_1490_pp0_iter2_reg <= icmp_ln86_1456_reg_1490_pp0_iter1_reg;
        icmp_ln86_1456_reg_1490_pp0_iter3_reg <= icmp_ln86_1456_reg_1490_pp0_iter2_reg;
        icmp_ln86_1456_reg_1490_pp0_iter4_reg <= icmp_ln86_1456_reg_1490_pp0_iter3_reg;
        icmp_ln86_1456_reg_1490_pp0_iter5_reg <= icmp_ln86_1456_reg_1490_pp0_iter4_reg;
        icmp_ln86_1457_reg_1495 <= icmp_ln86_1457_fu_518_p2;
        icmp_ln86_1457_reg_1495_pp0_iter1_reg <= icmp_ln86_1457_reg_1495;
        icmp_ln86_1457_reg_1495_pp0_iter2_reg <= icmp_ln86_1457_reg_1495_pp0_iter1_reg;
        icmp_ln86_1457_reg_1495_pp0_iter3_reg <= icmp_ln86_1457_reg_1495_pp0_iter2_reg;
        icmp_ln86_1457_reg_1495_pp0_iter4_reg <= icmp_ln86_1457_reg_1495_pp0_iter3_reg;
        icmp_ln86_1457_reg_1495_pp0_iter5_reg <= icmp_ln86_1457_reg_1495_pp0_iter4_reg;
        icmp_ln86_1457_reg_1495_pp0_iter6_reg <= icmp_ln86_1457_reg_1495_pp0_iter5_reg;
        icmp_ln86_reg_1326 <= icmp_ln86_fu_338_p2;
        icmp_ln86_reg_1326_pp0_iter1_reg <= icmp_ln86_reg_1326;
        icmp_ln86_reg_1326_pp0_iter2_reg <= icmp_ln86_reg_1326_pp0_iter1_reg;
        icmp_ln86_reg_1326_pp0_iter3_reg <= icmp_ln86_reg_1326_pp0_iter2_reg;
        or_ln117_1260_reg_1573 <= or_ln117_1260_fu_718_p2;
        or_ln117_1264_reg_1603 <= or_ln117_1264_fu_825_p2;
        or_ln117_1269_reg_1636 <= or_ln117_1269_fu_964_p2;
        or_ln117_1271_reg_1646 <= or_ln117_1271_fu_984_p2;
        or_ln117_1273_reg_1652 <= or_ln117_1273_fu_990_p2;
        or_ln117_1273_reg_1652_pp0_iter5_reg <= or_ln117_1273_reg_1652;
        or_ln117_1275_reg_1660 <= or_ln117_1275_fu_1066_p2;
        or_ln117_1279_reg_1670 <= or_ln117_1279_fu_1141_p2;
        or_ln117_reg_1540 <= or_ln117_fu_580_p2;
        select_ln117_1392_reg_1568 <= select_ln117_1392_fu_711_p3;
        select_ln117_1398_reg_1608 <= select_ln117_1398_fu_839_p3;
        select_ln117_1404_reg_1641 <= select_ln117_1404_fu_976_p3;
        select_ln117_1410_reg_1665 <= select_ln117_1410_fu_1079_p3;
        select_ln117_1414_reg_1675 <= select_ln117_1414_fu_1155_p3;
        xor_ln104_reg_1545 <= xor_ln104_fu_586_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_0_val_int_reg <= x_0_val;
        x_11_val_int_reg <= x_11_val;
        x_12_val_int_reg <= x_12_val;
        x_13_val_int_reg <= x_13_val;
        x_14_val_int_reg <= x_14_val;
        x_15_val_int_reg <= x_15_val;
        x_1_val_int_reg <= x_1_val;
        x_2_val_int_reg <= x_2_val;
        x_3_val_int_reg <= x_3_val;
        x_4_val_int_reg <= x_4_val;
        x_6_val_int_reg <= x_6_val;
        x_7_val_int_reg <= x_7_val;
        x_9_val_int_reg <= x_9_val;
    end
end

assign agg_result_fu_1190_p65 = 'bx;

assign agg_result_fu_1190_p66 = ((or_ln117_1280_fu_1178_p2[0:0] == 1'b1) ? select_ln117_1414_reg_1675 : 5'd31);

assign and_ln102_1383_fu_723_p2 = (xor_ln104_reg_1545 & icmp_ln86_1429_reg_1342_pp0_iter2_reg);

assign and_ln102_1384_fu_540_p2 = (icmp_ln86_1430_reg_1348 & and_ln102_reg_1500);

assign and_ln102_1385_fu_591_p2 = (icmp_ln86_1431_reg_1354_pp0_iter1_reg & and_ln104_reg_1510);

assign and_ln102_1386_fu_737_p2 = (icmp_ln86_1432_reg_1360_pp0_iter2_reg & and_ln102_1383_fu_723_p2);

assign and_ln102_1387_fu_857_p2 = (icmp_ln86_1433_reg_1366_pp0_iter3_reg & and_ln104_256_reg_1585);

assign and_ln102_1388_fu_554_p2 = (icmp_ln86_1434_reg_1372 & and_ln102_1384_fu_540_p2);

assign and_ln102_1389_fu_564_p2 = (icmp_ln86_1435_reg_1378 & and_ln104_257_fu_549_p2);

assign and_ln102_1390_fu_610_p2 = (icmp_ln86_1436_reg_1384_pp0_iter1_reg & and_ln102_1385_fu_591_p2);

assign and_ln102_1391_fu_747_p2 = (icmp_ln86_1437_reg_1390_pp0_iter2_reg & and_ln104_258_reg_1557);

assign and_ln102_1392_fu_751_p2 = (icmp_ln86_1438_reg_1396_pp0_iter2_reg & and_ln102_1386_fu_737_p2);

assign and_ln102_1393_fu_881_p2 = (icmp_ln86_1439_reg_1402_pp0_iter3_reg & and_ln104_259_fu_852_p2);

assign and_ln102_1394_fu_999_p2 = (icmp_ln86_1440_reg_1408_pp0_iter4_reg & and_ln102_1387_reg_1618);

assign and_ln102_1395_fu_1092_p2 = (icmp_ln86_1441_reg_1414_pp0_iter5_reg & and_ln104_260_reg_1625_pp0_iter5_reg);

assign and_ln102_1396_fu_615_p2 = (icmp_ln86_1442_reg_1420_pp0_iter1_reg & and_ln102_1388_reg_1528);

assign and_ln102_1397_fu_574_p2 = (and_ln102_1412_fu_569_p2 & and_ln102_1384_fu_540_p2);

assign and_ln102_1398_fu_619_p2 = (icmp_ln86_1444_reg_1430_pp0_iter1_reg & and_ln102_1389_reg_1534);

assign and_ln102_1399_fu_628_p2 = (and_ln104_257_reg_1523 & and_ln102_1413_fu_623_p2);

assign and_ln102_1400_fu_756_p2 = (icmp_ln86_1446_reg_1440_pp0_iter2_reg & and_ln102_1390_reg_1563);

assign and_ln102_1401_fu_765_p2 = (and_ln102_1414_fu_760_p2 & and_ln102_1385_reg_1551);

assign and_ln102_1402_fu_770_p2 = (icmp_ln86_1448_reg_1450_pp0_iter2_reg & and_ln102_1391_fu_747_p2);

assign and_ln102_1403_fu_891_p2 = (and_ln104_258_reg_1557_pp0_iter3_reg & and_ln102_1415_fu_886_p2);

assign and_ln102_1404_fu_896_p2 = (icmp_ln86_1450_reg_1460_pp0_iter3_reg & and_ln102_1392_reg_1597);

assign and_ln102_1405_fu_905_p2 = (and_ln102_1416_fu_900_p2 & and_ln102_1386_reg_1591);

assign and_ln102_1406_fu_1003_p2 = (icmp_ln86_1452_reg_1470_pp0_iter4_reg & and_ln102_1393_reg_1631);

assign and_ln102_1407_fu_1012_p2 = (and_ln104_259_reg_1613 & and_ln102_1417_fu_1007_p2);

assign and_ln102_1408_fu_1017_p2 = (icmp_ln86_1454_reg_1480_pp0_iter4_reg & and_ln102_1394_fu_999_p2);

assign and_ln102_1409_fu_1101_p2 = (and_ln102_1418_fu_1096_p2 & and_ln102_1387_reg_1618_pp0_iter5_reg);

assign and_ln102_1410_fu_1106_p2 = (icmp_ln86_1456_reg_1490_pp0_iter5_reg & and_ln102_1395_fu_1092_p2);

assign and_ln102_1411_fu_1173_p2 = (and_ln104_260_reg_1625_pp0_iter6_reg & and_ln102_1419_fu_1168_p2);

assign and_ln102_1412_fu_569_p2 = (xor_ln104_684_fu_559_p2 & icmp_ln86_1443_reg_1425);

assign and_ln102_1413_fu_623_p2 = (xor_ln104_685_fu_605_p2 & icmp_ln86_1445_reg_1435_pp0_iter1_reg);

assign and_ln102_1414_fu_760_p2 = (xor_ln104_686_fu_742_p2 & icmp_ln86_1447_reg_1445_pp0_iter2_reg);

assign and_ln102_1415_fu_886_p2 = (xor_ln104_687_fu_871_p2 & icmp_ln86_1449_reg_1455_pp0_iter3_reg);

assign and_ln102_1416_fu_900_p2 = (xor_ln104_688_fu_876_p2 & icmp_ln86_1451_reg_1465_pp0_iter3_reg);

assign and_ln102_1417_fu_1007_p2 = (xor_ln104_689_fu_994_p2 & icmp_ln86_1453_reg_1475_pp0_iter4_reg);

assign and_ln102_1418_fu_1096_p2 = (xor_ln104_690_fu_1087_p2 & icmp_ln86_1455_reg_1485_pp0_iter5_reg);

assign and_ln102_1419_fu_1168_p2 = (xor_ln104_691_fu_1163_p2 & icmp_ln86_1457_reg_1495_pp0_iter6_reg);

assign and_ln102_fu_524_p2 = (icmp_ln86_fu_338_p2 & icmp_ln86_1428_fu_344_p2);

assign and_ln104_256_fu_732_p2 = (xor_ln104_reg_1545 & xor_ln104_679_fu_727_p2);

assign and_ln104_257_fu_549_p2 = (xor_ln104_680_fu_544_p2 & and_ln102_reg_1500);

assign and_ln104_258_fu_600_p2 = (xor_ln104_681_fu_595_p2 & and_ln104_reg_1510);

assign and_ln104_259_fu_852_p2 = (xor_ln104_682_fu_847_p2 & and_ln102_1383_reg_1579);

assign and_ln104_260_fu_866_p2 = (xor_ln104_683_fu_861_p2 & and_ln104_256_reg_1585);

assign and_ln104_fu_535_p2 = (xor_ln104_678_fu_530_p2 & icmp_ln86_reg_1326);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1190_p67;

assign icmp_ln86_1428_fu_344_p2 = (($signed(x_3_val_int_reg) < $signed(18'd262006)) ? 1'b1 : 1'b0);

assign icmp_ln86_1429_fu_350_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261294)) ? 1'b1 : 1'b0);

assign icmp_ln86_1430_fu_356_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261897)) ? 1'b1 : 1'b0);

assign icmp_ln86_1431_fu_362_p2 = (($signed(x_3_val_int_reg) < $signed(18'd262022)) ? 1'b1 : 1'b0);

assign icmp_ln86_1432_fu_368_p2 = (($signed(x_14_val_int_reg) < $signed(18'd260969)) ? 1'b1 : 1'b0);

assign icmp_ln86_1433_fu_374_p2 = (($signed(x_11_val_int_reg) < $signed(18'd261719)) ? 1'b1 : 1'b0);

assign icmp_ln86_1434_fu_380_p2 = (($signed(x_1_val_int_reg) < $signed(18'd488)) ? 1'b1 : 1'b0);

assign icmp_ln86_1435_fu_386_p2 = (($signed(x_1_val_int_reg) < $signed(18'd376)) ? 1'b1 : 1'b0);

assign icmp_ln86_1436_fu_392_p2 = (($signed(x_6_val_int_reg) < $signed(18'd261602)) ? 1'b1 : 1'b0);

assign icmp_ln86_1437_fu_398_p2 = (($signed(x_2_val_int_reg) < $signed(18'd43)) ? 1'b1 : 1'b0);

assign icmp_ln86_1438_fu_404_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261284)) ? 1'b1 : 1'b0);

assign icmp_ln86_1439_fu_410_p2 = (($signed(x_2_val_int_reg) < $signed(18'd261049)) ? 1'b1 : 1'b0);

assign icmp_ln86_1440_fu_416_p2 = (($signed(x_1_val_int_reg) < $signed(18'd216)) ? 1'b1 : 1'b0);

assign icmp_ln86_1441_fu_422_p2 = (($signed(x_15_val_int_reg) < $signed(18'd1493)) ? 1'b1 : 1'b0);

assign icmp_ln86_1442_fu_428_p2 = (($signed(x_4_val_int_reg) < $signed(18'd261209)) ? 1'b1 : 1'b0);

assign icmp_ln86_1443_fu_434_p2 = (($signed(x_14_val_int_reg) < $signed(18'd66)) ? 1'b1 : 1'b0);

assign icmp_ln86_1444_fu_440_p2 = (($signed(x_0_val_int_reg) < $signed(18'd262128)) ? 1'b1 : 1'b0);

assign icmp_ln86_1445_fu_446_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261666)) ? 1'b1 : 1'b0);

assign icmp_ln86_1446_fu_452_p2 = (($signed(x_12_val_int_reg) < $signed(18'd261597)) ? 1'b1 : 1'b0);

assign icmp_ln86_1447_fu_458_p2 = (($signed(x_13_val_int_reg) < $signed(18'd261918)) ? 1'b1 : 1'b0);

assign icmp_ln86_1448_fu_464_p2 = (($signed(x_14_val_int_reg) < $signed(18'd371)) ? 1'b1 : 1'b0);

assign icmp_ln86_1449_fu_470_p2 = (($signed(x_14_val_int_reg) < $signed(18'd115)) ? 1'b1 : 1'b0);

assign icmp_ln86_1450_fu_476_p2 = (($signed(x_14_val_int_reg) < $signed(18'd260862)) ? 1'b1 : 1'b0);

assign icmp_ln86_1451_fu_482_p2 = (($signed(x_7_val_int_reg) < $signed(18'd1933)) ? 1'b1 : 1'b0);

assign icmp_ln86_1452_fu_488_p2 = (($signed(x_15_val_int_reg) < $signed(18'd1540)) ? 1'b1 : 1'b0);

assign icmp_ln86_1453_fu_494_p2 = (($signed(x_14_val_int_reg) < $signed(18'd260998)) ? 1'b1 : 1'b0);

assign icmp_ln86_1454_fu_500_p2 = (($signed(x_0_val_int_reg) < $signed(18'd262019)) ? 1'b1 : 1'b0);

assign icmp_ln86_1455_fu_506_p2 = (($signed(x_14_val_int_reg) < $signed(18'd525)) ? 1'b1 : 1'b0);

assign icmp_ln86_1456_fu_512_p2 = (($signed(x_0_val_int_reg) < $signed(18'd260548)) ? 1'b1 : 1'b0);

assign icmp_ln86_1457_fu_518_p2 = (($signed(x_9_val_int_reg) < $signed(18'd915)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_338_p2 = (($signed(x_15_val_int_reg) < $signed(18'd262125)) ? 1'b1 : 1'b0);

assign or_ln117_1256_fu_661_p2 = (and_ln102_1398_fu_619_p2 | and_ln102_1384_reg_1516);

assign or_ln117_1257_fu_673_p2 = (and_ln102_1389_reg_1534 | and_ln102_1384_reg_1516);

assign or_ln117_1258_fu_685_p2 = (or_ln117_1257_fu_673_p2 | and_ln102_1399_fu_628_p2);

assign or_ln117_1259_fu_775_p2 = (and_ln102_reg_1500_pp0_iter2_reg | and_ln102_1400_fu_756_p2);

assign or_ln117_1260_fu_718_p2 = (and_ln102_reg_1500_pp0_iter1_reg | and_ln102_1390_fu_610_p2);

assign or_ln117_1261_fu_787_p2 = (or_ln117_1260_reg_1573 | and_ln102_1401_fu_765_p2);

assign or_ln117_1262_fu_799_p2 = (and_ln102_reg_1500_pp0_iter2_reg | and_ln102_1385_reg_1551);

assign or_ln117_1263_fu_811_p2 = (or_ln117_1262_fu_799_p2 | and_ln102_1402_fu_770_p2);

assign or_ln117_1264_fu_825_p2 = (or_ln117_1262_fu_799_p2 | and_ln102_1391_fu_747_p2);

assign or_ln117_1265_fu_910_p2 = (or_ln117_1264_reg_1603 | and_ln102_1403_fu_891_p2);

assign or_ln117_1266_fu_926_p2 = (icmp_ln86_reg_1326_pp0_iter3_reg | and_ln102_1404_fu_896_p2);

assign or_ln117_1267_fu_938_p2 = (icmp_ln86_reg_1326_pp0_iter3_reg | and_ln102_1392_reg_1597);

assign or_ln117_1268_fu_950_p2 = (or_ln117_1267_fu_938_p2 | and_ln102_1405_fu_905_p2);

assign or_ln117_1269_fu_964_p2 = (icmp_ln86_reg_1326_pp0_iter3_reg | and_ln102_1386_reg_1591);

assign or_ln117_1270_fu_1022_p2 = (or_ln117_1269_reg_1636 | and_ln102_1406_fu_1003_p2);

assign or_ln117_1271_fu_984_p2 = (or_ln117_1269_fu_964_p2 | and_ln102_1393_fu_881_p2);

assign or_ln117_1272_fu_1034_p2 = (or_ln117_1271_reg_1646 | and_ln102_1407_fu_1012_p2);

assign or_ln117_1273_fu_990_p2 = (icmp_ln86_reg_1326_pp0_iter3_reg | and_ln102_1383_reg_1579);

assign or_ln117_1274_fu_1054_p2 = (or_ln117_1273_reg_1652 | and_ln102_1408_fu_1017_p2);

assign or_ln117_1275_fu_1066_p2 = (or_ln117_1273_reg_1652 | and_ln102_1394_fu_999_p2);

assign or_ln117_1276_fu_1111_p2 = (or_ln117_1275_reg_1660 | and_ln102_1409_fu_1101_p2);

assign or_ln117_1277_fu_1116_p2 = (or_ln117_1273_reg_1652_pp0_iter5_reg | and_ln102_1387_reg_1618_pp0_iter5_reg);

assign or_ln117_1278_fu_1127_p2 = (or_ln117_1277_fu_1116_p2 | and_ln102_1410_fu_1106_p2);

assign or_ln117_1279_fu_1141_p2 = (or_ln117_1277_fu_1116_p2 | and_ln102_1395_fu_1092_p2);

assign or_ln117_1280_fu_1178_p2 = (or_ln117_1279_reg_1670 | and_ln102_1411_fu_1173_p2);

assign or_ln117_fu_580_p2 = (and_ln102_1397_fu_574_p2 | and_ln102_1388_fu_554_p2);

assign select_ln117_1387_fu_650_p3 = ((or_ln117_reg_1540[0:0] == 1'b1) ? select_ln117_fu_643_p3 : 2'd3);

assign select_ln117_1388_fu_666_p3 = ((and_ln102_1384_reg_1516[0:0] == 1'b1) ? zext_ln117_148_fu_657_p1 : 3'd4);

assign select_ln117_1389_fu_677_p3 = ((or_ln117_1256_fu_661_p2[0:0] == 1'b1) ? select_ln117_1388_fu_666_p3 : 3'd5);

assign select_ln117_1390_fu_691_p3 = ((or_ln117_1257_fu_673_p2[0:0] == 1'b1) ? select_ln117_1389_fu_677_p3 : 3'd6);

assign select_ln117_1391_fu_699_p3 = ((or_ln117_1258_fu_685_p2[0:0] == 1'b1) ? select_ln117_1390_fu_691_p3 : 3'd7);

assign select_ln117_1392_fu_711_p3 = ((and_ln102_reg_1500_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_149_fu_707_p1 : 4'd8);

assign select_ln117_1393_fu_780_p3 = ((or_ln117_1259_fu_775_p2[0:0] == 1'b1) ? select_ln117_1392_reg_1568 : 4'd9);

assign select_ln117_1394_fu_792_p3 = ((or_ln117_1260_reg_1573[0:0] == 1'b1) ? select_ln117_1393_fu_780_p3 : 4'd10);

assign select_ln117_1395_fu_803_p3 = ((or_ln117_1261_fu_787_p2[0:0] == 1'b1) ? select_ln117_1394_fu_792_p3 : 4'd11);

assign select_ln117_1396_fu_817_p3 = ((or_ln117_1262_fu_799_p2[0:0] == 1'b1) ? select_ln117_1395_fu_803_p3 : 4'd12);

assign select_ln117_1397_fu_831_p3 = ((or_ln117_1263_fu_811_p2[0:0] == 1'b1) ? select_ln117_1396_fu_817_p3 : 4'd13);

assign select_ln117_1398_fu_839_p3 = ((or_ln117_1264_fu_825_p2[0:0] == 1'b1) ? select_ln117_1397_fu_831_p3 : 4'd14);

assign select_ln117_1399_fu_915_p3 = ((or_ln117_1265_fu_910_p2[0:0] == 1'b1) ? select_ln117_1398_reg_1608 : 4'd15);

assign select_ln117_1400_fu_931_p3 = ((icmp_ln86_reg_1326_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_150_fu_922_p1 : 5'd16);

assign select_ln117_1401_fu_942_p3 = ((or_ln117_1266_fu_926_p2[0:0] == 1'b1) ? select_ln117_1400_fu_931_p3 : 5'd17);

assign select_ln117_1402_fu_956_p3 = ((or_ln117_1267_fu_938_p2[0:0] == 1'b1) ? select_ln117_1401_fu_942_p3 : 5'd18);

assign select_ln117_1403_fu_968_p3 = ((or_ln117_1268_fu_950_p2[0:0] == 1'b1) ? select_ln117_1402_fu_956_p3 : 5'd19);

assign select_ln117_1404_fu_976_p3 = ((or_ln117_1269_fu_964_p2[0:0] == 1'b1) ? select_ln117_1403_fu_968_p3 : 5'd20);

assign select_ln117_1405_fu_1027_p3 = ((or_ln117_1270_fu_1022_p2[0:0] == 1'b1) ? select_ln117_1404_reg_1641 : 5'd21);

assign select_ln117_1406_fu_1039_p3 = ((or_ln117_1271_reg_1646[0:0] == 1'b1) ? select_ln117_1405_fu_1027_p3 : 5'd22);

assign select_ln117_1407_fu_1046_p3 = ((or_ln117_1272_fu_1034_p2[0:0] == 1'b1) ? select_ln117_1406_fu_1039_p3 : 5'd23);

assign select_ln117_1408_fu_1059_p3 = ((or_ln117_1273_reg_1652[0:0] == 1'b1) ? select_ln117_1407_fu_1046_p3 : 5'd24);

assign select_ln117_1409_fu_1071_p3 = ((or_ln117_1274_fu_1054_p2[0:0] == 1'b1) ? select_ln117_1408_fu_1059_p3 : 5'd25);

assign select_ln117_1410_fu_1079_p3 = ((or_ln117_1275_fu_1066_p2[0:0] == 1'b1) ? select_ln117_1409_fu_1071_p3 : 5'd26);

assign select_ln117_1411_fu_1120_p3 = ((or_ln117_1276_fu_1111_p2[0:0] == 1'b1) ? select_ln117_1410_reg_1665 : 5'd27);

assign select_ln117_1412_fu_1133_p3 = ((or_ln117_1277_fu_1116_p2[0:0] == 1'b1) ? select_ln117_1411_fu_1120_p3 : 5'd28);

assign select_ln117_1413_fu_1147_p3 = ((or_ln117_1278_fu_1127_p2[0:0] == 1'b1) ? select_ln117_1412_fu_1133_p3 : 5'd29);

assign select_ln117_1414_fu_1155_p3 = ((or_ln117_1279_fu_1141_p2[0:0] == 1'b1) ? select_ln117_1413_fu_1147_p3 : 5'd30);

assign select_ln117_fu_643_p3 = ((and_ln102_1388_reg_1528[0:0] == 1'b1) ? zext_ln117_fu_639_p1 : 2'd2);

assign xor_ln104_678_fu_530_p2 = (icmp_ln86_1428_reg_1337 ^ 1'd1);

assign xor_ln104_679_fu_727_p2 = (icmp_ln86_1429_reg_1342_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_680_fu_544_p2 = (icmp_ln86_1430_reg_1348 ^ 1'd1);

assign xor_ln104_681_fu_595_p2 = (icmp_ln86_1431_reg_1354_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_682_fu_847_p2 = (icmp_ln86_1432_reg_1360_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_683_fu_861_p2 = (icmp_ln86_1433_reg_1366_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_684_fu_559_p2 = (icmp_ln86_1434_reg_1372 ^ 1'd1);

assign xor_ln104_685_fu_605_p2 = (icmp_ln86_1435_reg_1378_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_686_fu_742_p2 = (icmp_ln86_1436_reg_1384_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_687_fu_871_p2 = (icmp_ln86_1437_reg_1390_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_688_fu_876_p2 = (icmp_ln86_1438_reg_1396_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_689_fu_994_p2 = (icmp_ln86_1439_reg_1402_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_690_fu_1087_p2 = (icmp_ln86_1440_reg_1408_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_691_fu_1163_p2 = (icmp_ln86_1441_reg_1414_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_586_p2 = (icmp_ln86_reg_1326_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_633_p2 = (1'd1 ^ and_ln102_1396_fu_615_p2);

assign zext_ln117_148_fu_657_p1 = select_ln117_1387_fu_650_p3;

assign zext_ln117_149_fu_707_p1 = select_ln117_1391_fu_699_p3;

assign zext_ln117_150_fu_922_p1 = select_ln117_1399_fu_915_p3;

assign zext_ln117_fu_639_p1 = xor_ln117_fu_633_p2;

endmodule //my_prj_decision_function_50
