Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneive
Quartus root          :  d:/intelfpga_lite/18.1/quartus/bin64/
Quartus sim root      :  d:/intelfpga_lite/18.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  Blackjack.vho
Sim SDF file          :  Blackjack__vhdl.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script d:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File Blackjack_run_msim_gate_vhdl.do already exists - backing up current file as Blackjack_run_msim_gate_vhdl.do.bak11
Probing transcript
ModelSim-Altera Info: # Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
ModelSim-Altera Info: # do Blackjack_run_msim_gate_vhdl.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {Blackjack.vho}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 18:21:13 on Nov 26,2020
ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work Blackjack.vho 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package VITAL_Timing
ModelSim-Altera Info: # -- Loading package VITAL_Primitives
ModelSim-Altera Info: # -- Loading package cycloneive_atom_pack
ModelSim-Altera Info: # -- Loading package cycloneive_components
ModelSim-Altera Info: # -- Compiling entity hard_block
ModelSim-Altera Info: # -- Compiling architecture structure of hard_block
ModelSim-Altera Info: # -- Loading package dffeas_pack
ModelSim-Altera Info: # -- Loading package altera_primitives_components
ModelSim-Altera Info: # -- Compiling entity Blackjack
ModelSim-Altera Info: # -- Compiling architecture structure of Blackjack
ModelSim-Altera Info: # End time: 18:21:13 on Nov 26,2020, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: vsim work.blackjack
ModelSim-Altera Info: # vsim work.blackjack 
ModelSim-Altera Info: # Start time: 18:21:29 on Nov 26,2020
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading ieee.vital_timing(body)
ModelSim-Altera Info: # Loading ieee.vital_primitives(body)
ModelSim-Altera Info: # Loading altera.dffeas_pack
ModelSim-Altera Info: # Loading altera.altera_primitives_components
ModelSim-Altera Info: # Loading cycloneive.cycloneive_atom_pack(body)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_components
ModelSim-Altera Info: # Loading work.blackjack(structure)
ModelSim-Altera Info: # Loading work.hard_block(structure)
ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_io_obuf(arch)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_io_ibuf(arch)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_ena_reg(behave)
ModelSim-Altera Info: # Loading altera.dffeas(vital_dffeas)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_ram_block(block_arch)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_ram_register(reg_arch)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_ram_pulse_generator(pgen_arch)
ModelSim-Altera Warning: # ** Warning: Design size of 25901 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
ModelSim-Altera Info: # Expect performance to be adversely affected.
ModelSim-Altera Info: vcom -reportprogress 300 -work work C:/Users/Arthur/Desktop/BLACKJACK-2.0/testbenchBlackjack.vhd
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 18:21:47 on Nov 26,2020
ModelSim-Altera Info: # vcom -reportprogress 300 -work work C:/Users/Arthur/Desktop/BLACKJACK-2.0/testbenchBlackjack.vhd 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Error: # ** Error: (vcom-11) Could not find work.pkg_estado.
ModelSim-Altera Info: # ** Error (suppressible): C:/Users/Arthur/Desktop/BLACKJACK-2.0/testbenchBlackjack.vhd(3): (vcom-1195) Cannot find expanded name "work.pkg_Estado".
ModelSim-Altera Error: # ** Error: C:/Users/Arthur/Desktop/BLACKJACK-2.0/testbenchBlackjack.vhd(3): Unknown expanded name.
ModelSim-Altera Error: # ** Error: C:/Users/Arthur/Desktop/BLACKJACK-2.0/testbenchBlackjack.vhd(5): VHDL Compiler exiting
ModelSim-Altera Info: # End time: 18:21:47 on Nov 26,2020, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 4, Warnings: 0
ModelSim-Altera Info: # End time: 18:27:12 on Nov 26,2020, Elapsed time: 0:05:43
ModelSim-Altera Info: # Errors: 3, Warnings: 1
Error: Errors encountered while running modelsim do file
Error: NativeLink simulation flow was NOT successful



================The following additional information is provided to help identify the cause of error while running nativelink scripts=================
Nativelink TCL script failed with errorCode:  1
Nativelink TCL script failed with errorInfo:  1
    (procedure "launch_sim" line 1)
    invoked from within
"launch_sim launch_args_hash"
    ("eval" body line 1)
    invoked from within
"eval launch_sim launch_args_hash"
    invoked from within
"if [ info exists ::errorCode ] {
                set savedCode $::errorCode
                set savedInfo $::errorInfo
                error $result $..."
    invoked from within
"if [catch {eval launch_sim launch_args_hash} result ] {
            set status 1
            if [ info exists ::errorCode ] {
                set save..."
    (procedure "run_sim" line 74)
    invoked from within
"run_sim run_sim_args_hash"
    invoked from within
"if [ info exists ::errorCode ] {
            set savedCode $::errorCode
            set savedInfo $::errorInfo
            error "$result" $savedInfo ..."
    (procedure "run_eda_simulation_tool" line 334)
    invoked from within
"run_eda_simulation_tool eda_opts_hash"
