<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>PROC_SUBSYSTEM</name><vendor/><library/><version/><fileSets><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="0"><name>./subsystem.bfm</name><userFileType>unknown</userFileType></file></fileSet><fileSet fileSetId="OTHER_FILESET"><file fileid="1"><name>./PROC_SUBSYSTEM.sdb</name><userFileType>SDB</userFileType></file><file fileid="2"><name>./RTG4FCCC_0/PROC_SUBSYSTEM_RTG4FCCC_0_configuration.xml</name><userFileType>LOG</userFileType></file><file fileid="3"><name>./PROC_SUBSYSTEM_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="COMPONENT_FILESET"><file fileid="4"><name>../../Actel/DirectCore/CoreAHBLite/5.3.101/CoreAHBLite.cxf</name><userFileType>CXF</userFileType></file><file fileid="5"><name>./CoreAHBLite_0/PROC_SUBSYSTEM_CoreAHBLite_0_CoreAHBLite.cxf</name><userFileType>CXF</userFileType></file><file fileid="6"><name>./CoreAHBLite_1/PROC_SUBSYSTEM_CoreAHBLite_1_CoreAHBLite.cxf</name><userFileType>CXF</userFileType></file><file fileid="7"><name>../../Actel/DirectCore/COREAHBTOAPB3/3.1.100/COREAHBTOAPB3.cxf</name><userFileType>CXF</userFileType></file><file fileid="8"><name>../../Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf</name><userFileType>CXF</userFileType></file><file fileid="9"><name>../../Actel/DirectCore/CoreGPIO/3.2.102/CoreGPIO.cxf</name><userFileType>CXF</userFileType></file><file fileid="10"><name>./CoreGPIO_IN/PROC_SUBSYSTEM_CoreGPIO_IN_CoreGPIO.cxf</name><userFileType>CXF</userFileType></file><file fileid="11"><name>./CoreGPIO_OUT/PROC_SUBSYSTEM_CoreGPIO_OUT_CoreGPIO.cxf</name><userFileType>CXF</userFileType></file><file fileid="12"><name>../../Actel/DirectCore/COREJTAGDEBUG/3.0.4/COREJTAGDEBUG.cxf</name><userFileType>CXF</userFileType></file><file fileid="13"><name>../../Actel/DirectCore/CoreTimer/2.0.103/CoreTimer.cxf</name><userFileType>CXF</userFileType></file><file fileid="14"><name>../../Actel/DirectCore/CoreUARTapb/5.6.102/CoreUARTapb.cxf</name><userFileType>CXF</userFileType></file><file fileid="15"><name>./CoreUARTapb_0/PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf</name><userFileType>CXF</userFileType></file><file fileid="16"><name>../../Microsemi/MiV/MIV_RV32IMA_L1_AHB/2.0.100/MIV_RV32IMA_L1_AHB.cxf</name><userFileType>CXF</userFileType></file><file fileid="17"><name>./MIV_RV32IMA_L1_AHB_0/PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf</name><userFileType>CXF</userFileType></file><file fileid="18"><name>./RTG4FCCC_0/PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC.cxf</name><userFileType>CXF</userFileType></file><file fileid="19"><name>../../Actel/SgCore/RTG4FCCC/1.1.217/RTG4FCCC.cxf</name><userFileType>CXF</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="20"><name>./PROC_SUBSYSTEM.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>OTHER_FILESET</fileSetRef><fileSetRef>COMPONENT_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module id_library="DirectCore" id_name="CoreAHBLite" id_vendor="Actel" id_version="5.3.101" module_class="SpiritModule" name="CoreAHBLite" state="GOOD" type="3"/><module id_library="DirectCore" id_name="CoreAHBLite" id_vendor="Actel" id_version="5.3.101" module_class="SpiritModule" name="CoreAHBLite" state="GOOD" type="3"/><module id_library="DirectCore" id_name="COREAHBTOAPB3" id_vendor="Actel" id_version="3.1.100" module_class="SpiritModule" name="COREAHBTOAPB3" state="GOOD" type="3"/><module id_library="DirectCore" id_name="CoreAPB3" id_vendor="Actel" id_version="4.1.100" module_class="SpiritModule" name="CoreAPB3" state="GOOD" type="3"/><module id_library="DirectCore" id_name="CoreGPIO" id_vendor="Actel" id_version="3.2.102" module_class="SpiritModule" name="CoreGPIO" state="GOOD" type="3"/><module id_library="DirectCore" id_name="CoreGPIO" id_vendor="Actel" id_version="3.2.102" module_class="SpiritModule" name="CoreGPIO" state="GOOD" type="3"/><module id_library="DirectCore" id_name="COREJTAGDEBUG" id_vendor="Actel" id_version="3.0.4" module_class="SpiritModule" name="COREJTAGDEBUG" state="GOOD" type="3"/><module id_library="DirectCore" id_name="CoreTimer" id_vendor="Actel" id_version="2.0.103" module_class="SpiritModule" name="CoreTimer" state="GOOD" type="3"/><module id_library="DirectCore" id_name="CoreTimer" id_vendor="Actel" id_version="2.0.103" module_class="SpiritModule" name="CoreTimer" state="GOOD" type="3"/><module id_library="DirectCore" id_name="CoreUARTapb" id_vendor="Actel" id_version="5.6.102" module_class="SpiritModule" name="CoreUARTapb" state="GOOD" type="3"/><module id_library="SgCore" id_name="RTG4FCCC" id_vendor="Actel" id_version="1.1.217" module_class="SpiritModule" name="RTG4FCCC" state="GOOD" type="3"/><module module_class="ComponentModule" name="DDR_MEMORY_CTRL::work" state="GOOD" type="1"/><module id_library="MiV" id_name="MIV_RV32IMA_L1_AHB" id_vendor="Microsemi" id_version="2.0.100" module_class="SpiritModule" name="MIV_RV32IMA_L1_AHB" state="GOOD" type="3"/><module file="hdl\reset_synchronizer.v" id_library="Private" id_name="reset_synchronizer" id_vendor="User" id_version="1.0" module_class="HDLSpiritModule" name="reset_synchronizer" state="GOOD" type="4"/></dependentModules></vendorExtensions><busInterfaces><busInterface><name>FDDR_PADS</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>FDDR_CAS_N</componentSignalName><busSignalName>FDDR_CAS_N</busSignalName></signal><signal><componentSignalName>FDDR_CKE</componentSignalName><busSignalName>FDDR_CKE</busSignalName></signal><signal><componentSignalName>FDDR_CLK</componentSignalName><busSignalName>FDDR_CLK</busSignalName></signal><signal><componentSignalName>FDDR_CLK_N</componentSignalName><busSignalName>FDDR_CLK_N</busSignalName></signal><signal><componentSignalName>FDDR_CS_N</componentSignalName><busSignalName>FDDR_CS_N</busSignalName></signal><signal><componentSignalName>FDDR_ODT</componentSignalName><busSignalName>FDDR_ODT</busSignalName></signal><signal><componentSignalName>FDDR_RAS_N</componentSignalName><busSignalName>FDDR_RAS_N</busSignalName></signal><signal><componentSignalName>FDDR_RESET_N</componentSignalName><busSignalName>FDDR_RESET_N</busSignalName></signal><signal><componentSignalName>FDDR_WE_N</componentSignalName><busSignalName>FDDR_WE_N</busSignalName></signal><signal><componentSignalName>FDDR_ADDR</componentSignalName><busSignalName>FDDR_ADDR</busSignalName></signal><signal><componentSignalName>FDDR_BA</componentSignalName><busSignalName>FDDR_BA</busSignalName></signal><signal><componentSignalName>FDDR_DM_RDQS</componentSignalName><busSignalName>FDDR_DM_RDQS</busSignalName></signal><signal><componentSignalName>FDDR_DQS</componentSignalName><busSignalName>FDDR_DQS</busSignalName></signal><signal><componentSignalName>FDDR_DQS_N</componentSignalName><busSignalName>FDDR_DQS_N</busSignalName></signal><signal><componentSignalName>FDDR_DQ</componentSignalName><busSignalName>FDDR_DQ</busSignalName></signal><signal><componentSignalName>FDDR_DQS_TMATCH_0_OUT</componentSignalName><busSignalName>FDDR_DQS_TMATCH_0_OUT</busSignalName></signal><signal><componentSignalName>FDDR_DQS_TMATCH_1_OUT</componentSignalName><busSignalName>FDDR_DQS_TMATCH_1_OUT</busSignalName></signal><signal><componentSignalName>FDDR_DQS_TMATCH_0_IN</componentSignalName><busSignalName>FDDR_DQS_TMATCH_0_IN</busSignalName></signal><signal><componentSignalName>FDDR_DQS_TMATCH_1_IN</componentSignalName><busSignalName>FDDR_DQS_TMATCH_1_IN</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>TDO</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TRSTB</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TDI</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TCK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TMS</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FDDR_CAS_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_CKE</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_CLK</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_CLK_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_CS_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_ODT</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_RAS_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_RESET_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_WE_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_DQS_TMATCH_0_OUT</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_DQS_TMATCH_1_OUT</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_DQS_TMATCH_0_IN</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_DQS_TMATCH_1_IN</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>RX</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TX</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>DEVRST_N</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro>SYSRESET</padMacro><padMacroPin>DEVRST_N</padMacroPin><used>true</used></vendorExtensions></signal><signal><name>FDDR_ADDR</name><direction>out</direction><left>15</left><right>0</right><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_BA</name><direction>out</direction><left>2</left><right>0</right><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_DM_RDQS</name><direction>inout</direction><left>3</left><right>0</right><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_DQS</name><direction>inout</direction><left>3</left><right>0</right><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_DQS_N</name><direction>inout</direction><left>3</left><right>0</right><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_DQ</name><direction>inout</direction><left>31</left><right>0</right><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>GPIO_OUT</name><direction>out</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>GPIO_IN</name><direction>in</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>