OpenROAD 0889970d1790a2617e69f253221b8bd7626e51dc 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/counter/runs/run1/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/codespace/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/counter/counter.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   counter
Die area:                 ( 0 0 ) ( 68515 79235 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     367
Number of terminals:      8
Number of snets:          2
Number of nets:           22

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 33.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 2384.
[INFO DRT-0033] mcon shape region query size = 5232.
[INFO DRT-0033] met1 shape region query size = 876.
[INFO DRT-0033] via shape region query size = 440.
[INFO DRT-0033] met2 shape region query size = 264.
[INFO DRT-0033] via2 shape region query size = 352.
[INFO DRT-0033] met3 shape region query size = 270.
[INFO DRT-0033] via3 shape region query size = 352.
[INFO DRT-0033] met4 shape region query size = 136.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 47 pins.
[INFO DRT-0081]   Complete 15 unique inst patterns.
[INFO DRT-0084]   Complete 15 groups.
#scanned instances     = 367
#unique  instances     = 33
#stdCellGenAp          = 373
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 277
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 63
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 106.98 (MB), peak = 106.86 (MB)

Number of guides:     152

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 9 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 11 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 47.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 34.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 17.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 6.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 64 vertical wires in 1 frboxes and 40 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 6 vertical wires in 1 frboxes and 10 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 107.71 (MB), peak = 108.51 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 107.71 (MB), peak = 108.51 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 116.00 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 116.00 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 116.00 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 116.00 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1   met3
Metal Spacing        0      1
Short                1      0
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 122.05 (MB), peak = 477.81 (MB)
Total wire length = 340 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 246 um.
Total wire length on LAYER met2 = 77 um.
Total wire length on LAYER met3 = 16 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 130.
Up-via summary (total 130):.

----------------------
 FR_MASTERSLICE      0
            li1     63
           met1     61
           met2      6
           met3      0
           met4      0
----------------------
                   130


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 122.80 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 122.93 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 122.93 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 123.93 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1   met3
Metal Spacing        0      3
Short                1      0
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 124.11 (MB), peak = 479.86 (MB)
Total wire length = 337 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 242 um.
Total wire length on LAYER met2 = 78 um.
Total wire length on LAYER met3 = 16 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 131.
Up-via summary (total 131):.

----------------------
 FR_MASTERSLICE      0
            li1     63
           met1     62
           met2      6
           met3      0
           met4      0
----------------------
                   131


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 124.11 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 124.11 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 124.11 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 124.11 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 124.11 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 133.23 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 114.99 (MB), peak = 479.86 (MB)
Total wire length = 338 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 239 um.
Total wire length on LAYER met2 = 79 um.
Total wire length on LAYER met3 = 19 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 134.
Up-via summary (total 134):.

----------------------
 FR_MASTERSLICE      0
            li1     63
           met1     65
           met2      6
           met3      0
           met4      0
----------------------
                   134


[INFO DRT-0198] Complete detail routing.
Total wire length = 338 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 239 um.
Total wire length on LAYER met2 = 79 um.
Total wire length on LAYER met3 = 19 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 134.
Up-via summary (total 134):.

----------------------
 FR_MASTERSLICE      0
            li1     63
           met1     65
           met2      6
           met3      0
           met4      0
----------------------
                   134


[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 114.99 (MB), peak = 479.86 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/counter/runs/run1/results/routing/counter.odb'…
Writing netlist to '/openlane/designs/counter/runs/run1/results/routing/counter.nl.v'…
Writing powered netlist to '/openlane/designs/counter/runs/run1/results/routing/counter.pnl.v'…
Writing layout to '/openlane/designs/counter/runs/run1/results/routing/counter.def'…
