-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Mon Mar  8 16:34:29 2021
-- Host        : CO2050-10 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_sgp_renderOutput_0/design_1_sgp_renderOutput_0_sim_netlist.vhdl
-- Design      : design_1_sgp_renderOutput_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a200tsbg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sgp_renderOutput_0_dcache_axi_axi is
  port (
    wlast_q : out STD_LOGIC;
    awvalid_q_reg_0 : out STD_LOGIC;
    wvalid_q_reg_0 : out STD_LOGIC;
    valid_q_reg_inv_0 : out STD_LOGIC;
    valid_q_reg_inv_1 : out STD_LOGIC;
    m_axi_rvalid_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    inport_accept_o2 : out STD_LOGIC;
    m_axi_awready_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \req_cnt_q_reg[6]_0\ : out STD_LOGIC;
    m_axi_rvalid_1 : out STD_LOGIC;
    \buf_q_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \buf_q_reg[82]_0\ : out STD_LOGIC;
    \buf_q_reg[78]_0\ : out STD_LOGIC;
    \buf_q_reg[77]_0\ : out STD_LOGIC;
    \buf_q_reg[76]_0\ : out STD_LOGIC;
    \buf_q_reg[75]_0\ : out STD_LOGIC;
    \buf_q_reg[74]_0\ : out STD_LOGIC;
    \buf_q_reg[73]_0\ : out STD_LOGIC;
    \buf_q_reg[72]_0\ : out STD_LOGIC;
    \buf_q_reg[71]_0\ : out STD_LOGIC;
    \buf_q_reg[70]_0\ : out STD_LOGIC;
    \buf_q_reg[69]_0\ : out STD_LOGIC;
    \buf_q_reg[68]_0\ : out STD_LOGIC;
    \buf_q_reg[67]_0\ : out STD_LOGIC;
    \buf_q_reg[66]_0\ : out STD_LOGIC;
    \buf_q_reg[65]_0\ : out STD_LOGIC;
    \buf_q_reg[64]_0\ : out STD_LOGIC;
    \buf_q_reg[63]_0\ : out STD_LOGIC;
    \buf_q_reg[62]_0\ : out STD_LOGIC;
    \buf_q_reg[61]_0\ : out STD_LOGIC;
    \buf_q_reg[60]_0\ : out STD_LOGIC;
    \buf_q_reg[59]_0\ : out STD_LOGIC;
    \buf_q_reg[58]_0\ : out STD_LOGIC;
    \buf_q_reg[57]_0\ : out STD_LOGIC;
    \buf_q_reg[56]_0\ : out STD_LOGIC;
    \buf_q_reg[55]_0\ : out STD_LOGIC;
    \buf_q_reg[54]_0\ : out STD_LOGIC;
    \buf_q_reg[53]_0\ : out STD_LOGIC;
    \buf_q_reg[52]_0\ : out STD_LOGIC;
    \buf_q_reg[51]_0\ : out STD_LOGIC;
    \buf_q_reg[50]_0\ : out STD_LOGIC;
    \buf_q_reg[49]_0\ : out STD_LOGIC;
    \buf_q_reg[48]_0\ : out STD_LOGIC;
    \buf_q_reg[47]_0\ : out STD_LOGIC;
    \buf_q_reg[39]_0\ : out STD_LOGIC;
    \buf_q_reg[32]_0\ : out STD_LOGIC;
    \buf_q_reg[31]_0\ : out STD_LOGIC;
    \buf_q_reg[30]_0\ : out STD_LOGIC;
    \buf_q_reg[29]_0\ : out STD_LOGIC;
    \buf_q_reg[28]_0\ : out STD_LOGIC;
    \buf_q_reg[27]_0\ : out STD_LOGIC;
    \buf_q_reg[26]_0\ : out STD_LOGIC;
    \buf_q_reg[25]_0\ : out STD_LOGIC;
    \buf_q_reg[24]_0\ : out STD_LOGIC;
    \buf_q_reg[23]_0\ : out STD_LOGIC;
    \buf_q_reg[22]_0\ : out STD_LOGIC;
    \buf_q_reg[21]_0\ : out STD_LOGIC;
    \buf_q_reg[20]_0\ : out STD_LOGIC;
    \buf_q_reg[19]_0\ : out STD_LOGIC;
    \buf_q_reg[18]_0\ : out STD_LOGIC;
    \buf_q_reg[17]_0\ : out STD_LOGIC;
    \buf_q_reg[16]_0\ : out STD_LOGIC;
    \buf_q_reg[15]_0\ : out STD_LOGIC;
    \buf_q_reg[14]_0\ : out STD_LOGIC;
    \buf_q_reg[13]_0\ : out STD_LOGIC;
    \buf_q_reg[12]_0\ : out STD_LOGIC;
    \buf_q_reg[11]_0\ : out STD_LOGIC;
    \buf_q_reg[10]_0\ : out STD_LOGIC;
    \buf_q_reg[9]_0\ : out STD_LOGIC;
    \buf_q_reg[8]_0\ : out STD_LOGIC;
    \buf_q_reg[7]_0\ : out STD_LOGIC;
    \buf_q_reg[6]_0\ : out STD_LOGIC;
    \buf_q_reg[5]_0\ : out STD_LOGIC;
    \buf_q_reg[4]_0\ : out STD_LOGIC;
    \buf_q_reg[3]_0\ : out STD_LOGIC;
    wlast_q_reg_0 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    awvalid_q_reg_1 : in STD_LOGIC;
    wvalid_q_reg_1 : in STD_LOGIC;
    valid_q_reg_inv_2 : in STD_LOGIC;
    \req_cnt_q_reg[0]_0\ : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    resp_outstanding_q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \req_cnt_q_reg[0]_1\ : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    \buf_q_reg[0]_1\ : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    \buf_q_reg[39]_1\ : in STD_LOGIC;
    \req_cnt_q_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \req_cnt_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \req_cnt_q_reg[1]_1\ : in STD_LOGIC;
    \req_cnt_q_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \buf_q_reg[82]_1\ : in STD_LOGIC;
    \buf_q_reg[78]_1\ : in STD_LOGIC;
    \buf_q_reg[77]_1\ : in STD_LOGIC;
    \buf_q_reg[76]_1\ : in STD_LOGIC;
    \buf_q_reg[75]_1\ : in STD_LOGIC;
    \buf_q_reg[74]_1\ : in STD_LOGIC;
    \buf_q_reg[73]_1\ : in STD_LOGIC;
    \buf_q_reg[72]_1\ : in STD_LOGIC;
    \buf_q_reg[71]_1\ : in STD_LOGIC;
    \buf_q_reg[70]_1\ : in STD_LOGIC;
    \buf_q_reg[69]_1\ : in STD_LOGIC;
    \buf_q_reg[68]_1\ : in STD_LOGIC;
    \buf_q_reg[67]_1\ : in STD_LOGIC;
    \buf_q_reg[66]_1\ : in STD_LOGIC;
    \buf_q_reg[65]_1\ : in STD_LOGIC;
    \buf_q_reg[64]_1\ : in STD_LOGIC;
    \buf_q_reg[63]_1\ : in STD_LOGIC;
    \buf_q_reg[62]_1\ : in STD_LOGIC;
    \buf_q_reg[61]_1\ : in STD_LOGIC;
    \buf_q_reg[60]_1\ : in STD_LOGIC;
    \buf_q_reg[59]_1\ : in STD_LOGIC;
    \buf_q_reg[58]_1\ : in STD_LOGIC;
    \buf_q_reg[57]_1\ : in STD_LOGIC;
    \buf_q_reg[56]_1\ : in STD_LOGIC;
    \buf_q_reg[55]_1\ : in STD_LOGIC;
    \buf_q_reg[54]_1\ : in STD_LOGIC;
    \buf_q_reg[53]_1\ : in STD_LOGIC;
    \buf_q_reg[52]_1\ : in STD_LOGIC;
    \buf_q_reg[51]_1\ : in STD_LOGIC;
    \buf_q_reg[50]_1\ : in STD_LOGIC;
    \buf_q_reg[49]_1\ : in STD_LOGIC;
    \buf_q_reg[48]_1\ : in STD_LOGIC;
    \buf_q_reg[47]_1\ : in STD_LOGIC;
    \buf_q_reg[32]_1\ : in STD_LOGIC;
    \buf_q_reg[31]_1\ : in STD_LOGIC;
    \buf_q_reg[30]_1\ : in STD_LOGIC;
    \buf_q_reg[29]_1\ : in STD_LOGIC;
    \buf_q_reg[28]_1\ : in STD_LOGIC;
    \buf_q_reg[27]_1\ : in STD_LOGIC;
    \buf_q_reg[26]_1\ : in STD_LOGIC;
    \buf_q_reg[25]_1\ : in STD_LOGIC;
    \buf_q_reg[24]_1\ : in STD_LOGIC;
    \buf_q_reg[23]_1\ : in STD_LOGIC;
    \buf_q_reg[22]_1\ : in STD_LOGIC;
    \buf_q_reg[21]_1\ : in STD_LOGIC;
    \buf_q_reg[20]_1\ : in STD_LOGIC;
    \buf_q_reg[19]_1\ : in STD_LOGIC;
    \buf_q_reg[18]_1\ : in STD_LOGIC;
    \buf_q_reg[17]_1\ : in STD_LOGIC;
    \buf_q_reg[16]_1\ : in STD_LOGIC;
    \buf_q_reg[15]_1\ : in STD_LOGIC;
    \buf_q_reg[14]_1\ : in STD_LOGIC;
    \buf_q_reg[13]_1\ : in STD_LOGIC;
    \buf_q_reg[12]_1\ : in STD_LOGIC;
    \buf_q_reg[11]_1\ : in STD_LOGIC;
    \buf_q_reg[10]_1\ : in STD_LOGIC;
    \buf_q_reg[9]_1\ : in STD_LOGIC;
    \buf_q_reg[8]_1\ : in STD_LOGIC;
    \buf_q_reg[7]_1\ : in STD_LOGIC;
    \buf_q_reg[6]_1\ : in STD_LOGIC;
    \buf_q_reg[5]_1\ : in STD_LOGIC;
    \buf_q_reg[4]_1\ : in STD_LOGIC;
    \buf_q_reg[3]_1\ : in STD_LOGIC;
    \req_cnt_q_reg[6]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sgp_renderOutput_0_dcache_axi_axi : entity is "dcache_axi_axi";
end design_1_sgp_renderOutput_0_dcache_axi_axi;

architecture STRUCTURE of design_1_sgp_renderOutput_0_dcache_axi_axi is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^awvalid_q_reg_0\ : STD_LOGIC;
  signal \buf_q_reg_n_0_[45]\ : STD_LOGIC;
  signal \buf_q_reg_n_0_[83]\ : STD_LOGIC;
  signal \count_q[1]_i_4__0_n_0\ : STD_LOGIC;
  signal m_axi_wlast_INST_0_i_1_n_0 : STD_LOGIC;
  signal m_axi_wlast_INST_0_i_2_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \req_cnt_q[6]_i_3_n_0\ : STD_LOGIC;
  signal \^req_cnt_q_reg[6]_0\ : STD_LOGIC;
  signal req_cnt_q_reg_0 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \resp_outstanding_q[1]_i_2_n_0\ : STD_LOGIC;
  signal \^valid_q_reg_inv_0\ : STD_LOGIC;
  signal \^valid_q_reg_inv_1\ : STD_LOGIC;
  signal \^wvalid_q_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of awvalid_q_i_2 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \count_q[1]_i_3__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \count_q[1]_i_4__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \m_axi_arburst[0]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of m_axi_wlast_INST_0_i_2 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \req_cnt_q[3]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \req_cnt_q[4]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \req_cnt_q[5]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \req_cnt_q[6]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \req_cnt_q[6]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \req_cnt_q[7]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \resp_outstanding_q[1]_i_2\ : label is "soft_lutpair12";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  Q(0) <= \^q\(0);
  awvalid_q_reg_0 <= \^awvalid_q_reg_0\;
  \req_cnt_q_reg[6]_0\ <= \^req_cnt_q_reg[6]_0\;
  valid_q_reg_inv_0 <= \^valid_q_reg_inv_0\;
  valid_q_reg_inv_1 <= \^valid_q_reg_inv_1\;
  wvalid_q_reg_0 <= \^wvalid_q_reg_0\;
awvalid_q_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axi_awready,
      I1 => \^awvalid_q_reg_0\,
      I2 => \buf_q_reg[0]_1\,
      O => m_axi_awready_0
    );
awvalid_q_reg: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => '1',
      CLR => SR(0),
      D => awvalid_q_reg_1,
      Q => \^awvalid_q_reg_0\
    );
\buf_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => '1',
      CLR => SR(0),
      D => \buf_q_reg[0]_1\,
      Q => \buf_q_reg[0]_0\(0)
    );
\buf_q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[10]_1\,
      Q => \buf_q_reg[10]_0\
    );
\buf_q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[11]_1\,
      Q => \buf_q_reg[11]_0\
    );
\buf_q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[12]_1\,
      Q => \buf_q_reg[12]_0\
    );
\buf_q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[13]_1\,
      Q => \buf_q_reg[13]_0\
    );
\buf_q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[14]_1\,
      Q => \buf_q_reg[14]_0\
    );
\buf_q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[15]_1\,
      Q => \buf_q_reg[15]_0\
    );
\buf_q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[16]_1\,
      Q => \buf_q_reg[16]_0\
    );
\buf_q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[17]_1\,
      Q => \buf_q_reg[17]_0\
    );
\buf_q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[18]_1\,
      Q => \buf_q_reg[18]_0\
    );
\buf_q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[19]_1\,
      Q => \buf_q_reg[19]_0\
    );
\buf_q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[20]_1\,
      Q => \buf_q_reg[20]_0\
    );
\buf_q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[21]_1\,
      Q => \buf_q_reg[21]_0\
    );
\buf_q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[22]_1\,
      Q => \buf_q_reg[22]_0\
    );
\buf_q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[23]_1\,
      Q => \buf_q_reg[23]_0\
    );
\buf_q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[24]_1\,
      Q => \buf_q_reg[24]_0\
    );
\buf_q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[25]_1\,
      Q => \buf_q_reg[25]_0\
    );
\buf_q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[26]_1\,
      Q => \buf_q_reg[26]_0\
    );
\buf_q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[27]_1\,
      Q => \buf_q_reg[27]_0\
    );
\buf_q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[28]_1\,
      Q => \buf_q_reg[28]_0\
    );
\buf_q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[29]_1\,
      Q => \buf_q_reg[29]_0\
    );
\buf_q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[30]_1\,
      Q => \buf_q_reg[30]_0\
    );
\buf_q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[31]_1\,
      Q => \buf_q_reg[31]_0\
    );
\buf_q_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[32]_1\,
      Q => \buf_q_reg[32]_0\
    );
\buf_q_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[39]_1\,
      Q => \buf_q_reg[39]_0\
    );
\buf_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[3]_1\,
      Q => \buf_q_reg[3]_0\
    );
\buf_q_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => '1',
      CLR => SR(0),
      D => \^d\(0),
      Q => \buf_q_reg_n_0_[45]\
    );
\buf_q_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[47]_1\,
      Q => \buf_q_reg[47]_0\
    );
\buf_q_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[48]_1\,
      Q => \buf_q_reg[48]_0\
    );
\buf_q_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[49]_1\,
      Q => \buf_q_reg[49]_0\
    );
\buf_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[4]_1\,
      Q => \buf_q_reg[4]_0\
    );
\buf_q_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[50]_1\,
      Q => \buf_q_reg[50]_0\
    );
\buf_q_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[51]_1\,
      Q => \buf_q_reg[51]_0\
    );
\buf_q_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[52]_1\,
      Q => \buf_q_reg[52]_0\
    );
\buf_q_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[53]_1\,
      Q => \buf_q_reg[53]_0\
    );
\buf_q_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[54]_1\,
      Q => \buf_q_reg[54]_0\
    );
\buf_q_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[55]_1\,
      Q => \buf_q_reg[55]_0\
    );
\buf_q_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[56]_1\,
      Q => \buf_q_reg[56]_0\
    );
\buf_q_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[57]_1\,
      Q => \buf_q_reg[57]_0\
    );
\buf_q_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[58]_1\,
      Q => \buf_q_reg[58]_0\
    );
\buf_q_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[59]_1\,
      Q => \buf_q_reg[59]_0\
    );
\buf_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[5]_1\,
      Q => \buf_q_reg[5]_0\
    );
\buf_q_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[60]_1\,
      Q => \buf_q_reg[60]_0\
    );
\buf_q_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[61]_1\,
      Q => \buf_q_reg[61]_0\
    );
\buf_q_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[62]_1\,
      Q => \buf_q_reg[62]_0\
    );
\buf_q_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[63]_1\,
      Q => \buf_q_reg[63]_0\
    );
\buf_q_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[64]_1\,
      Q => \buf_q_reg[64]_0\
    );
\buf_q_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[65]_1\,
      Q => \buf_q_reg[65]_0\
    );
\buf_q_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[66]_1\,
      Q => \buf_q_reg[66]_0\
    );
\buf_q_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[67]_1\,
      Q => \buf_q_reg[67]_0\
    );
\buf_q_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[68]_1\,
      Q => \buf_q_reg[68]_0\
    );
\buf_q_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[69]_1\,
      Q => \buf_q_reg[69]_0\
    );
\buf_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[6]_1\,
      Q => \buf_q_reg[6]_0\
    );
\buf_q_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[70]_1\,
      Q => \buf_q_reg[70]_0\
    );
\buf_q_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[71]_1\,
      Q => \buf_q_reg[71]_0\
    );
\buf_q_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[72]_1\,
      Q => \buf_q_reg[72]_0\
    );
\buf_q_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[73]_1\,
      Q => \buf_q_reg[73]_0\
    );
\buf_q_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[74]_1\,
      Q => \buf_q_reg[74]_0\
    );
\buf_q_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[75]_1\,
      Q => \buf_q_reg[75]_0\
    );
\buf_q_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[76]_1\,
      Q => \buf_q_reg[76]_0\
    );
\buf_q_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[77]_1\,
      Q => \buf_q_reg[77]_0\
    );
\buf_q_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[78]_1\,
      Q => \buf_q_reg[78]_0\
    );
\buf_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[7]_1\,
      Q => \buf_q_reg[7]_0\
    );
\buf_q_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[82]_1\,
      Q => \buf_q_reg[82]_0\
    );
\buf_q_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => '1',
      CLR => SR(0),
      D => \^d\(1),
      Q => \buf_q_reg_n_0_[83]\
    );
\buf_q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[8]_1\,
      Q => \buf_q_reg[8]_0\
    );
\buf_q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \^valid_q_reg_inv_0\,
      CLR => SR(0),
      D => \buf_q_reg[9]_1\,
      Q => \buf_q_reg[9]_0\
    );
\count_q[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \^valid_q_reg_inv_0\,
      I1 => \count_q[1]_i_4__0_n_0\,
      I2 => \req_cnt_q_reg[0]_0\,
      I3 => m_axi_arready,
      O => \^valid_q_reg_inv_1\
    );
\count_q[1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40F04040"
    )
        port map (
      I0 => \^awvalid_q_reg_0\,
      I1 => m_axi_awready,
      I2 => \buf_q_reg[0]_1\,
      I3 => \^wvalid_q_reg_0\,
      I4 => m_axi_wready,
      O => \count_q[1]_i_4__0_n_0\
    );
\m_axi_arburst[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \buf_q_reg_n_0_[45]\,
      I1 => \^valid_q_reg_inv_0\,
      O => \^d\(0)
    );
m_axi_wlast_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \buf_q_reg_n_0_[83]\,
      I1 => \^valid_q_reg_inv_0\,
      I2 => m_axi_wlast_INST_0_i_1_n_0,
      O => \^d\(1)
    );
m_axi_wlast_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000030000"
    )
        port map (
      I0 => \^q\(0),
      I1 => req_cnt_q_reg_0(1),
      I2 => req_cnt_q_reg_0(2),
      I3 => req_cnt_q_reg_0(3),
      I4 => m_axi_wlast_INST_0_i_2_n_0,
      I5 => \buf_q_reg[39]_1\,
      O => m_axi_wlast_INST_0_i_1_n_0
    );
m_axi_wlast_INST_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => req_cnt_q_reg_0(5),
      I1 => req_cnt_q_reg_0(4),
      I2 => req_cnt_q_reg_0(6),
      O => m_axi_wlast_INST_0_i_2_n_0
    );
\req_cnt_q[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F909F9F9F909090"
    )
        port map (
      I0 => \^q\(0),
      I1 => req_cnt_q_reg_0(1),
      I2 => \^req_cnt_q_reg[6]_0\,
      I3 => \req_cnt_q_reg[1]_0\(0),
      I4 => \req_cnt_q_reg[1]_1\,
      I5 => \req_cnt_q_reg[1]_2\(0),
      O => p_0_in(1)
    );
\req_cnt_q[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => req_cnt_q_reg_0(2),
      I1 => req_cnt_q_reg_0(1),
      I2 => \^q\(0),
      I3 => \^req_cnt_q_reg[6]_0\,
      I4 => \buf_q_reg[39]_1\,
      O => p_0_in(2)
    );
\req_cnt_q[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \^req_cnt_q_reg[6]_0\,
      I1 => req_cnt_q_reg_0(1),
      I2 => \^q\(0),
      I3 => req_cnt_q_reg_0(2),
      I4 => req_cnt_q_reg_0(3),
      O => p_0_in(3)
    );
\req_cnt_q[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \^req_cnt_q_reg[6]_0\,
      I1 => req_cnt_q_reg_0(3),
      I2 => req_cnt_q_reg_0(2),
      I3 => req_cnt_q_reg_0(1),
      I4 => \^q\(0),
      I5 => req_cnt_q_reg_0(4),
      O => p_0_in(4)
    );
\req_cnt_q[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \req_cnt_q[6]_i_3_n_0\,
      I1 => req_cnt_q_reg_0(6),
      I2 => req_cnt_q_reg_0(4),
      I3 => req_cnt_q_reg_0(5),
      O => \^req_cnt_q_reg[6]_0\
    );
\req_cnt_q[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC02"
    )
        port map (
      I0 => req_cnt_q_reg_0(6),
      I1 => req_cnt_q_reg_0(4),
      I2 => \req_cnt_q[6]_i_3_n_0\,
      I3 => req_cnt_q_reg_0(5),
      O => p_0_in(5)
    );
\req_cnt_q[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \req_cnt_q[6]_i_3_n_0\,
      I1 => req_cnt_q_reg_0(4),
      I2 => req_cnt_q_reg_0(5),
      I3 => req_cnt_q_reg_0(6),
      O => p_0_in(6)
    );
\req_cnt_q[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => req_cnt_q_reg_0(3),
      I1 => req_cnt_q_reg_0(2),
      I2 => req_cnt_q_reg_0(1),
      I3 => \^q\(0),
      O => \req_cnt_q[6]_i_3_n_0\
    );
\req_cnt_q[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^valid_q_reg_inv_1\,
      I1 => \req_cnt_q_reg[0]_1\,
      O => E(0)
    );
\req_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \req_cnt_q_reg[6]_1\(0),
      CLR => SR(0),
      D => \req_cnt_q_reg[0]_2\(0),
      Q => \^q\(0)
    );
\req_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \req_cnt_q_reg[6]_1\(0),
      CLR => SR(0),
      D => p_0_in(1),
      Q => req_cnt_q_reg_0(1)
    );
\req_cnt_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \req_cnt_q_reg[6]_1\(0),
      CLR => SR(0),
      D => p_0_in(2),
      Q => req_cnt_q_reg_0(2)
    );
\req_cnt_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \req_cnt_q_reg[6]_1\(0),
      CLR => SR(0),
      D => p_0_in(3),
      Q => req_cnt_q_reg_0(3)
    );
\req_cnt_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \req_cnt_q_reg[6]_1\(0),
      CLR => SR(0),
      D => p_0_in(4),
      Q => req_cnt_q_reg_0(4)
    );
\req_cnt_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \req_cnt_q_reg[6]_1\(0),
      CLR => SR(0),
      D => p_0_in(5),
      Q => req_cnt_q_reg_0(5)
    );
\req_cnt_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \req_cnt_q_reg[6]_1\(0),
      CLR => SR(0),
      D => p_0_in(6),
      Q => req_cnt_q_reg_0(6)
    );
\resp_outstanding_q[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA95AA95556AAAAA"
    )
        port map (
      I0 => \resp_outstanding_q[1]_i_2_n_0\,
      I1 => m_axi_rvalid,
      I2 => m_axi_rlast,
      I3 => m_axi_bvalid,
      I4 => resp_outstanding_q(1),
      I5 => resp_outstanding_q(0),
      O => m_axi_rvalid_0
    );
\resp_outstanding_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD5002AAABF0000"
    )
        port map (
      I0 => \resp_outstanding_q[1]_i_2_n_0\,
      I1 => m_axi_rvalid,
      I2 => m_axi_rlast,
      I3 => m_axi_bvalid,
      I4 => resp_outstanding_q(1),
      I5 => resp_outstanding_q(0),
      O => m_axi_rvalid_1
    );
\resp_outstanding_q[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valid_q_reg_inv_1\,
      I1 => \req_cnt_q_reg[0]_1\,
      O => \resp_outstanding_q[1]_i_2_n_0\
    );
valid_q_reg_inv: unisim.vcomponents.FDPE
     port map (
      C => ACLK,
      CE => '1',
      D => valid_q_reg_inv_2,
      PRE => SR(0),
      Q => \^valid_q_reg_inv_0\
    );
wlast_q_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axi_wready,
      I1 => \^wvalid_q_reg_0\,
      I2 => \buf_q_reg[0]_1\,
      O => inport_accept_o2
    );
wlast_q_reg: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => '1',
      CLR => SR(0),
      D => wlast_q_reg_0,
      Q => wlast_q
    );
wvalid_q_reg: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => '1',
      CLR => SR(0),
      D => wvalid_q_reg_1,
      Q => \^wvalid_q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sgp_renderOutput_0_dcache_axi_fifo is
  port (
    \rd_ptr_q_reg[0]_0\ : out STD_LOGIC;
    req_cnt_q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_q_reg[1]_0\ : out STD_LOGIC;
    \count_q_reg[0]_0\ : out STD_LOGIC;
    \count_q_reg[1]_1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_q_reg[0]_1\ : out STD_LOGIC;
    \ram_q_reg[0][68]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_q_reg[1][71]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_q_reg[0][71]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_q_reg[0][68]_1\ : out STD_LOGIC;
    m_axi_wready_0 : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    \count_q_reg[0]_2\ : out STD_LOGIC;
    \buf_q_reg[0]\ : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    \req_cnt_q_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_q_reg[1][71]_1\ : out STD_LOGIC;
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_q_reg[1][67]_0\ : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram_q_reg[1][63]_0\ : out STD_LOGIC;
    \ram_q_reg[1][62]_0\ : out STD_LOGIC;
    \ram_q_reg[1][61]_0\ : out STD_LOGIC;
    \ram_q_reg[1][60]_0\ : out STD_LOGIC;
    \ram_q_reg[1][59]_0\ : out STD_LOGIC;
    \ram_q_reg[1][58]_0\ : out STD_LOGIC;
    \ram_q_reg[1][57]_0\ : out STD_LOGIC;
    \ram_q_reg[1][56]_0\ : out STD_LOGIC;
    \ram_q_reg[1][55]_0\ : out STD_LOGIC;
    \ram_q_reg[1][54]_0\ : out STD_LOGIC;
    \ram_q_reg[1][53]_0\ : out STD_LOGIC;
    \ram_q_reg[1][52]_0\ : out STD_LOGIC;
    \ram_q_reg[1][51]_0\ : out STD_LOGIC;
    \ram_q_reg[1][50]_0\ : out STD_LOGIC;
    \ram_q_reg[1][49]_0\ : out STD_LOGIC;
    \ram_q_reg[1][48]_0\ : out STD_LOGIC;
    \ram_q_reg[1][47]_0\ : out STD_LOGIC;
    \ram_q_reg[1][46]_0\ : out STD_LOGIC;
    \ram_q_reg[1][45]_0\ : out STD_LOGIC;
    \ram_q_reg[1][44]_0\ : out STD_LOGIC;
    \ram_q_reg[1][43]_0\ : out STD_LOGIC;
    \ram_q_reg[1][42]_0\ : out STD_LOGIC;
    \ram_q_reg[1][41]_0\ : out STD_LOGIC;
    \ram_q_reg[1][40]_0\ : out STD_LOGIC;
    \ram_q_reg[1][39]_0\ : out STD_LOGIC;
    \ram_q_reg[1][38]_0\ : out STD_LOGIC;
    \ram_q_reg[1][37]_0\ : out STD_LOGIC;
    \ram_q_reg[1][36]_0\ : out STD_LOGIC;
    \ram_q_reg[1][35]_0\ : out STD_LOGIC;
    \ram_q_reg[1][34]_0\ : out STD_LOGIC;
    \ram_q_reg[1][33]_0\ : out STD_LOGIC;
    \ram_q_reg[1][32]_0\ : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \ram_q_reg[1][31]_0\ : out STD_LOGIC;
    \ram_q_reg[1][30]_0\ : out STD_LOGIC;
    \ram_q_reg[1][29]_0\ : out STD_LOGIC;
    \ram_q_reg[1][28]_0\ : out STD_LOGIC;
    \ram_q_reg[1][27]_0\ : out STD_LOGIC;
    \ram_q_reg[1][26]_0\ : out STD_LOGIC;
    \ram_q_reg[1][25]_0\ : out STD_LOGIC;
    \ram_q_reg[1][24]_0\ : out STD_LOGIC;
    \ram_q_reg[1][23]_0\ : out STD_LOGIC;
    \ram_q_reg[1][22]_0\ : out STD_LOGIC;
    \ram_q_reg[1][21]_0\ : out STD_LOGIC;
    \ram_q_reg[1][20]_0\ : out STD_LOGIC;
    \ram_q_reg[1][19]_0\ : out STD_LOGIC;
    \ram_q_reg[1][18]_0\ : out STD_LOGIC;
    \ram_q_reg[1][17]_0\ : out STD_LOGIC;
    \ram_q_reg[1][16]_0\ : out STD_LOGIC;
    \ram_q_reg[1][15]_0\ : out STD_LOGIC;
    \ram_q_reg[1][14]_0\ : out STD_LOGIC;
    \ram_q_reg[1][13]_0\ : out STD_LOGIC;
    \ram_q_reg[1][12]_0\ : out STD_LOGIC;
    \ram_q_reg[1][11]_0\ : out STD_LOGIC;
    \ram_q_reg[1][10]_0\ : out STD_LOGIC;
    \ram_q_reg[1][9]_0\ : out STD_LOGIC;
    \ram_q_reg[1][8]_0\ : out STD_LOGIC;
    \ram_q_reg[1][7]_0\ : out STD_LOGIC;
    \ram_q_reg[1][6]_0\ : out STD_LOGIC;
    \ram_q_reg[1][5]_0\ : out STD_LOGIC;
    \ram_q_reg[1][4]_0\ : out STD_LOGIC;
    \ram_q_reg[1][3]_0\ : out STD_LOGIC;
    \ram_q_reg[1][2]_0\ : out STD_LOGIC;
    \count_q_reg[1]_2\ : out STD_LOGIC;
    ACLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_ptr_q_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ARESETN : in STD_LOGIC;
    \ram_q_reg[0][2]_0\ : in STD_LOGIC;
    \pmem_wr_q_reg[3]\ : in STD_LOGIC;
    \ram_q_reg[0][2]_1\ : in STD_LOGIC;
    \FSM_sequential_state_q[3]_i_3\ : in STD_LOGIC;
    \req_cnt_q_reg[0]_0\ : in STD_LOGIC;
    \count_q_reg[1]_3\ : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_wvalid_0 : in STD_LOGIC;
    m_axi_awvalid_0 : in STD_LOGIC;
    m_axi_arvalid_0 : in STD_LOGIC;
    resp_outstanding_q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \buf_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \req_cnt_q_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \req_cnt_q_reg[0]_2\ : in STD_LOGIC;
    m_axi_awlen_0_sp_1 : in STD_LOGIC;
    m_axi_wstrb_0_sp_1 : in STD_LOGIC;
    m_axi_wdata_31_sp_1 : in STD_LOGIC;
    m_axi_wdata_30_sp_1 : in STD_LOGIC;
    m_axi_wdata_29_sp_1 : in STD_LOGIC;
    m_axi_wdata_28_sp_1 : in STD_LOGIC;
    m_axi_wdata_27_sp_1 : in STD_LOGIC;
    m_axi_wdata_26_sp_1 : in STD_LOGIC;
    m_axi_wdata_25_sp_1 : in STD_LOGIC;
    m_axi_wdata_24_sp_1 : in STD_LOGIC;
    m_axi_wdata_23_sp_1 : in STD_LOGIC;
    m_axi_wdata_22_sp_1 : in STD_LOGIC;
    m_axi_wdata_21_sp_1 : in STD_LOGIC;
    m_axi_wdata_20_sp_1 : in STD_LOGIC;
    m_axi_wdata_19_sp_1 : in STD_LOGIC;
    m_axi_wdata_18_sp_1 : in STD_LOGIC;
    m_axi_wdata_17_sp_1 : in STD_LOGIC;
    m_axi_wdata_16_sp_1 : in STD_LOGIC;
    m_axi_wdata_15_sp_1 : in STD_LOGIC;
    m_axi_wdata_14_sp_1 : in STD_LOGIC;
    m_axi_wdata_13_sp_1 : in STD_LOGIC;
    m_axi_wdata_12_sp_1 : in STD_LOGIC;
    m_axi_wdata_11_sp_1 : in STD_LOGIC;
    m_axi_wdata_10_sp_1 : in STD_LOGIC;
    m_axi_wdata_9_sp_1 : in STD_LOGIC;
    m_axi_wdata_8_sp_1 : in STD_LOGIC;
    m_axi_wdata_7_sp_1 : in STD_LOGIC;
    m_axi_wdata_6_sp_1 : in STD_LOGIC;
    m_axi_wdata_5_sp_1 : in STD_LOGIC;
    m_axi_wdata_4_sp_1 : in STD_LOGIC;
    m_axi_wdata_3_sp_1 : in STD_LOGIC;
    m_axi_wdata_2_sp_1 : in STD_LOGIC;
    m_axi_wdata_1_sp_1 : in STD_LOGIC;
    m_axi_wdata_0_sp_1 : in STD_LOGIC;
    \m_axi_araddr[31]\ : in STD_LOGIC;
    \m_axi_araddr[30]\ : in STD_LOGIC;
    m_axi_araddr_29_sp_1 : in STD_LOGIC;
    m_axi_araddr_28_sp_1 : in STD_LOGIC;
    m_axi_araddr_27_sp_1 : in STD_LOGIC;
    m_axi_araddr_26_sp_1 : in STD_LOGIC;
    m_axi_araddr_25_sp_1 : in STD_LOGIC;
    m_axi_araddr_24_sp_1 : in STD_LOGIC;
    m_axi_araddr_23_sp_1 : in STD_LOGIC;
    m_axi_araddr_22_sp_1 : in STD_LOGIC;
    m_axi_araddr_21_sp_1 : in STD_LOGIC;
    m_axi_araddr_20_sp_1 : in STD_LOGIC;
    m_axi_araddr_19_sp_1 : in STD_LOGIC;
    m_axi_araddr_18_sp_1 : in STD_LOGIC;
    m_axi_araddr_17_sp_1 : in STD_LOGIC;
    m_axi_araddr_16_sp_1 : in STD_LOGIC;
    m_axi_araddr_15_sp_1 : in STD_LOGIC;
    m_axi_araddr_14_sp_1 : in STD_LOGIC;
    m_axi_araddr_13_sp_1 : in STD_LOGIC;
    m_axi_araddr_12_sp_1 : in STD_LOGIC;
    m_axi_araddr_11_sp_1 : in STD_LOGIC;
    m_axi_araddr_10_sp_1 : in STD_LOGIC;
    m_axi_araddr_9_sp_1 : in STD_LOGIC;
    m_axi_araddr_8_sp_1 : in STD_LOGIC;
    m_axi_araddr_7_sp_1 : in STD_LOGIC;
    m_axi_araddr_6_sp_1 : in STD_LOGIC;
    m_axi_araddr_5_sp_1 : in STD_LOGIC;
    m_axi_araddr_4_sp_1 : in STD_LOGIC;
    m_axi_araddr_3_sp_1 : in STD_LOGIC;
    m_axi_araddr_2_sp_1 : in STD_LOGIC;
    \pmem_wr_q_reg[3]_0\ : in STD_LOGIC;
    pmem_wr_q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_q_reg[1][71]_2\ : in STD_LOGIC_VECTOR ( 64 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sgp_renderOutput_0_dcache_axi_fifo : entity is "dcache_axi_fifo";
end design_1_sgp_renderOutput_0_dcache_axi_fifo;

architecture STRUCTURE of design_1_sgp_renderOutput_0_dcache_axi_fifo is
  signal \^buf_q_reg[0]\ : STD_LOGIC;
  signal \count_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_q[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_q[1]_i_2_n_0\ : STD_LOGIC;
  signal \^count_q_reg[0]_0\ : STD_LOGIC;
  signal \^count_q_reg[0]_2\ : STD_LOGIC;
  signal \^count_q_reg[1]_0\ : STD_LOGIC;
  signal m_axi_araddr_10_sn_1 : STD_LOGIC;
  signal m_axi_araddr_11_sn_1 : STD_LOGIC;
  signal m_axi_araddr_12_sn_1 : STD_LOGIC;
  signal m_axi_araddr_13_sn_1 : STD_LOGIC;
  signal m_axi_araddr_14_sn_1 : STD_LOGIC;
  signal m_axi_araddr_15_sn_1 : STD_LOGIC;
  signal m_axi_araddr_16_sn_1 : STD_LOGIC;
  signal m_axi_araddr_17_sn_1 : STD_LOGIC;
  signal m_axi_araddr_18_sn_1 : STD_LOGIC;
  signal m_axi_araddr_19_sn_1 : STD_LOGIC;
  signal m_axi_araddr_20_sn_1 : STD_LOGIC;
  signal m_axi_araddr_21_sn_1 : STD_LOGIC;
  signal m_axi_araddr_22_sn_1 : STD_LOGIC;
  signal m_axi_araddr_23_sn_1 : STD_LOGIC;
  signal m_axi_araddr_24_sn_1 : STD_LOGIC;
  signal m_axi_araddr_25_sn_1 : STD_LOGIC;
  signal m_axi_araddr_26_sn_1 : STD_LOGIC;
  signal m_axi_araddr_27_sn_1 : STD_LOGIC;
  signal m_axi_araddr_28_sn_1 : STD_LOGIC;
  signal m_axi_araddr_29_sn_1 : STD_LOGIC;
  signal m_axi_araddr_2_sn_1 : STD_LOGIC;
  signal m_axi_araddr_3_sn_1 : STD_LOGIC;
  signal m_axi_araddr_4_sn_1 : STD_LOGIC;
  signal m_axi_araddr_5_sn_1 : STD_LOGIC;
  signal m_axi_araddr_6_sn_1 : STD_LOGIC;
  signal m_axi_araddr_7_sn_1 : STD_LOGIC;
  signal m_axi_araddr_8_sn_1 : STD_LOGIC;
  signal m_axi_araddr_9_sn_1 : STD_LOGIC;
  signal m_axi_awlen_0_sn_1 : STD_LOGIC;
  signal \^m_axi_awvalid\ : STD_LOGIC;
  signal m_axi_awvalid_INST_0_i_2_n_0 : STD_LOGIC;
  signal m_axi_wdata_0_sn_1 : STD_LOGIC;
  signal m_axi_wdata_10_sn_1 : STD_LOGIC;
  signal m_axi_wdata_11_sn_1 : STD_LOGIC;
  signal m_axi_wdata_12_sn_1 : STD_LOGIC;
  signal m_axi_wdata_13_sn_1 : STD_LOGIC;
  signal m_axi_wdata_14_sn_1 : STD_LOGIC;
  signal m_axi_wdata_15_sn_1 : STD_LOGIC;
  signal m_axi_wdata_16_sn_1 : STD_LOGIC;
  signal m_axi_wdata_17_sn_1 : STD_LOGIC;
  signal m_axi_wdata_18_sn_1 : STD_LOGIC;
  signal m_axi_wdata_19_sn_1 : STD_LOGIC;
  signal m_axi_wdata_1_sn_1 : STD_LOGIC;
  signal m_axi_wdata_20_sn_1 : STD_LOGIC;
  signal m_axi_wdata_21_sn_1 : STD_LOGIC;
  signal m_axi_wdata_22_sn_1 : STD_LOGIC;
  signal m_axi_wdata_23_sn_1 : STD_LOGIC;
  signal m_axi_wdata_24_sn_1 : STD_LOGIC;
  signal m_axi_wdata_25_sn_1 : STD_LOGIC;
  signal m_axi_wdata_26_sn_1 : STD_LOGIC;
  signal m_axi_wdata_27_sn_1 : STD_LOGIC;
  signal m_axi_wdata_28_sn_1 : STD_LOGIC;
  signal m_axi_wdata_29_sn_1 : STD_LOGIC;
  signal m_axi_wdata_2_sn_1 : STD_LOGIC;
  signal m_axi_wdata_30_sn_1 : STD_LOGIC;
  signal m_axi_wdata_31_sn_1 : STD_LOGIC;
  signal m_axi_wdata_3_sn_1 : STD_LOGIC;
  signal m_axi_wdata_4_sn_1 : STD_LOGIC;
  signal m_axi_wdata_5_sn_1 : STD_LOGIC;
  signal m_axi_wdata_6_sn_1 : STD_LOGIC;
  signal m_axi_wdata_7_sn_1 : STD_LOGIC;
  signal m_axi_wdata_8_sn_1 : STD_LOGIC;
  signal m_axi_wdata_9_sn_1 : STD_LOGIC;
  signal m_axi_wstrb_0_sn_1 : STD_LOGIC;
  signal \^m_axi_wvalid\ : STD_LOGIC;
  signal \ram_q[0][71]_i_1_n_0\ : STD_LOGIC;
  signal \ram_q[1][71]_i_1_n_0\ : STD_LOGIC;
  signal \^ram_q_reg[0][68]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_q_reg[0][71]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ram_q_reg[0]_3\ : STD_LOGIC_VECTOR ( 68 downto 2 );
  signal \^ram_q_reg[1][71]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ram_q_reg[1]_2\ : STD_LOGIC_VECTOR ( 68 downto 2 );
  signal \^rd_ptr_q_reg[0]_0\ : STD_LOGIC;
  signal \^req_cnt_q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \req_cnt_q[2]_i_2_n_0\ : STD_LOGIC;
  signal \req_cnt_q[7]_i_4_n_0\ : STD_LOGIC;
  signal wr_ptr_q : STD_LOGIC;
  signal \wr_ptr_q[0]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buf_q[10]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \buf_q[11]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \buf_q[12]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \buf_q[13]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \buf_q[14]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \buf_q[15]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \buf_q[16]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \buf_q[17]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \buf_q[18]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \buf_q[19]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \buf_q[20]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \buf_q[21]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \buf_q[22]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \buf_q[23]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \buf_q[24]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \buf_q[25]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \buf_q[26]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \buf_q[27]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \buf_q[28]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \buf_q[29]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \buf_q[30]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \buf_q[31]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \buf_q[32]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \buf_q[39]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \buf_q[3]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \buf_q[47]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \buf_q[48]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \buf_q[49]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \buf_q[4]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \buf_q[50]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \buf_q[51]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \buf_q[52]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \buf_q[53]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \buf_q[54]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \buf_q[55]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \buf_q[56]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \buf_q[57]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \buf_q[58]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \buf_q[59]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \buf_q[5]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \buf_q[60]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \buf_q[61]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \buf_q[62]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \buf_q[63]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \buf_q[64]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \buf_q[65]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \buf_q[66]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \buf_q[67]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \buf_q[68]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \buf_q[69]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \buf_q[6]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \buf_q[70]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \buf_q[71]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \buf_q[72]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \buf_q[73]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \buf_q[74]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \buf_q[75]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \buf_q[76]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \buf_q[77]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \buf_q[78]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \buf_q[7]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \buf_q[82]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \buf_q[8]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \buf_q[9]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \count_q[0]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \count_q[1]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \count_q[1]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \m_axi_araddr[10]_INST_0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \m_axi_araddr[11]_INST_0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \m_axi_araddr[12]_INST_0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \m_axi_araddr[13]_INST_0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \m_axi_araddr[14]_INST_0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \m_axi_araddr[15]_INST_0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \m_axi_araddr[16]_INST_0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \m_axi_araddr[17]_INST_0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \m_axi_araddr[18]_INST_0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \m_axi_araddr[19]_INST_0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \m_axi_araddr[20]_INST_0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \m_axi_araddr[21]_INST_0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \m_axi_araddr[22]_INST_0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \m_axi_araddr[23]_INST_0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \m_axi_araddr[24]_INST_0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \m_axi_araddr[25]_INST_0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \m_axi_araddr[26]_INST_0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \m_axi_araddr[27]_INST_0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \m_axi_araddr[28]_INST_0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \m_axi_araddr[29]_INST_0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \m_axi_araddr[2]_INST_0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \m_axi_araddr[30]_INST_0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \m_axi_araddr[31]_INST_0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \m_axi_araddr[3]_INST_0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \m_axi_araddr[4]_INST_0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \m_axi_araddr[5]_INST_0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \m_axi_araddr[6]_INST_0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \m_axi_araddr[7]_INST_0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \m_axi_araddr[8]_INST_0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \m_axi_araddr[9]_INST_0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of m_axi_awvalid_INST_0 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \m_axi_wdata[0]_INST_0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \m_axi_wdata[10]_INST_0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \m_axi_wdata[11]_INST_0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \m_axi_wdata[12]_INST_0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \m_axi_wdata[13]_INST_0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \m_axi_wdata[14]_INST_0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \m_axi_wdata[15]_INST_0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \m_axi_wdata[16]_INST_0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \m_axi_wdata[17]_INST_0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \m_axi_wdata[18]_INST_0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \m_axi_wdata[19]_INST_0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \m_axi_wdata[1]_INST_0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \m_axi_wdata[20]_INST_0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \m_axi_wdata[21]_INST_0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \m_axi_wdata[22]_INST_0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \m_axi_wdata[23]_INST_0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \m_axi_wdata[24]_INST_0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \m_axi_wdata[25]_INST_0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \m_axi_wdata[26]_INST_0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \m_axi_wdata[27]_INST_0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \m_axi_wdata[28]_INST_0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \m_axi_wdata[29]_INST_0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \m_axi_wdata[2]_INST_0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \m_axi_wdata[30]_INST_0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \m_axi_wdata[31]_INST_0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \m_axi_wdata[3]_INST_0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \m_axi_wdata[4]_INST_0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \m_axi_wdata[5]_INST_0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \m_axi_wdata[6]_INST_0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \m_axi_wdata[7]_INST_0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \m_axi_wdata[8]_INST_0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \m_axi_wdata[9]_INST_0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \m_axi_wstrb[0]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of m_axi_wvalid_INST_0 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \pmem_addr_q[31]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \pmem_wr_q[3]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \pmem_write_data_q[31]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \req_cnt_q[1]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \req_cnt_q[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \req_cnt_q[2]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \req_cnt_q[3]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \req_cnt_q[4]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \req_cnt_q[6]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \req_cnt_q[7]_i_2\ : label is "soft_lutpair82";
begin
  \buf_q_reg[0]\ <= \^buf_q_reg[0]\;
  \count_q_reg[0]_0\ <= \^count_q_reg[0]_0\;
  \count_q_reg[0]_2\ <= \^count_q_reg[0]_2\;
  \count_q_reg[1]_0\ <= \^count_q_reg[1]_0\;
  m_axi_araddr_10_sn_1 <= m_axi_araddr_10_sp_1;
  m_axi_araddr_11_sn_1 <= m_axi_araddr_11_sp_1;
  m_axi_araddr_12_sn_1 <= m_axi_araddr_12_sp_1;
  m_axi_araddr_13_sn_1 <= m_axi_araddr_13_sp_1;
  m_axi_araddr_14_sn_1 <= m_axi_araddr_14_sp_1;
  m_axi_araddr_15_sn_1 <= m_axi_araddr_15_sp_1;
  m_axi_araddr_16_sn_1 <= m_axi_araddr_16_sp_1;
  m_axi_araddr_17_sn_1 <= m_axi_araddr_17_sp_1;
  m_axi_araddr_18_sn_1 <= m_axi_araddr_18_sp_1;
  m_axi_araddr_19_sn_1 <= m_axi_araddr_19_sp_1;
  m_axi_araddr_20_sn_1 <= m_axi_araddr_20_sp_1;
  m_axi_araddr_21_sn_1 <= m_axi_araddr_21_sp_1;
  m_axi_araddr_22_sn_1 <= m_axi_araddr_22_sp_1;
  m_axi_araddr_23_sn_1 <= m_axi_araddr_23_sp_1;
  m_axi_araddr_24_sn_1 <= m_axi_araddr_24_sp_1;
  m_axi_araddr_25_sn_1 <= m_axi_araddr_25_sp_1;
  m_axi_araddr_26_sn_1 <= m_axi_araddr_26_sp_1;
  m_axi_araddr_27_sn_1 <= m_axi_araddr_27_sp_1;
  m_axi_araddr_28_sn_1 <= m_axi_araddr_28_sp_1;
  m_axi_araddr_29_sn_1 <= m_axi_araddr_29_sp_1;
  m_axi_araddr_2_sn_1 <= m_axi_araddr_2_sp_1;
  m_axi_araddr_3_sn_1 <= m_axi_araddr_3_sp_1;
  m_axi_araddr_4_sn_1 <= m_axi_araddr_4_sp_1;
  m_axi_araddr_5_sn_1 <= m_axi_araddr_5_sp_1;
  m_axi_araddr_6_sn_1 <= m_axi_araddr_6_sp_1;
  m_axi_araddr_7_sn_1 <= m_axi_araddr_7_sp_1;
  m_axi_araddr_8_sn_1 <= m_axi_araddr_8_sp_1;
  m_axi_araddr_9_sn_1 <= m_axi_araddr_9_sp_1;
  m_axi_awlen_0_sn_1 <= m_axi_awlen_0_sp_1;
  m_axi_awvalid <= \^m_axi_awvalid\;
  m_axi_wdata_0_sn_1 <= m_axi_wdata_0_sp_1;
  m_axi_wdata_10_sn_1 <= m_axi_wdata_10_sp_1;
  m_axi_wdata_11_sn_1 <= m_axi_wdata_11_sp_1;
  m_axi_wdata_12_sn_1 <= m_axi_wdata_12_sp_1;
  m_axi_wdata_13_sn_1 <= m_axi_wdata_13_sp_1;
  m_axi_wdata_14_sn_1 <= m_axi_wdata_14_sp_1;
  m_axi_wdata_15_sn_1 <= m_axi_wdata_15_sp_1;
  m_axi_wdata_16_sn_1 <= m_axi_wdata_16_sp_1;
  m_axi_wdata_17_sn_1 <= m_axi_wdata_17_sp_1;
  m_axi_wdata_18_sn_1 <= m_axi_wdata_18_sp_1;
  m_axi_wdata_19_sn_1 <= m_axi_wdata_19_sp_1;
  m_axi_wdata_1_sn_1 <= m_axi_wdata_1_sp_1;
  m_axi_wdata_20_sn_1 <= m_axi_wdata_20_sp_1;
  m_axi_wdata_21_sn_1 <= m_axi_wdata_21_sp_1;
  m_axi_wdata_22_sn_1 <= m_axi_wdata_22_sp_1;
  m_axi_wdata_23_sn_1 <= m_axi_wdata_23_sp_1;
  m_axi_wdata_24_sn_1 <= m_axi_wdata_24_sp_1;
  m_axi_wdata_25_sn_1 <= m_axi_wdata_25_sp_1;
  m_axi_wdata_26_sn_1 <= m_axi_wdata_26_sp_1;
  m_axi_wdata_27_sn_1 <= m_axi_wdata_27_sp_1;
  m_axi_wdata_28_sn_1 <= m_axi_wdata_28_sp_1;
  m_axi_wdata_29_sn_1 <= m_axi_wdata_29_sp_1;
  m_axi_wdata_2_sn_1 <= m_axi_wdata_2_sp_1;
  m_axi_wdata_30_sn_1 <= m_axi_wdata_30_sp_1;
  m_axi_wdata_31_sn_1 <= m_axi_wdata_31_sp_1;
  m_axi_wdata_3_sn_1 <= m_axi_wdata_3_sp_1;
  m_axi_wdata_4_sn_1 <= m_axi_wdata_4_sp_1;
  m_axi_wdata_5_sn_1 <= m_axi_wdata_5_sp_1;
  m_axi_wdata_6_sn_1 <= m_axi_wdata_6_sp_1;
  m_axi_wdata_7_sn_1 <= m_axi_wdata_7_sp_1;
  m_axi_wdata_8_sn_1 <= m_axi_wdata_8_sp_1;
  m_axi_wdata_9_sn_1 <= m_axi_wdata_9_sp_1;
  m_axi_wstrb_0_sn_1 <= m_axi_wstrb_0_sp_1;
  m_axi_wvalid <= \^m_axi_wvalid\;
  \ram_q_reg[0][68]_0\(0) <= \^ram_q_reg[0][68]_0\(0);
  \ram_q_reg[0][71]_0\(0) <= \^ram_q_reg[0][71]_0\(0);
  \ram_q_reg[1][71]_0\(0) <= \^ram_q_reg[1][71]_0\(0);
  \rd_ptr_q_reg[0]_0\ <= \^rd_ptr_q_reg[0]_0\;
  req_cnt_q(6 downto 0) <= \^req_cnt_q\(6 downto 0);
\FSM_sequential_state_q[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEFF"
    )
        port map (
      I0 => \pmem_wr_q_reg[3]\,
      I1 => \^count_q_reg[1]_0\,
      I2 => \^count_q_reg[0]_0\,
      I3 => \FSM_sequential_state_q[3]_i_3\,
      O => \count_q_reg[1]_1\
    );
\buf_q[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(9),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(9),
      O => \ram_q_reg[1][9]_0\
    );
\buf_q[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(10),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(10),
      O => \ram_q_reg[1][10]_0\
    );
\buf_q[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(11),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(11),
      O => \ram_q_reg[1][11]_0\
    );
\buf_q[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(12),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(12),
      O => \ram_q_reg[1][12]_0\
    );
\buf_q[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(13),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(13),
      O => \ram_q_reg[1][13]_0\
    );
\buf_q[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(14),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(14),
      O => \ram_q_reg[1][14]_0\
    );
\buf_q[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(15),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(15),
      O => \ram_q_reg[1][15]_0\
    );
\buf_q[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(16),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(16),
      O => \ram_q_reg[1][16]_0\
    );
\buf_q[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(17),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(17),
      O => \ram_q_reg[1][17]_0\
    );
\buf_q[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(18),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(18),
      O => \ram_q_reg[1][18]_0\
    );
\buf_q[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(19),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(19),
      O => \ram_q_reg[1][19]_0\
    );
\buf_q[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(20),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(20),
      O => \ram_q_reg[1][20]_0\
    );
\buf_q[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(21),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(21),
      O => \ram_q_reg[1][21]_0\
    );
\buf_q[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(22),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(22),
      O => \ram_q_reg[1][22]_0\
    );
\buf_q[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(23),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(23),
      O => \ram_q_reg[1][23]_0\
    );
\buf_q[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(24),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(24),
      O => \ram_q_reg[1][24]_0\
    );
\buf_q[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(25),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(25),
      O => \ram_q_reg[1][25]_0\
    );
\buf_q[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(26),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(26),
      O => \ram_q_reg[1][26]_0\
    );
\buf_q[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(27),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(27),
      O => \ram_q_reg[1][27]_0\
    );
\buf_q[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(28),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(28),
      O => \ram_q_reg[1][28]_0\
    );
\buf_q[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(29),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(29),
      O => \ram_q_reg[1][29]_0\
    );
\buf_q[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(30),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(30),
      O => \ram_q_reg[1][30]_0\
    );
\buf_q[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(31),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(31),
      O => \ram_q_reg[1][31]_0\
    );
\buf_q[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_q_reg[1][71]_0\(0),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \^ram_q_reg[0][71]_0\(0),
      O => \ram_q_reg[1][71]_1\
    );
\buf_q[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(2),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(2),
      O => \ram_q_reg[1][2]_0\
    );
\buf_q[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(32),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(32),
      O => \ram_q_reg[1][32]_0\
    );
\buf_q[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(33),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(33),
      O => \ram_q_reg[1][33]_0\
    );
\buf_q[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(34),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(34),
      O => \ram_q_reg[1][34]_0\
    );
\buf_q[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(3),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(3),
      O => \ram_q_reg[1][3]_0\
    );
\buf_q[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(35),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(35),
      O => \ram_q_reg[1][35]_0\
    );
\buf_q[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(36),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(36),
      O => \ram_q_reg[1][36]_0\
    );
\buf_q[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(37),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(37),
      O => \ram_q_reg[1][37]_0\
    );
\buf_q[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(38),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(38),
      O => \ram_q_reg[1][38]_0\
    );
\buf_q[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(39),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(39),
      O => \ram_q_reg[1][39]_0\
    );
\buf_q[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(40),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(40),
      O => \ram_q_reg[1][40]_0\
    );
\buf_q[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(41),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(41),
      O => \ram_q_reg[1][41]_0\
    );
\buf_q[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(42),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(42),
      O => \ram_q_reg[1][42]_0\
    );
\buf_q[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(43),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(43),
      O => \ram_q_reg[1][43]_0\
    );
\buf_q[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(44),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(44),
      O => \ram_q_reg[1][44]_0\
    );
\buf_q[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(4),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(4),
      O => \ram_q_reg[1][4]_0\
    );
\buf_q[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(45),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(45),
      O => \ram_q_reg[1][45]_0\
    );
\buf_q[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(46),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(46),
      O => \ram_q_reg[1][46]_0\
    );
\buf_q[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(47),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(47),
      O => \ram_q_reg[1][47]_0\
    );
\buf_q[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(48),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(48),
      O => \ram_q_reg[1][48]_0\
    );
\buf_q[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(49),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(49),
      O => \ram_q_reg[1][49]_0\
    );
\buf_q[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(50),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(50),
      O => \ram_q_reg[1][50]_0\
    );
\buf_q[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(51),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(51),
      O => \ram_q_reg[1][51]_0\
    );
\buf_q[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(52),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(52),
      O => \ram_q_reg[1][52]_0\
    );
\buf_q[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(53),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(53),
      O => \ram_q_reg[1][53]_0\
    );
\buf_q[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(54),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(54),
      O => \ram_q_reg[1][54]_0\
    );
\buf_q[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(5),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(5),
      O => \ram_q_reg[1][5]_0\
    );
\buf_q[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(55),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(55),
      O => \ram_q_reg[1][55]_0\
    );
\buf_q[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(56),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(56),
      O => \ram_q_reg[1][56]_0\
    );
\buf_q[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(57),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(57),
      O => \ram_q_reg[1][57]_0\
    );
\buf_q[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(58),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(58),
      O => \ram_q_reg[1][58]_0\
    );
\buf_q[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(59),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(59),
      O => \ram_q_reg[1][59]_0\
    );
\buf_q[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(60),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(60),
      O => \ram_q_reg[1][60]_0\
    );
\buf_q[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(61),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(61),
      O => \ram_q_reg[1][61]_0\
    );
\buf_q[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(62),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(62),
      O => \ram_q_reg[1][62]_0\
    );
\buf_q[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(63),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(63),
      O => \ram_q_reg[1][63]_0\
    );
\buf_q[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(6),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(6),
      O => \ram_q_reg[1][6]_0\
    );
\buf_q[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(67),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(67),
      O => \ram_q_reg[1][67]_0\
    );
\buf_q[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(7),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(7),
      O => \ram_q_reg[1][7]_0\
    );
\buf_q[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_q_reg[1]_2\(8),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_3\(8),
      O => \ram_q_reg[1][8]_0\
    );
\count_q[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \count_q_reg[1]_3\,
      I1 => \count_q[1]_i_2_n_0\,
      I2 => \^count_q_reg[0]_0\,
      O => \count_q[0]_i_1__0_n_0\
    );
\count_q[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BD42"
    )
        port map (
      I0 => \^count_q_reg[0]_0\,
      I1 => \count_q[1]_i_2_n_0\,
      I2 => \count_q_reg[1]_3\,
      I3 => \^count_q_reg[1]_0\,
      O => \count_q[1]_i_1__0_n_0\
    );
\count_q[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0FFE0"
    )
        port map (
      I0 => \ram_q_reg[0][2]_0\,
      I1 => \pmem_wr_q_reg[3]\,
      I2 => \ram_q_reg[0][2]_1\,
      I3 => \^count_q_reg[1]_0\,
      I4 => \^count_q_reg[0]_0\,
      O => \count_q[1]_i_2_n_0\
    );
\count_q[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFABABAAAAAAAA"
    )
        port map (
      I0 => \^buf_q_reg[0]\,
      I1 => \^count_q_reg[0]_0\,
      I2 => \^count_q_reg[1]_0\,
      I3 => resp_outstanding_q(0),
      I4 => resp_outstanding_q(1),
      I5 => m_axi_arvalid_0,
      O => \^count_q_reg[0]_2\
    );
\count_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => '1',
      CLR => SR(0),
      D => \count_q[0]_i_1__0_n_0\,
      Q => \^count_q_reg[0]_0\
    );
\count_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => '1',
      CLR => SR(0),
      D => \count_q[1]_i_1__0_n_0\,
      Q => \^count_q_reg[1]_0\
    );
\m_axi_araddr[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_araddr_10_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(10),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(10),
      O => m_axi_araddr(8)
    );
\m_axi_araddr[11]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_araddr_11_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(11),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(11),
      O => m_axi_araddr(9)
    );
\m_axi_araddr[12]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_araddr_12_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(12),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(12),
      O => m_axi_araddr(10)
    );
\m_axi_araddr[13]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_araddr_13_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(13),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(13),
      O => m_axi_araddr(11)
    );
\m_axi_araddr[14]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_araddr_14_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(14),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(14),
      O => m_axi_araddr(12)
    );
\m_axi_araddr[15]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_araddr_15_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(15),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(15),
      O => m_axi_araddr(13)
    );
\m_axi_araddr[16]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_araddr_16_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(16),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(16),
      O => m_axi_araddr(14)
    );
\m_axi_araddr[17]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_araddr_17_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(17),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(17),
      O => m_axi_araddr(15)
    );
\m_axi_araddr[18]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_araddr_18_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(18),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(18),
      O => m_axi_araddr(16)
    );
\m_axi_araddr[19]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_araddr_19_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(19),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(19),
      O => m_axi_araddr(17)
    );
\m_axi_araddr[20]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_araddr_20_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(20),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(20),
      O => m_axi_araddr(18)
    );
\m_axi_araddr[21]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_araddr_21_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(21),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(21),
      O => m_axi_araddr(19)
    );
\m_axi_araddr[22]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_araddr_22_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(22),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(22),
      O => m_axi_araddr(20)
    );
\m_axi_araddr[23]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_araddr_23_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(23),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(23),
      O => m_axi_araddr(21)
    );
\m_axi_araddr[24]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_araddr_24_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(24),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(24),
      O => m_axi_araddr(22)
    );
\m_axi_araddr[25]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_araddr_25_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(25),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(25),
      O => m_axi_araddr(23)
    );
\m_axi_araddr[26]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_araddr_26_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(26),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(26),
      O => m_axi_araddr(24)
    );
\m_axi_araddr[27]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_araddr_27_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(27),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(27),
      O => m_axi_araddr(25)
    );
\m_axi_araddr[28]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_araddr_28_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(28),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(28),
      O => m_axi_araddr(26)
    );
\m_axi_araddr[29]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_araddr_29_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(29),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(29),
      O => m_axi_araddr(27)
    );
\m_axi_araddr[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_araddr_2_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(2),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(2),
      O => m_axi_araddr(0)
    );
\m_axi_araddr[30]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => \m_axi_araddr[30]\,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(30),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(30),
      O => m_axi_araddr(28)
    );
\m_axi_araddr[31]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => \m_axi_araddr[31]\,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(31),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(31),
      O => m_axi_araddr(29)
    );
\m_axi_araddr[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_araddr_3_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(3),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(3),
      O => m_axi_araddr(1)
    );
\m_axi_araddr[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_araddr_4_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(4),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(4),
      O => m_axi_araddr(2)
    );
\m_axi_araddr[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_araddr_5_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(5),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(5),
      O => m_axi_araddr(3)
    );
\m_axi_araddr[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_araddr_6_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(6),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(6),
      O => m_axi_araddr(4)
    );
\m_axi_araddr[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_araddr_7_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(7),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(7),
      O => m_axi_araddr(5)
    );
\m_axi_araddr[8]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_araddr_8_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(8),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(8),
      O => m_axi_araddr(6)
    );
\m_axi_araddr[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_araddr_9_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(9),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(9),
      O => m_axi_araddr(7)
    );
\m_axi_arlen[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_awlen_0_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \^ram_q_reg[1][71]_0\(0),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \^ram_q_reg[0][71]_0\(0),
      O => m_axi_awlen(0)
    );
m_axi_arvalid_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7F7F755"
    )
        port map (
      I0 => m_axi_arvalid_0,
      I1 => resp_outstanding_q(1),
      I2 => resp_outstanding_q(0),
      I3 => \^count_q_reg[1]_0\,
      I4 => \^count_q_reg[0]_0\,
      I5 => \^buf_q_reg[0]\,
      O => m_axi_arvalid
    );
m_axi_awvalid_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^buf_q_reg[0]\,
      I1 => m_axi_awvalid_0,
      O => \^m_axi_awvalid\
    );
m_axi_awvalid_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222E2E2E222E2"
    )
        port map (
      I0 => \buf_q_reg[0]_0\(0),
      I1 => m_axi_arvalid_0,
      I2 => m_axi_awvalid_INST_0_i_2_n_0,
      I3 => \ram_q_reg[0]_3\(68),
      I4 => \^rd_ptr_q_reg[0]_0\,
      I5 => \ram_q_reg[1]_2\(68),
      O => \^buf_q_reg[0]\
    );
m_axi_awvalid_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => \^count_q_reg[0]_0\,
      I1 => \^count_q_reg[1]_0\,
      I2 => resp_outstanding_q(0),
      I3 => resp_outstanding_q(1),
      O => m_axi_awvalid_INST_0_i_2_n_0
    );
\m_axi_wdata[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_0_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(32),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(32),
      O => m_axi_wdata(0)
    );
\m_axi_wdata[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_10_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(42),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(42),
      O => m_axi_wdata(10)
    );
\m_axi_wdata[11]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_11_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(43),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(43),
      O => m_axi_wdata(11)
    );
\m_axi_wdata[12]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_12_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(44),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(44),
      O => m_axi_wdata(12)
    );
\m_axi_wdata[13]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_13_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(45),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(45),
      O => m_axi_wdata(13)
    );
\m_axi_wdata[14]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_14_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(46),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(46),
      O => m_axi_wdata(14)
    );
\m_axi_wdata[15]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_15_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(47),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(47),
      O => m_axi_wdata(15)
    );
\m_axi_wdata[16]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_16_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(48),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(48),
      O => m_axi_wdata(16)
    );
\m_axi_wdata[17]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_17_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(49),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(49),
      O => m_axi_wdata(17)
    );
\m_axi_wdata[18]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_18_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(50),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(50),
      O => m_axi_wdata(18)
    );
\m_axi_wdata[19]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_19_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(51),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(51),
      O => m_axi_wdata(19)
    );
\m_axi_wdata[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_1_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(33),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(33),
      O => m_axi_wdata(1)
    );
\m_axi_wdata[20]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_20_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(52),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(52),
      O => m_axi_wdata(20)
    );
\m_axi_wdata[21]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_21_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(53),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(53),
      O => m_axi_wdata(21)
    );
\m_axi_wdata[22]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_22_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(54),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(54),
      O => m_axi_wdata(22)
    );
\m_axi_wdata[23]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_23_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(55),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(55),
      O => m_axi_wdata(23)
    );
\m_axi_wdata[24]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_24_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(56),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(56),
      O => m_axi_wdata(24)
    );
\m_axi_wdata[25]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_25_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(57),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(57),
      O => m_axi_wdata(25)
    );
\m_axi_wdata[26]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_26_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(58),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(58),
      O => m_axi_wdata(26)
    );
\m_axi_wdata[27]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_27_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(59),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(59),
      O => m_axi_wdata(27)
    );
\m_axi_wdata[28]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_28_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(60),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(60),
      O => m_axi_wdata(28)
    );
\m_axi_wdata[29]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_29_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(61),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(61),
      O => m_axi_wdata(29)
    );
\m_axi_wdata[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_2_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(34),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(34),
      O => m_axi_wdata(2)
    );
\m_axi_wdata[30]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_30_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(62),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(62),
      O => m_axi_wdata(30)
    );
\m_axi_wdata[31]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_31_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(63),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(63),
      O => m_axi_wdata(31)
    );
\m_axi_wdata[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_3_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(35),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(35),
      O => m_axi_wdata(3)
    );
\m_axi_wdata[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_4_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(36),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(36),
      O => m_axi_wdata(4)
    );
\m_axi_wdata[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_5_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(37),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(37),
      O => m_axi_wdata(5)
    );
\m_axi_wdata[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_6_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(38),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(38),
      O => m_axi_wdata(6)
    );
\m_axi_wdata[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_7_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(39),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(39),
      O => m_axi_wdata(7)
    );
\m_axi_wdata[8]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_8_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(40),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(40),
      O => m_axi_wdata(8)
    );
\m_axi_wdata[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wdata_9_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(41),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(41),
      O => m_axi_wdata(9)
    );
\m_axi_wstrb[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => m_axi_wstrb_0_sn_1,
      I1 => m_axi_arvalid_0,
      I2 => \ram_q_reg[1]_2\(67),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \ram_q_reg[0]_3\(67),
      O => m_axi_wstrb(0)
    );
m_axi_wvalid_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^buf_q_reg[0]\,
      I1 => m_axi_wvalid_0,
      O => \^m_axi_wvalid\
    );
\pmem_addr_q[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"51"
    )
        port map (
      I0 => \pmem_wr_q_reg[3]\,
      I1 => \^count_q_reg[1]_0\,
      I2 => \^count_q_reg[0]_0\,
      O => E(0)
    );
\pmem_wr_q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAE00AE"
    )
        port map (
      I0 => \pmem_wr_q_reg[3]\,
      I1 => \^count_q_reg[1]_0\,
      I2 => \^count_q_reg[0]_0\,
      I3 => \pmem_wr_q_reg[3]_0\,
      I4 => pmem_wr_q(0),
      O => \count_q_reg[1]_2\
    );
\pmem_write_data_q[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^count_q_reg[0]_0\,
      I1 => \^count_q_reg[1]_0\,
      I2 => \pmem_wr_q_reg[3]\,
      O => \count_q_reg[0]_1\
    );
\ram_q[0][71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => wr_ptr_q,
      I1 => ARESETN,
      I2 => \count_q[1]_i_2_n_0\,
      O => \ram_q[0][71]_i_1_n_0\
    );
\ram_q[1][71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wr_ptr_q,
      I1 => ARESETN,
      I2 => \count_q[1]_i_2_n_0\,
      O => \ram_q[1][71]_i_1_n_0\
    );
\ram_q_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(8),
      Q => \ram_q_reg[0]_3\(10),
      R => '0'
    );
\ram_q_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(9),
      Q => \ram_q_reg[0]_3\(11),
      R => '0'
    );
\ram_q_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(10),
      Q => \ram_q_reg[0]_3\(12),
      R => '0'
    );
\ram_q_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(11),
      Q => \ram_q_reg[0]_3\(13),
      R => '0'
    );
\ram_q_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(12),
      Q => \ram_q_reg[0]_3\(14),
      R => '0'
    );
\ram_q_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(13),
      Q => \ram_q_reg[0]_3\(15),
      R => '0'
    );
\ram_q_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(14),
      Q => \ram_q_reg[0]_3\(16),
      R => '0'
    );
\ram_q_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(15),
      Q => \ram_q_reg[0]_3\(17),
      R => '0'
    );
\ram_q_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(16),
      Q => \ram_q_reg[0]_3\(18),
      R => '0'
    );
\ram_q_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(17),
      Q => \ram_q_reg[0]_3\(19),
      R => '0'
    );
\ram_q_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(18),
      Q => \ram_q_reg[0]_3\(20),
      R => '0'
    );
\ram_q_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(19),
      Q => \ram_q_reg[0]_3\(21),
      R => '0'
    );
\ram_q_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(20),
      Q => \ram_q_reg[0]_3\(22),
      R => '0'
    );
\ram_q_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(21),
      Q => \ram_q_reg[0]_3\(23),
      R => '0'
    );
\ram_q_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(22),
      Q => \ram_q_reg[0]_3\(24),
      R => '0'
    );
\ram_q_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(23),
      Q => \ram_q_reg[0]_3\(25),
      R => '0'
    );
\ram_q_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(24),
      Q => \ram_q_reg[0]_3\(26),
      R => '0'
    );
\ram_q_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(25),
      Q => \ram_q_reg[0]_3\(27),
      R => '0'
    );
\ram_q_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(26),
      Q => \ram_q_reg[0]_3\(28),
      R => '0'
    );
\ram_q_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(27),
      Q => \ram_q_reg[0]_3\(29),
      R => '0'
    );
\ram_q_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(0),
      Q => \ram_q_reg[0]_3\(2),
      R => '0'
    );
\ram_q_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(28),
      Q => \ram_q_reg[0]_3\(30),
      R => '0'
    );
\ram_q_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(29),
      Q => \ram_q_reg[0]_3\(31),
      R => '0'
    );
\ram_q_reg[0][32]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(30),
      Q => \ram_q_reg[0]_3\(32),
      R => '0'
    );
\ram_q_reg[0][33]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(31),
      Q => \ram_q_reg[0]_3\(33),
      R => '0'
    );
\ram_q_reg[0][34]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(32),
      Q => \ram_q_reg[0]_3\(34),
      R => '0'
    );
\ram_q_reg[0][35]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(33),
      Q => \ram_q_reg[0]_3\(35),
      R => '0'
    );
\ram_q_reg[0][36]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(34),
      Q => \ram_q_reg[0]_3\(36),
      R => '0'
    );
\ram_q_reg[0][37]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(35),
      Q => \ram_q_reg[0]_3\(37),
      R => '0'
    );
\ram_q_reg[0][38]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(36),
      Q => \ram_q_reg[0]_3\(38),
      R => '0'
    );
\ram_q_reg[0][39]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(37),
      Q => \ram_q_reg[0]_3\(39),
      R => '0'
    );
\ram_q_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(1),
      Q => \ram_q_reg[0]_3\(3),
      R => '0'
    );
\ram_q_reg[0][40]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(38),
      Q => \ram_q_reg[0]_3\(40),
      R => '0'
    );
\ram_q_reg[0][41]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(39),
      Q => \ram_q_reg[0]_3\(41),
      R => '0'
    );
\ram_q_reg[0][42]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(40),
      Q => \ram_q_reg[0]_3\(42),
      R => '0'
    );
\ram_q_reg[0][43]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(41),
      Q => \ram_q_reg[0]_3\(43),
      R => '0'
    );
\ram_q_reg[0][44]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(42),
      Q => \ram_q_reg[0]_3\(44),
      R => '0'
    );
\ram_q_reg[0][45]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(43),
      Q => \ram_q_reg[0]_3\(45),
      R => '0'
    );
\ram_q_reg[0][46]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(44),
      Q => \ram_q_reg[0]_3\(46),
      R => '0'
    );
\ram_q_reg[0][47]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(45),
      Q => \ram_q_reg[0]_3\(47),
      R => '0'
    );
\ram_q_reg[0][48]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(46),
      Q => \ram_q_reg[0]_3\(48),
      R => '0'
    );
\ram_q_reg[0][49]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(47),
      Q => \ram_q_reg[0]_3\(49),
      R => '0'
    );
\ram_q_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(2),
      Q => \ram_q_reg[0]_3\(4),
      R => '0'
    );
\ram_q_reg[0][50]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(48),
      Q => \ram_q_reg[0]_3\(50),
      R => '0'
    );
\ram_q_reg[0][51]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(49),
      Q => \ram_q_reg[0]_3\(51),
      R => '0'
    );
\ram_q_reg[0][52]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(50),
      Q => \ram_q_reg[0]_3\(52),
      R => '0'
    );
\ram_q_reg[0][53]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(51),
      Q => \ram_q_reg[0]_3\(53),
      R => '0'
    );
\ram_q_reg[0][54]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(52),
      Q => \ram_q_reg[0]_3\(54),
      R => '0'
    );
\ram_q_reg[0][55]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(53),
      Q => \ram_q_reg[0]_3\(55),
      R => '0'
    );
\ram_q_reg[0][56]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(54),
      Q => \ram_q_reg[0]_3\(56),
      R => '0'
    );
\ram_q_reg[0][57]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(55),
      Q => \ram_q_reg[0]_3\(57),
      R => '0'
    );
\ram_q_reg[0][58]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(56),
      Q => \ram_q_reg[0]_3\(58),
      R => '0'
    );
\ram_q_reg[0][59]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(57),
      Q => \ram_q_reg[0]_3\(59),
      R => '0'
    );
\ram_q_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(3),
      Q => \ram_q_reg[0]_3\(5),
      R => '0'
    );
\ram_q_reg[0][60]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(58),
      Q => \ram_q_reg[0]_3\(60),
      R => '0'
    );
\ram_q_reg[0][61]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(59),
      Q => \ram_q_reg[0]_3\(61),
      R => '0'
    );
\ram_q_reg[0][62]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(60),
      Q => \ram_q_reg[0]_3\(62),
      R => '0'
    );
\ram_q_reg[0][63]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(61),
      Q => \ram_q_reg[0]_3\(63),
      R => '0'
    );
\ram_q_reg[0][67]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(62),
      Q => \ram_q_reg[0]_3\(67),
      R => '0'
    );
\ram_q_reg[0][68]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(63),
      Q => \ram_q_reg[0]_3\(68),
      R => '0'
    );
\ram_q_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(4),
      Q => \ram_q_reg[0]_3\(6),
      R => '0'
    );
\ram_q_reg[0][71]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(64),
      Q => \^ram_q_reg[0][71]_0\(0),
      R => '0'
    );
\ram_q_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(5),
      Q => \ram_q_reg[0]_3\(7),
      R => '0'
    );
\ram_q_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(6),
      Q => \ram_q_reg[0]_3\(8),
      R => '0'
    );
\ram_q_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(7),
      Q => \ram_q_reg[0]_3\(9),
      R => '0'
    );
\ram_q_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(8),
      Q => \ram_q_reg[1]_2\(10),
      R => '0'
    );
\ram_q_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(9),
      Q => \ram_q_reg[1]_2\(11),
      R => '0'
    );
\ram_q_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(10),
      Q => \ram_q_reg[1]_2\(12),
      R => '0'
    );
\ram_q_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(11),
      Q => \ram_q_reg[1]_2\(13),
      R => '0'
    );
\ram_q_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(12),
      Q => \ram_q_reg[1]_2\(14),
      R => '0'
    );
\ram_q_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(13),
      Q => \ram_q_reg[1]_2\(15),
      R => '0'
    );
\ram_q_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(14),
      Q => \ram_q_reg[1]_2\(16),
      R => '0'
    );
\ram_q_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(15),
      Q => \ram_q_reg[1]_2\(17),
      R => '0'
    );
\ram_q_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(16),
      Q => \ram_q_reg[1]_2\(18),
      R => '0'
    );
\ram_q_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(17),
      Q => \ram_q_reg[1]_2\(19),
      R => '0'
    );
\ram_q_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(18),
      Q => \ram_q_reg[1]_2\(20),
      R => '0'
    );
\ram_q_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(19),
      Q => \ram_q_reg[1]_2\(21),
      R => '0'
    );
\ram_q_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(20),
      Q => \ram_q_reg[1]_2\(22),
      R => '0'
    );
\ram_q_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(21),
      Q => \ram_q_reg[1]_2\(23),
      R => '0'
    );
\ram_q_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(22),
      Q => \ram_q_reg[1]_2\(24),
      R => '0'
    );
\ram_q_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(23),
      Q => \ram_q_reg[1]_2\(25),
      R => '0'
    );
\ram_q_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(24),
      Q => \ram_q_reg[1]_2\(26),
      R => '0'
    );
\ram_q_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(25),
      Q => \ram_q_reg[1]_2\(27),
      R => '0'
    );
\ram_q_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(26),
      Q => \ram_q_reg[1]_2\(28),
      R => '0'
    );
\ram_q_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(27),
      Q => \ram_q_reg[1]_2\(29),
      R => '0'
    );
\ram_q_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(0),
      Q => \ram_q_reg[1]_2\(2),
      R => '0'
    );
\ram_q_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(28),
      Q => \ram_q_reg[1]_2\(30),
      R => '0'
    );
\ram_q_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(29),
      Q => \ram_q_reg[1]_2\(31),
      R => '0'
    );
\ram_q_reg[1][32]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(30),
      Q => \ram_q_reg[1]_2\(32),
      R => '0'
    );
\ram_q_reg[1][33]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(31),
      Q => \ram_q_reg[1]_2\(33),
      R => '0'
    );
\ram_q_reg[1][34]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(32),
      Q => \ram_q_reg[1]_2\(34),
      R => '0'
    );
\ram_q_reg[1][35]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(33),
      Q => \ram_q_reg[1]_2\(35),
      R => '0'
    );
\ram_q_reg[1][36]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(34),
      Q => \ram_q_reg[1]_2\(36),
      R => '0'
    );
\ram_q_reg[1][37]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(35),
      Q => \ram_q_reg[1]_2\(37),
      R => '0'
    );
\ram_q_reg[1][38]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(36),
      Q => \ram_q_reg[1]_2\(38),
      R => '0'
    );
\ram_q_reg[1][39]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(37),
      Q => \ram_q_reg[1]_2\(39),
      R => '0'
    );
\ram_q_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(1),
      Q => \ram_q_reg[1]_2\(3),
      R => '0'
    );
\ram_q_reg[1][40]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(38),
      Q => \ram_q_reg[1]_2\(40),
      R => '0'
    );
\ram_q_reg[1][41]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(39),
      Q => \ram_q_reg[1]_2\(41),
      R => '0'
    );
\ram_q_reg[1][42]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(40),
      Q => \ram_q_reg[1]_2\(42),
      R => '0'
    );
\ram_q_reg[1][43]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(41),
      Q => \ram_q_reg[1]_2\(43),
      R => '0'
    );
\ram_q_reg[1][44]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(42),
      Q => \ram_q_reg[1]_2\(44),
      R => '0'
    );
\ram_q_reg[1][45]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(43),
      Q => \ram_q_reg[1]_2\(45),
      R => '0'
    );
\ram_q_reg[1][46]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(44),
      Q => \ram_q_reg[1]_2\(46),
      R => '0'
    );
\ram_q_reg[1][47]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(45),
      Q => \ram_q_reg[1]_2\(47),
      R => '0'
    );
\ram_q_reg[1][48]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(46),
      Q => \ram_q_reg[1]_2\(48),
      R => '0'
    );
\ram_q_reg[1][49]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(47),
      Q => \ram_q_reg[1]_2\(49),
      R => '0'
    );
\ram_q_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(2),
      Q => \ram_q_reg[1]_2\(4),
      R => '0'
    );
\ram_q_reg[1][50]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(48),
      Q => \ram_q_reg[1]_2\(50),
      R => '0'
    );
\ram_q_reg[1][51]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(49),
      Q => \ram_q_reg[1]_2\(51),
      R => '0'
    );
\ram_q_reg[1][52]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(50),
      Q => \ram_q_reg[1]_2\(52),
      R => '0'
    );
\ram_q_reg[1][53]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(51),
      Q => \ram_q_reg[1]_2\(53),
      R => '0'
    );
\ram_q_reg[1][54]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(52),
      Q => \ram_q_reg[1]_2\(54),
      R => '0'
    );
\ram_q_reg[1][55]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(53),
      Q => \ram_q_reg[1]_2\(55),
      R => '0'
    );
\ram_q_reg[1][56]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(54),
      Q => \ram_q_reg[1]_2\(56),
      R => '0'
    );
\ram_q_reg[1][57]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(55),
      Q => \ram_q_reg[1]_2\(57),
      R => '0'
    );
\ram_q_reg[1][58]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(56),
      Q => \ram_q_reg[1]_2\(58),
      R => '0'
    );
\ram_q_reg[1][59]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(57),
      Q => \ram_q_reg[1]_2\(59),
      R => '0'
    );
\ram_q_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(3),
      Q => \ram_q_reg[1]_2\(5),
      R => '0'
    );
\ram_q_reg[1][60]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(58),
      Q => \ram_q_reg[1]_2\(60),
      R => '0'
    );
\ram_q_reg[1][61]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(59),
      Q => \ram_q_reg[1]_2\(61),
      R => '0'
    );
\ram_q_reg[1][62]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(60),
      Q => \ram_q_reg[1]_2\(62),
      R => '0'
    );
\ram_q_reg[1][63]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(61),
      Q => \ram_q_reg[1]_2\(63),
      R => '0'
    );
\ram_q_reg[1][67]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(62),
      Q => \ram_q_reg[1]_2\(67),
      R => '0'
    );
\ram_q_reg[1][68]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(63),
      Q => \ram_q_reg[1]_2\(68),
      R => '0'
    );
\ram_q_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(4),
      Q => \ram_q_reg[1]_2\(6),
      R => '0'
    );
\ram_q_reg[1][71]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(64),
      Q => \^ram_q_reg[1][71]_0\(0),
      R => '0'
    );
\ram_q_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(5),
      Q => \ram_q_reg[1]_2\(7),
      R => '0'
    );
\ram_q_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(6),
      Q => \ram_q_reg[1]_2\(8),
      R => '0'
    );
\ram_q_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][71]_i_1_n_0\,
      D => \ram_q_reg[1][71]_2\(7),
      Q => \ram_q_reg[1]_2\(9),
      R => '0'
    );
\rd_ptr_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => '1',
      CLR => SR(0),
      D => \rd_ptr_q_reg[0]_1\,
      Q => \^rd_ptr_q_reg[0]_0\
    );
\req_cnt_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => \req_cnt_q[2]_i_2_n_0\,
      O => \^req_cnt_q\(0)
    );
\req_cnt_q[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => \req_cnt_q_reg[0]_1\(0),
      I1 => \req_cnt_q_reg[0]_2\,
      I2 => \^ram_q_reg[1][71]_0\(0),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \^ram_q_reg[0][71]_0\(0),
      O => \req_cnt_q_reg[0]\(0)
    );
\req_cnt_q[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => Q(1),
      I1 => \req_cnt_q[2]_i_2_n_0\,
      I2 => Q(0),
      O => \^req_cnt_q\(1)
    );
\req_cnt_q[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAF9"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => \req_cnt_q[2]_i_2_n_0\,
      I3 => Q(0),
      O => \^req_cnt_q\(2)
    );
\req_cnt_q[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => \^ram_q_reg[0][68]_0\(0),
      I1 => \req_cnt_q_reg[0]_0\,
      I2 => \^ram_q_reg[1][71]_0\(0),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \^ram_q_reg[0][71]_0\(0),
      O => \req_cnt_q[2]_i_2_n_0\
    );
\req_cnt_q[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => Q(3),
      I1 => \^req_cnt_q\(0),
      I2 => Q(1),
      I3 => Q(2),
      O => \^req_cnt_q\(3)
    );
\req_cnt_q[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9AAAA"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \^req_cnt_q\(0),
      O => \^req_cnt_q\(4)
    );
\req_cnt_q[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA6"
    )
        port map (
      I0 => Q(5),
      I1 => \^req_cnt_q\(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => Q(4),
      O => D(0)
    );
\req_cnt_q[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \req_cnt_q[7]_i_4_n_0\,
      O => \^req_cnt_q\(5)
    );
\req_cnt_q[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \count_q_reg[1]_3\,
      I1 => \ram_q_reg[0]_3\(68),
      I2 => \^rd_ptr_q_reg[0]_0\,
      I3 => \ram_q_reg[1]_2\(68),
      O => \^ram_q_reg[0][68]_0\(0)
    );
\req_cnt_q[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \req_cnt_q[7]_i_4_n_0\,
      O => \^req_cnt_q\(6)
    );
\req_cnt_q[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3055300033553355"
    )
        port map (
      I0 => \ram_q_reg[0]_3\(68),
      I1 => \ram_q_reg[1]_2\(68),
      I2 => \^ram_q_reg[1][71]_0\(0),
      I3 => \^rd_ptr_q_reg[0]_0\,
      I4 => \^ram_q_reg[0][71]_0\(0),
      I5 => \req_cnt_q_reg[0]_0\,
      O => \ram_q_reg[0][68]_1\
    );
\req_cnt_q[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => Q(5),
      I1 => \^req_cnt_q\(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => Q(4),
      O => \req_cnt_q[7]_i_4_n_0\
    );
valid_q_inv_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0DDD0D0000"
    )
        port map (
      I0 => \^m_axi_wvalid\,
      I1 => m_axi_wready,
      I2 => \^m_axi_awvalid\,
      I3 => m_axi_awready,
      I4 => m_axi_arready,
      I5 => \^count_q_reg[0]_2\,
      O => m_axi_wready_0
    );
\wr_ptr_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \count_q[1]_i_2_n_0\,
      I1 => wr_ptr_q,
      O => \wr_ptr_q[0]_i_1_n_0\
    );
\wr_ptr_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => '1',
      CLR => SR(0),
      D => \wr_ptr_q[0]_i_1_n_0\,
      Q => wr_ptr_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sgp_renderOutput_0_dcache_core_data_ram is
  port (
    \FSM_sequential_state_q_reg[2]\ : out STD_LOGIC;
    ram_read0_q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ACLK : in STD_LOGIC;
    p_3_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    addr0_i : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addr1_i : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_2_in : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sgp_renderOutput_0_dcache_core_data_ram : entity is "dcache_core_data_ram";
end design_1_sgp_renderOutput_0_dcache_core_data_ram;

architecture STRUCTURE of design_1_sgp_renderOutput_0_dcache_core_data_ram is
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DIADI_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_0_DIBDI_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DIADI_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_1_DIBDI_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_1_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 65536;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "u_core/u_data0/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_TDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 65536;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "u_core/u_data0/ram";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_TDP";
  attribute bram_addr_begin of ram_reg_1 : label is 0;
  attribute bram_addr_end of ram_reg_1 : label is 2047;
  attribute bram_slice_begin of ram_reg_1 : label is 16;
  attribute bram_slice_end of ram_reg_1 : label is 31;
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 2047;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 16;
  attribute ram_slice_end of ram_reg_1 : label is 31;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addr0_i(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => addr1_i(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ACLK,
      CLKBWRCLK => ACLK,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => NLW_ram_reg_0_DIADI_UNCONNECTED(31 downto 16),
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(31 downto 16) => NLW_ram_reg_0_DIBDI_UNCONNECTED(31 downto 16),
      DIBDI(15 downto 0) => p_2_in(15 downto 0),
      DIPADIP(3 downto 2) => NLW_ram_reg_0_DIPADIP_UNCONNECTED(3 downto 2),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(3 downto 2) => NLW_ram_reg_0_DIPBDIP_UNCONNECTED(3 downto 2),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(31 downto 16) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 16),
      DOADO(15 downto 0) => ram_read0_q(15 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => p_3_in(0),
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000011"
    );
ram_reg_0_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      O => \FSM_sequential_state_q_reg[2]\
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addr0_i(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => addr1_i(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ACLK,
      CLKBWRCLK => ACLK,
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => NLW_ram_reg_1_DIADI_UNCONNECTED(31 downto 16),
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(31 downto 16) => NLW_ram_reg_1_DIBDI_UNCONNECTED(31 downto 16),
      DIBDI(15 downto 0) => p_2_in(31 downto 16),
      DIPADIP(3 downto 2) => NLW_ram_reg_1_DIPADIP_UNCONNECTED(3 downto 2),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(3 downto 2) => NLW_ram_reg_1_DIPBDIP_UNCONNECTED(3 downto 2),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(31 downto 16) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 16),
      DOADO(15 downto 0) => ram_read0_q(31 downto 16),
      DOBDO(31 downto 0) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => p_3_in(0),
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000011"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sgp_renderOutput_0_dcache_core_data_ram_0 is
  port (
    \FSM_sequential_state_q_reg[3]\ : out STD_LOGIC;
    \pmem_len_q_reg[7]\ : out STD_LOGIC;
    \pmem_len_q_reg[5]\ : out STD_LOGIC;
    \FSM_sequential_state_q_reg[3]_0\ : out STD_LOGIC;
    \FSM_sequential_state_q_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_state_q_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_state_q_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_state_q_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_state_q_reg[0]_1\ : out STD_LOGIC;
    \FSM_sequential_state_q_reg[3]_1\ : out STD_LOGIC;
    \FSM_sequential_state_q_reg[1]_0\ : out STD_LOGIC;
    addr1_i : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_sequential_state_q_reg[2]_0\ : out STD_LOGIC;
    \FSM_sequential_state_q_reg[2]_1\ : out STD_LOGIC;
    \flush_addr_q_reg[0]\ : out STD_LOGIC;
    \flush_addr_q_reg[1]\ : out STD_LOGIC;
    \flush_addr_q_reg[2]\ : out STD_LOGIC;
    \flush_addr_q_reg[3]\ : out STD_LOGIC;
    \flush_addr_q_reg[4]\ : out STD_LOGIC;
    \flush_addr_q_reg[5]\ : out STD_LOGIC;
    \flush_addr_q_reg[6]\ : out STD_LOGIC;
    \flush_addr_q_reg[7]\ : out STD_LOGIC;
    \FSM_sequential_state_q_reg[0]_2\ : out STD_LOGIC;
    \FSM_sequential_state_q_reg[1]_1\ : out STD_LOGIC;
    p_2_in : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \FSM_sequential_state_q_reg[0]_3\ : out STD_LOGIC;
    \pmem_write_data_q_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state_q_reg[3]_2\ : in STD_LOGIC;
    mem_wr_m_q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_q[3]_i_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_0_2_i_24 : in STD_LOGIC;
    ram_reg_0_63_0_2_i_24_0 : in STD_LOGIC;
    ram_reg_0_63_0_2_i_24_1 : in STD_LOGIC;
    \pmem_addr_q[31]_i_5\ : in STD_LOGIC;
    ram_reg_0_63_0_2_i_36_0 : in STD_LOGIC;
    ram_reg_0_63_0_2_i_36_1 : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    mem_writeback_m_q : in STD_LOGIC;
    ram_reg_1_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_0_2_i_36_2 : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_1_3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pmem_write_data_q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pmem_write_data_q_reg[0]\ : in STD_LOGIC;
    \pmem_write_data_q_reg[31]_1\ : in STD_LOGIC;
    ram_read0_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ACLK : in STD_LOGIC;
    p_3_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    addr0_i : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1_4 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sgp_renderOutput_0_dcache_core_data_ram_0 : entity is "dcache_core_data_ram";
end design_1_sgp_renderOutput_0_dcache_core_data_ram_0;

architecture STRUCTURE of design_1_sgp_renderOutput_0_dcache_core_data_ram_0 is
  signal \^fsm_sequential_state_q_reg[2]_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_q_reg[2]_1\ : STD_LOGIC;
  signal \^fsm_sequential_state_q_reg[3]_1\ : STD_LOGIC;
  signal \^addr1_i\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data1_data_out_m_w : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^p_2_in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^pmem_len_q_reg[5]\ : STD_LOGIC;
  signal \^pmem_len_q_reg[7]\ : STD_LOGIC;
  signal ram_reg_0_63_0_2_i_41_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_i_42_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_i_43_n_0 : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DIADI_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_0_DIBDI_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DIADI_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_1_DIBDI_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_1_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state_q[3]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of flushing_q_i_7 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \mem_wr_m_q[2]_i_3\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of mem_writeback_m_q_i_3 : label is "soft_lutpair90";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 65536;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "u_core/u_data1/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_TDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 15;
  attribute SOFT_HLUTNM of ram_reg_0_63_0_2_i_26 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of ram_reg_0_63_0_2_i_28 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of ram_reg_0_63_0_2_i_31 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of ram_reg_0_63_0_2_i_32 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of ram_reg_0_63_0_2_i_41 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of ram_reg_0_63_0_2_i_43 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of ram_reg_0_i_44 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of ram_reg_0_i_54 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of ram_reg_0_i_55 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of ram_reg_0_i_57 : label is "soft_lutpair87";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 65536;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "u_core/u_data1/ram";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_TDP";
  attribute bram_addr_begin of ram_reg_1 : label is 0;
  attribute bram_addr_end of ram_reg_1 : label is 2047;
  attribute bram_slice_begin of ram_reg_1 : label is 16;
  attribute bram_slice_end of ram_reg_1 : label is 31;
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 2047;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 16;
  attribute ram_slice_end of ram_reg_1 : label is 31;
begin
  \FSM_sequential_state_q_reg[2]_0\ <= \^fsm_sequential_state_q_reg[2]_0\;
  \FSM_sequential_state_q_reg[2]_1\ <= \^fsm_sequential_state_q_reg[2]_1\;
  \FSM_sequential_state_q_reg[3]_1\ <= \^fsm_sequential_state_q_reg[3]_1\;
  addr1_i(7 downto 0) <= \^addr1_i\(7 downto 0);
  p_2_in(31 downto 0) <= \^p_2_in\(31 downto 0);
  \pmem_len_q_reg[5]\ <= \^pmem_len_q_reg[5]\;
  \pmem_len_q_reg[7]\ <= \^pmem_len_q_reg[7]\;
\FSM_sequential_state_q[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(3),
      I1 => \FSM_sequential_state_q_reg[3]_2\,
      I2 => mem_wr_m_q(0),
      I3 => Q(1),
      O => \FSM_sequential_state_q_reg[3]\
    );
\FSM_sequential_state_q[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \FSM_sequential_state_q[3]_i_7\(7),
      I1 => \^pmem_len_q_reg[5]\,
      I2 => \FSM_sequential_state_q[3]_i_7\(6),
      O => \^pmem_len_q_reg[7]\
    );
flushing_q_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      O => \FSM_sequential_state_q_reg[3]_0\
    );
\mem_wr_m_q[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      O => \^fsm_sequential_state_q_reg[3]_1\
    );
mem_writeback_m_q_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(3),
      O => \FSM_sequential_state_q_reg[1]_0\
    );
\pmem_len_q[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_state_q[3]_i_7\(5),
      I1 => \FSM_sequential_state_q[3]_i_7\(3),
      I2 => \FSM_sequential_state_q[3]_i_7\(0),
      I3 => \FSM_sequential_state_q[3]_i_7\(1),
      I4 => \FSM_sequential_state_q[3]_i_7\(2),
      I5 => \FSM_sequential_state_q[3]_i_7\(4),
      O => \^pmem_len_q_reg[5]\
    );
\pmem_write_data_q[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(0),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(0),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(0),
      O => \pmem_write_data_q_reg[31]\(0)
    );
\pmem_write_data_q[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(10),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(10),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(10),
      O => \pmem_write_data_q_reg[31]\(10)
    );
\pmem_write_data_q[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(11),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(11),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(11),
      O => \pmem_write_data_q_reg[31]\(11)
    );
\pmem_write_data_q[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(12),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(12),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(12),
      O => \pmem_write_data_q_reg[31]\(12)
    );
\pmem_write_data_q[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(13),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(13),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(13),
      O => \pmem_write_data_q_reg[31]\(13)
    );
\pmem_write_data_q[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(14),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(14),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(14),
      O => \pmem_write_data_q_reg[31]\(14)
    );
\pmem_write_data_q[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(15),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(15),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(15),
      O => \pmem_write_data_q_reg[31]\(15)
    );
\pmem_write_data_q[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(16),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(16),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(16),
      O => \pmem_write_data_q_reg[31]\(16)
    );
\pmem_write_data_q[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(17),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(17),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(17),
      O => \pmem_write_data_q_reg[31]\(17)
    );
\pmem_write_data_q[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(18),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(18),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(18),
      O => \pmem_write_data_q_reg[31]\(18)
    );
\pmem_write_data_q[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(19),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(19),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(19),
      O => \pmem_write_data_q_reg[31]\(19)
    );
\pmem_write_data_q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(1),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(1),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(1),
      O => \pmem_write_data_q_reg[31]\(1)
    );
\pmem_write_data_q[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(20),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(20),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(20),
      O => \pmem_write_data_q_reg[31]\(20)
    );
\pmem_write_data_q[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(21),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(21),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(21),
      O => \pmem_write_data_q_reg[31]\(21)
    );
\pmem_write_data_q[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(22),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(22),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(22),
      O => \pmem_write_data_q_reg[31]\(22)
    );
\pmem_write_data_q[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(23),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(23),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(23),
      O => \pmem_write_data_q_reg[31]\(23)
    );
\pmem_write_data_q[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(24),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(24),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(24),
      O => \pmem_write_data_q_reg[31]\(24)
    );
\pmem_write_data_q[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(25),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(25),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(25),
      O => \pmem_write_data_q_reg[31]\(25)
    );
\pmem_write_data_q[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(26),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(26),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(26),
      O => \pmem_write_data_q_reg[31]\(26)
    );
\pmem_write_data_q[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(27),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(27),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(27),
      O => \pmem_write_data_q_reg[31]\(27)
    );
\pmem_write_data_q[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(28),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(28),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(28),
      O => \pmem_write_data_q_reg[31]\(28)
    );
\pmem_write_data_q[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(29),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(29),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(29),
      O => \pmem_write_data_q_reg[31]\(29)
    );
\pmem_write_data_q[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(2),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(2),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(2),
      O => \pmem_write_data_q_reg[31]\(2)
    );
\pmem_write_data_q[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(30),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(30),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(30),
      O => \pmem_write_data_q_reg[31]\(30)
    );
\pmem_write_data_q[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(31),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(31),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(31),
      O => \pmem_write_data_q_reg[31]\(31)
    );
\pmem_write_data_q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(3),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(3),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(3),
      O => \pmem_write_data_q_reg[31]\(3)
    );
\pmem_write_data_q[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(4),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(4),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(4),
      O => \pmem_write_data_q_reg[31]\(4)
    );
\pmem_write_data_q[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(5),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(5),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(5),
      O => \pmem_write_data_q_reg[31]\(5)
    );
\pmem_write_data_q[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(6),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(6),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(6),
      O => \pmem_write_data_q_reg[31]\(6)
    );
\pmem_write_data_q[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(7),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(7),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(7),
      O => \pmem_write_data_q_reg[31]\(7)
    );
\pmem_write_data_q[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(8),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(8),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(8),
      O => \pmem_write_data_q_reg[31]\(8)
    );
\pmem_write_data_q[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pmem_write_data_q_reg[31]_0\(9),
      I1 => \pmem_write_data_q_reg[0]\,
      I2 => data1_data_out_m_w(9),
      I3 => \pmem_write_data_q_reg[31]_1\,
      I4 => ram_read0_q(9),
      O => \pmem_write_data_q_reg[31]\(9)
    );
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addr0_i(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 7) => \^addr1_i\(7 downto 0),
      ADDRBWRADDR(6 downto 4) => ram_reg_1_4(2 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ACLK,
      CLKBWRCLK => ACLK,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => NLW_ram_reg_0_DIADI_UNCONNECTED(31 downto 16),
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(31 downto 16) => NLW_ram_reg_0_DIBDI_UNCONNECTED(31 downto 16),
      DIBDI(15 downto 0) => \^p_2_in\(15 downto 0),
      DIPADIP(3 downto 2) => NLW_ram_reg_0_DIPADIP_UNCONNECTED(3 downto 2),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(3 downto 2) => NLW_ram_reg_0_DIPBDIP_UNCONNECTED(3 downto 2),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(31 downto 16) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 16),
      DOADO(15 downto 0) => data1_data_out_m_w(15 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => p_3_in(0),
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000011"
    );
ram_reg_0_63_0_2_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Q(0),
      I1 => \pmem_addr_q[31]_i_5\,
      I2 => Q(1),
      O => \FSM_sequential_state_q_reg[0]_0\
    );
ram_reg_0_63_0_2_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \FSM_sequential_state_q_reg[1]_1\
    );
ram_reg_0_63_0_2_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56FF0000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(2),
      I3 => \pmem_addr_q[31]_i_5\,
      I4 => Q(0),
      O => \FSM_sequential_state_q_reg[1]\
    );
ram_reg_0_63_0_2_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCFAA"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_63_0_2_i_24_1,
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(1),
      O => \FSM_sequential_state_q_reg[2]\
    );
ram_reg_0_63_0_2_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77557F7755557F77"
    )
        port map (
      I0 => ram_reg_0_63_0_2_i_24,
      I1 => Q(0),
      I2 => ram_reg_0_63_0_2_i_24_0,
      I3 => \^pmem_len_q_reg[7]\,
      I4 => Q(1),
      I5 => ram_reg_0_63_0_2_i_24_1,
      O => \FSM_sequential_state_q_reg[0]\
    );
ram_reg_0_63_0_2_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8A8AAA8A8A"
    )
        port map (
      I0 => ram_reg_0_63_0_2_i_41_n_0,
      I1 => ram_reg_0_63_0_2_i_42_n_0,
      I2 => Q(0),
      I3 => ram_reg_0_63_0_2_i_24_1,
      I4 => \^fsm_sequential_state_q_reg[3]_1\,
      I5 => ram_reg_0_63_0_2_i_43_n_0,
      O => \FSM_sequential_state_q_reg[0]_1\
    );
ram_reg_0_63_0_2_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(0),
      I3 => ram_reg_0_63_0_2_i_36_2,
      O => ram_reg_0_63_0_2_i_41_n_0
    );
ram_reg_0_63_0_2_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008880"
    )
        port map (
      I0 => ram_reg_0_63_0_2_i_36_0,
      I1 => ram_reg_0_63_0_2_i_36_1,
      I2 => m_axi_bvalid,
      I3 => m_axi_rvalid,
      I4 => mem_writeback_m_q,
      O => ram_reg_0_63_0_2_i_42_n_0
    );
ram_reg_0_63_0_2_i_43: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      O => ram_reg_0_63_0_2_i_43_n_0
    );
ram_reg_0_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCA0ACA"
    )
        port map (
      I0 => ram_reg_1_0(7),
      I1 => ram_reg_1_1(7),
      I2 => \^fsm_sequential_state_q_reg[2]_1\,
      I3 => \^fsm_sequential_state_q_reg[2]_0\,
      I4 => ram_reg_1_2(7),
      O => \^addr1_i\(7)
    );
ram_reg_0_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAE5404"
    )
        port map (
      I0 => \^fsm_sequential_state_q_reg[2]_0\,
      I1 => ram_reg_1_0(6),
      I2 => \^fsm_sequential_state_q_reg[2]_1\,
      I3 => ram_reg_1_1(6),
      I4 => ram_reg_1_2(6),
      O => \^addr1_i\(6)
    );
ram_reg_0_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAE5404"
    )
        port map (
      I0 => \^fsm_sequential_state_q_reg[2]_0\,
      I1 => ram_reg_1_0(5),
      I2 => \^fsm_sequential_state_q_reg[2]_1\,
      I3 => ram_reg_1_1(5),
      I4 => ram_reg_1_2(5),
      O => \^addr1_i\(5)
    );
ram_reg_0_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAE5404"
    )
        port map (
      I0 => \^fsm_sequential_state_q_reg[2]_0\,
      I1 => ram_reg_1_0(4),
      I2 => \^fsm_sequential_state_q_reg[2]_1\,
      I3 => ram_reg_1_1(4),
      I4 => ram_reg_1_2(4),
      O => \^addr1_i\(4)
    );
ram_reg_0_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAE5404"
    )
        port map (
      I0 => \^fsm_sequential_state_q_reg[2]_0\,
      I1 => ram_reg_1_0(3),
      I2 => \^fsm_sequential_state_q_reg[2]_1\,
      I3 => ram_reg_1_1(3),
      I4 => ram_reg_1_2(3),
      O => \^addr1_i\(3)
    );
ram_reg_0_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAE5404"
    )
        port map (
      I0 => \^fsm_sequential_state_q_reg[2]_0\,
      I1 => ram_reg_1_0(2),
      I2 => \^fsm_sequential_state_q_reg[2]_1\,
      I3 => ram_reg_1_1(2),
      I4 => ram_reg_1_2(2),
      O => \^addr1_i\(2)
    );
ram_reg_0_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAE5404"
    )
        port map (
      I0 => \^fsm_sequential_state_q_reg[2]_0\,
      I1 => ram_reg_1_0(1),
      I2 => \^fsm_sequential_state_q_reg[2]_1\,
      I3 => ram_reg_1_1(1),
      I4 => ram_reg_1_2(1),
      O => \^addr1_i\(1)
    );
ram_reg_0_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAE5404"
    )
        port map (
      I0 => \^fsm_sequential_state_q_reg[2]_0\,
      I1 => ram_reg_1_0(0),
      I2 => \^fsm_sequential_state_q_reg[2]_1\,
      I3 => ram_reg_1_1(0),
      I4 => ram_reg_1_2(0),
      O => \^addr1_i\(0)
    );
ram_reg_0_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(15),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(15),
      O => \^p_2_in\(15)
    );
ram_reg_0_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(14),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(14),
      O => \^p_2_in\(14)
    );
ram_reg_0_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(13),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(13),
      O => \^p_2_in\(13)
    );
ram_reg_0_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(12),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(12),
      O => \^p_2_in\(12)
    );
ram_reg_0_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(11),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(11),
      O => \^p_2_in\(11)
    );
ram_reg_0_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(10),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(10),
      O => \^p_2_in\(10)
    );
ram_reg_0_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(9),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(9),
      O => \^p_2_in\(9)
    );
ram_reg_0_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(8),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(8),
      O => \^p_2_in\(8)
    );
ram_reg_0_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(7),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(7),
      O => \^p_2_in\(7)
    );
ram_reg_0_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(6),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(6),
      O => \^p_2_in\(6)
    );
ram_reg_0_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(5),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(5),
      O => \^p_2_in\(5)
    );
ram_reg_0_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(4),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(4),
      O => \^p_2_in\(4)
    );
ram_reg_0_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(3),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(3),
      O => \^p_2_in\(3)
    );
ram_reg_0_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(2),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(2),
      O => \^p_2_in\(2)
    );
ram_reg_0_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(1),
      O => \^p_2_in\(1)
    );
ram_reg_0_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(0),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(0),
      O => \^p_2_in\(0)
    );
ram_reg_0_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0816"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(2),
      O => \FSM_sequential_state_q_reg[0]_2\
    );
ram_reg_0_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0083023000800200"
    )
        port map (
      I0 => ram_reg_1_0(7),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(0),
      I5 => ram_reg_1_2(7),
      O => \flush_addr_q_reg[7]\
    );
ram_reg_0_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A00C000A0C00"
    )
        port map (
      I0 => ram_reg_1_0(6),
      I1 => ram_reg_1_2(6),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(0),
      O => \flush_addr_q_reg[6]\
    );
ram_reg_0_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A00C000A0C00"
    )
        port map (
      I0 => ram_reg_1_0(5),
      I1 => ram_reg_1_2(5),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(0),
      O => \flush_addr_q_reg[5]\
    );
ram_reg_0_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A00C000A0C00"
    )
        port map (
      I0 => ram_reg_1_0(4),
      I1 => ram_reg_1_2(4),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(0),
      O => \flush_addr_q_reg[4]\
    );
ram_reg_0_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A00C000A0C00"
    )
        port map (
      I0 => ram_reg_1_0(3),
      I1 => ram_reg_1_2(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(0),
      O => \flush_addr_q_reg[3]\
    );
ram_reg_0_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A00C000A0C00"
    )
        port map (
      I0 => ram_reg_1_0(2),
      I1 => ram_reg_1_2(2),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(0),
      O => \flush_addr_q_reg[2]\
    );
ram_reg_0_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A00C000A0C00"
    )
        port map (
      I0 => ram_reg_1_0(1),
      I1 => ram_reg_1_2(1),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(0),
      O => \flush_addr_q_reg[1]\
    );
ram_reg_0_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A00C000A0C00"
    )
        port map (
      I0 => ram_reg_1_0(0),
      I1 => ram_reg_1_2(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(0),
      O => \flush_addr_q_reg[0]\
    );
ram_reg_0_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0104"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(0),
      O => \^fsm_sequential_state_q_reg[2]_0\
    );
ram_reg_0_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      O => \FSM_sequential_state_q_reg[0]_3\
    );
ram_reg_0_i_57: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFB"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      O => \^fsm_sequential_state_q_reg[2]_1\
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addr0_i(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 7) => \^addr1_i\(7 downto 0),
      ADDRBWRADDR(6 downto 4) => ram_reg_1_4(2 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ACLK,
      CLKBWRCLK => ACLK,
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => NLW_ram_reg_1_DIADI_UNCONNECTED(31 downto 16),
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(31 downto 16) => NLW_ram_reg_1_DIBDI_UNCONNECTED(31 downto 16),
      DIBDI(15 downto 0) => \^p_2_in\(31 downto 16),
      DIPADIP(3 downto 2) => NLW_ram_reg_1_DIPADIP_UNCONNECTED(3 downto 2),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(3 downto 2) => NLW_ram_reg_1_DIPBDIP_UNCONNECTED(3 downto 2),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(31 downto 16) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 16),
      DOADO(15 downto 0) => data1_data_out_m_w(31 downto 16),
      DOBDO(31 downto 0) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => p_3_in(0),
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000011"
    );
ram_reg_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(31),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(31),
      O => \^p_2_in\(31)
    );
ram_reg_1_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(22),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(22),
      O => \^p_2_in\(22)
    );
ram_reg_1_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(21),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(21),
      O => \^p_2_in\(21)
    );
ram_reg_1_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(20),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(20),
      O => \^p_2_in\(20)
    );
ram_reg_1_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(19),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(19),
      O => \^p_2_in\(19)
    );
ram_reg_1_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(18),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(18),
      O => \^p_2_in\(18)
    );
ram_reg_1_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(17),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(17),
      O => \^p_2_in\(17)
    );
ram_reg_1_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(16),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(16),
      O => \^p_2_in\(16)
    );
ram_reg_1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(30),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(30),
      O => \^p_2_in\(30)
    );
ram_reg_1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(29),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(29),
      O => \^p_2_in\(29)
    );
ram_reg_1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(28),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(28),
      O => \^p_2_in\(28)
    );
ram_reg_1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(27),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(27),
      O => \^p_2_in\(27)
    );
ram_reg_1_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(26),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(26),
      O => \^p_2_in\(26)
    );
ram_reg_1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(25),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(25),
      O => \^p_2_in\(25)
    );
ram_reg_1_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(24),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(24),
      O => \^p_2_in\(24)
    );
ram_reg_1_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => m_axi_rdata(23),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ram_reg_1_3(23),
      O => \^p_2_in\(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sgp_renderOutput_0_dcache_core_tag_ram is
  port (
    \slv_reg2_reg[2]\ : out STD_LOGIC;
    pmem_rd_q_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg2_reg[2]_0\ : out STD_LOGIC;
    \data_write_addr_q_reg[0]\ : out STD_LOGIC;
    \mem_wr_m_q_reg[2]\ : out STD_LOGIC;
    in6 : out STD_LOGIC;
    \ram_read0_q_reg[20]_0\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_state_q_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_addr_m_q_reg[6]\ : out STD_LOGIC;
    \data_write_addr_q_reg[2]\ : out STD_LOGIC;
    select_q_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pmem_len_q_reg[6]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \flush_addr_q_reg[6]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    flush_last_q_reg : out STD_LOGIC;
    \slv_reg2_reg[2]_1\ : out STD_LOGIC;
    \FSM_sequential_state_q_reg[0]_0\ : out STD_LOGIC;
    addr0_i : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_sequential_state_q_reg[3]\ : out STD_LOGIC;
    \mem_addr_m_q_reg[11]\ : out STD_LOGIC;
    \mem_addr_m_q_reg[9]\ : out STD_LOGIC;
    \mem_addr_m_q_reg[9]_0\ : out STD_LOGIC;
    \mem_addr_m_q_reg[10]\ : out STD_LOGIC;
    \mem_addr_m_q_reg[8]\ : out STD_LOGIC;
    \mem_addr_m_q_reg[7]\ : out STD_LOGIC;
    \count_q_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_addr_m_q_reg[12]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \data_write_addr_q_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \mem_addr_m_q_reg[5]\ : out STD_LOGIC;
    \pmem_addr_q_reg[31]\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \FSM_sequential_state_q_reg[0]_1\ : out STD_LOGIC;
    \mem_wr_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_state_q_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_state_q_reg[0]_2\ : out STD_LOGIC;
    p_3_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_data_wr_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_addr_reg[31]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \ram_read0_q_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pmem_addr_q_reg[16]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pmem_addr_q_reg[20]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pmem_addr_q_reg[24]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pmem_addr_q_reg[28]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pmem_addr_q_reg[31]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    flushing_q_reg : out STD_LOGIC_VECTOR ( 20 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_q_reg[0][31]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \ram_read0_q_reg[20]_1\ : in STD_LOGIC;
    \pmem_len_q_reg[0]\ : in STD_LOGIC;
    \pmem_len_q_reg[0]_0\ : in STD_LOGIC;
    \pmem_len_q_reg[0]_1\ : in STD_LOGIC;
    \flush_addr_q_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_write_addr_q_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    mem_writeback_m_q_reg : in STD_LOGIC;
    \FSM_sequential_state_q[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_writeback_m_q_reg_0 : in STD_LOGIC;
    \FSM_sequential_state_q_reg[1]\ : in STD_LOGIC;
    mem_wr_m_q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_write_addr_q_reg[10]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_write_addr_q_reg[0]_0\ : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_1_0 : in STD_LOGIC;
    \pmem_len_q_reg[0]_2\ : in STD_LOGIC;
    \data_write_addr_q_reg[0]_1\ : in STD_LOGIC;
    \pmem_len_q_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pmem_len_q_reg[7]_0\ : in STD_LOGIC;
    \pmem_len_q_reg[5]\ : in STD_LOGIC;
    \flush_addr_q_reg[7]_0\ : in STD_LOGIC;
    \flush_addr_q_reg[5]\ : in STD_LOGIC;
    \data_write_addr_q_reg[0]_2\ : in STD_LOGIC;
    addr1_i : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \mem_data_m_q_reg[31]\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \ram_read0_q[20]_i_3\ : in STD_LOGIC;
    \data_write_addr_q_reg[0]_3\ : in STD_LOGIC;
    \data_write_addr_q_reg[0]_4\ : in STD_LOGIC;
    ram_reg_1_1 : in STD_LOGIC;
    ram_reg_1_2 : in STD_LOGIC;
    \data_write_addr_q_reg[10]_1\ : in STD_LOGIC;
    ram_reg_1_3 : in STD_LOGIC;
    ram_reg_1_4 : in STD_LOGIC;
    ram_reg_1_5 : in STD_LOGIC;
    ram_reg_1_6 : in STD_LOGIC;
    ram_reg_1_7 : in STD_LOGIC;
    ram_reg_1_8 : in STD_LOGIC;
    ram_reg_1_9 : in STD_LOGIC;
    ram_reg_1_10 : in STD_LOGIC;
    ram_reg_1_11 : in STD_LOGIC;
    flushing_q_i_4 : in STD_LOGIC;
    flushing_q_i_4_0 : in STD_LOGIC;
    flushing_q_i_4_1 : in STD_LOGIC;
    flushing_q_i_4_2 : in STD_LOGIC;
    \ram_q_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \ram_q_reg[0][13]\ : in STD_LOGIC;
    \ram_q_reg[0][13]_0\ : in STD_LOGIC;
    \ram_q_reg[0][14]\ : in STD_LOGIC;
    \ram_q_reg[0][15]\ : in STD_LOGIC;
    \ram_q_reg[0][16]\ : in STD_LOGIC;
    \ram_q_reg[0][17]\ : in STD_LOGIC;
    \ram_q_reg[0][18]\ : in STD_LOGIC;
    \ram_q_reg[0][19]\ : in STD_LOGIC;
    \ram_q_reg[0][20]\ : in STD_LOGIC;
    \ram_q_reg[0][21]\ : in STD_LOGIC;
    \ram_q_reg[0][22]\ : in STD_LOGIC;
    \ram_q_reg[0][23]\ : in STD_LOGIC;
    \ram_q_reg[0][24]\ : in STD_LOGIC;
    \ram_q_reg[0][25]\ : in STD_LOGIC;
    \ram_q_reg[0][26]\ : in STD_LOGIC;
    \ram_q_reg[0][27]\ : in STD_LOGIC;
    \ram_q_reg[0][28]\ : in STD_LOGIC;
    \ram_q_reg[0][29]\ : in STD_LOGIC;
    \ram_q_reg[0][30]\ : in STD_LOGIC;
    \ram_q_reg[0][31]_1\ : in STD_LOGIC;
    pmem_rd_q : in STD_LOGIC;
    \data_write_addr_q[10]_i_4\ : in STD_LOGIC;
    \data_write_addr_q[10]_i_4_0\ : in STD_LOGIC;
    \data_write_addr_q[10]_i_4_1\ : in STD_LOGIC;
    \data_write_addr_q[10]_i_4_2\ : in STD_LOGIC;
    flushing_q_i_4_3 : in STD_LOGIC;
    flushing_q_i_4_4 : in STD_LOGIC;
    \mem_wr_m_q_reg[2]_0\ : in STD_LOGIC;
    \FSM_sequential_state_q_reg[2]_0\ : in STD_LOGIC;
    \FSM_sequential_state_q_reg[2]_1\ : in STD_LOGIC;
    \FSM_sequential_state_q_reg[0]_3\ : in STD_LOGIC;
    \FSM_sequential_state_q[0]_i_2_1\ : in STD_LOGIC;
    \FSM_sequential_state_q_reg[2]_2\ : in STD_LOGIC;
    \FSM_sequential_state_q_reg[2]_3\ : in STD_LOGIC;
    \FSM_sequential_state_q_reg[2]_4\ : in STD_LOGIC;
    \FSM_sequential_state_q_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_state_q_reg[1]_1\ : in STD_LOGIC;
    \FSM_sequential_state_q_reg[1]_2\ : in STD_LOGIC;
    \FSM_sequential_state_q_reg[1]_3\ : in STD_LOGIC;
    \FSM_sequential_state_q_reg[1]_4\ : in STD_LOGIC;
    \mem_wr_m_q_reg[2]_1\ : in STD_LOGIC;
    \ram_read0_q_reg[20]_2\ : in STD_LOGIC;
    \ram_read0_q[20]_i_5__0_0\ : in STD_LOGIC;
    \ram_read0_q[20]_i_5__0_1\ : in STD_LOGIC;
    ram_reg_1_12 : in STD_LOGIC;
    ram_reg_1_13 : in STD_LOGIC;
    \FSM_sequential_state_q[2]_i_7_0\ : in STD_LOGIC;
    mem_writeback_m_q_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_writeback_m_q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tag_data_in_m_r : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \ram_read0_q_reg[0]_0\ : in STD_LOGIC;
    \ram_read0_q2__0\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sgp_renderOutput_0_dcache_core_tag_ram : entity is "dcache_core_tag_ram";
end design_1_sgp_renderOutput_0_dcache_core_tag_ram;

architecture STRUCTURE of design_1_sgp_renderOutput_0_dcache_core_tag_ram is
  signal \FSM_sequential_state_q[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_q[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_q[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_q[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_q[2]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_q[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_q[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_q[2]_i_7_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_q_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_q_reg[0]_1\ : STD_LOGIC;
  signal \^fsm_sequential_state_q_reg[0]_2\ : STD_LOGIC;
  signal \^fsm_sequential_state_q_reg[3]\ : STD_LOGIC;
  signal \^addr0_i\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_write_addr_q[10]_i_8_n_0\ : STD_LOGIC;
  signal \data_write_addr_q[6]_i_4_n_0\ : STD_LOGIC;
  signal \data_write_addr_q[6]_i_6_n_0\ : STD_LOGIC;
  signal \^data_write_addr_q_reg[0]\ : STD_LOGIC;
  signal \^data_write_addr_q_reg[2]\ : STD_LOGIC;
  signal \flush_addr_q[7]_i_3_n_0\ : STD_LOGIC;
  signal \^flush_last_q_reg\ : STD_LOGIC;
  signal \^in6\ : STD_LOGIC;
  signal \^mem_addr_m_q_reg[10]\ : STD_LOGIC;
  signal \^mem_addr_m_q_reg[11]\ : STD_LOGIC;
  signal \^mem_addr_m_q_reg[6]\ : STD_LOGIC;
  signal \^mem_addr_m_q_reg[9]\ : STD_LOGIC;
  signal \^mem_addr_m_q_reg[9]_0\ : STD_LOGIC;
  signal \^mem_wr_m_q_reg[2]\ : STD_LOGIC;
  signal \pmem_addr_q[31]_i_10_n_0\ : STD_LOGIC;
  signal \pmem_len_q[7]_i_4_n_0\ : STD_LOGIC;
  signal \^pmem_rd_q_reg\ : STD_LOGIC;
  signal ram_read0_q0 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal ram_read0_q2 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \ram_read0_q[20]_i_11_n_0\ : STD_LOGIC;
  signal \ram_read0_q[20]_i_12_n_0\ : STD_LOGIC;
  signal \ram_read0_q[20]_i_13_n_0\ : STD_LOGIC;
  signal \ram_read0_q[20]_i_14_n_0\ : STD_LOGIC;
  signal \ram_read0_q[20]_i_2_n_0\ : STD_LOGIC;
  signal \ram_read0_q[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \ram_read0_q[20]_i_4_n_0\ : STD_LOGIC;
  signal \ram_read0_q[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \^ram_read0_q_reg[20]_0\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal ram_reg_0_63_0_2_i_20_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_i_33_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_i_4_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal ram_reg_0_63_12_14_n_0 : STD_LOGIC;
  signal ram_reg_0_63_12_14_n_1 : STD_LOGIC;
  signal ram_reg_0_63_12_14_n_2 : STD_LOGIC;
  signal ram_reg_0_63_15_17_n_0 : STD_LOGIC;
  signal ram_reg_0_63_15_17_n_1 : STD_LOGIC;
  signal ram_reg_0_63_15_17_n_2 : STD_LOGIC;
  signal ram_reg_0_63_18_20_n_0 : STD_LOGIC;
  signal ram_reg_0_63_18_20_n_1 : STD_LOGIC;
  signal ram_reg_0_63_18_20_n_2 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal ram_reg_0_63_6_8_n_0 : STD_LOGIC;
  signal ram_reg_0_63_6_8_n_1 : STD_LOGIC;
  signal ram_reg_0_63_6_8_n_2 : STD_LOGIC;
  signal ram_reg_0_63_9_11_n_0 : STD_LOGIC;
  signal ram_reg_0_63_9_11_n_1 : STD_LOGIC;
  signal ram_reg_0_63_9_11_n_2 : STD_LOGIC;
  signal ram_reg_0_i_43_n_0 : STD_LOGIC;
  signal ram_reg_0_i_45_n_0 : STD_LOGIC;
  signal ram_reg_0_i_56_n_0 : STD_LOGIC;
  signal ram_reg_128_191_0_2_i_1_n_0 : STD_LOGIC;
  signal ram_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal ram_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal ram_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal ram_reg_128_191_12_14_n_0 : STD_LOGIC;
  signal ram_reg_128_191_12_14_n_1 : STD_LOGIC;
  signal ram_reg_128_191_12_14_n_2 : STD_LOGIC;
  signal ram_reg_128_191_15_17_n_0 : STD_LOGIC;
  signal ram_reg_128_191_15_17_n_1 : STD_LOGIC;
  signal ram_reg_128_191_15_17_n_2 : STD_LOGIC;
  signal ram_reg_128_191_18_20_n_0 : STD_LOGIC;
  signal ram_reg_128_191_18_20_n_1 : STD_LOGIC;
  signal ram_reg_128_191_18_20_n_2 : STD_LOGIC;
  signal ram_reg_128_191_3_5_n_0 : STD_LOGIC;
  signal ram_reg_128_191_3_5_n_1 : STD_LOGIC;
  signal ram_reg_128_191_3_5_n_2 : STD_LOGIC;
  signal ram_reg_128_191_6_8_n_0 : STD_LOGIC;
  signal ram_reg_128_191_6_8_n_1 : STD_LOGIC;
  signal ram_reg_128_191_6_8_n_2 : STD_LOGIC;
  signal ram_reg_128_191_9_11_n_0 : STD_LOGIC;
  signal ram_reg_128_191_9_11_n_1 : STD_LOGIC;
  signal ram_reg_128_191_9_11_n_2 : STD_LOGIC;
  signal ram_reg_192_255_0_2_i_1_n_0 : STD_LOGIC;
  signal ram_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal ram_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal ram_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal ram_reg_192_255_12_14_n_0 : STD_LOGIC;
  signal ram_reg_192_255_12_14_n_1 : STD_LOGIC;
  signal ram_reg_192_255_12_14_n_2 : STD_LOGIC;
  signal ram_reg_192_255_15_17_n_0 : STD_LOGIC;
  signal ram_reg_192_255_15_17_n_1 : STD_LOGIC;
  signal ram_reg_192_255_15_17_n_2 : STD_LOGIC;
  signal ram_reg_192_255_18_20_n_0 : STD_LOGIC;
  signal ram_reg_192_255_18_20_n_1 : STD_LOGIC;
  signal ram_reg_192_255_18_20_n_2 : STD_LOGIC;
  signal ram_reg_192_255_3_5_n_0 : STD_LOGIC;
  signal ram_reg_192_255_3_5_n_1 : STD_LOGIC;
  signal ram_reg_192_255_3_5_n_2 : STD_LOGIC;
  signal ram_reg_192_255_6_8_n_0 : STD_LOGIC;
  signal ram_reg_192_255_6_8_n_1 : STD_LOGIC;
  signal ram_reg_192_255_6_8_n_2 : STD_LOGIC;
  signal ram_reg_192_255_9_11_n_0 : STD_LOGIC;
  signal ram_reg_192_255_9_11_n_1 : STD_LOGIC;
  signal ram_reg_192_255_9_11_n_2 : STD_LOGIC;
  signal ram_reg_64_127_0_2_i_1_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal ram_reg_64_127_12_14_n_0 : STD_LOGIC;
  signal ram_reg_64_127_12_14_n_1 : STD_LOGIC;
  signal ram_reg_64_127_12_14_n_2 : STD_LOGIC;
  signal ram_reg_64_127_15_17_n_0 : STD_LOGIC;
  signal ram_reg_64_127_15_17_n_1 : STD_LOGIC;
  signal ram_reg_64_127_15_17_n_2 : STD_LOGIC;
  signal ram_reg_64_127_18_20_n_0 : STD_LOGIC;
  signal ram_reg_64_127_18_20_n_1 : STD_LOGIC;
  signal ram_reg_64_127_18_20_n_2 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal ram_reg_64_127_6_8_n_0 : STD_LOGIC;
  signal ram_reg_64_127_6_8_n_1 : STD_LOGIC;
  signal ram_reg_64_127_6_8_n_2 : STD_LOGIC;
  signal ram_reg_64_127_9_11_n_0 : STD_LOGIC;
  signal ram_reg_64_127_9_11_n_1 : STD_LOGIC;
  signal ram_reg_64_127_9_11_n_2 : STD_LOGIC;
  signal \^slv_reg2_reg[2]\ : STD_LOGIC;
  signal \^slv_reg2_reg[2]_0\ : STD_LOGIC;
  signal \^slv_reg2_reg[2]_1\ : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_128_191_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_128_191_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_128_191_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_128_191_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_128_191_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_192_255_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_192_255_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_192_255_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_192_255_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_192_255_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_9_11_DOD_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state_q[2]_i_11\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \data_write_addr_q[3]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \data_write_addr_q[6]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \data_write_addr_q[7]_i_3\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \data_write_addr_q[8]_i_3\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \flush_addr_q[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \flush_addr_q[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \flush_addr_q[3]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \flush_addr_q[5]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \flush_addr_q[6]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \flush_addr_q[7]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \flush_addr_q[7]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of flush_last_q_i_2 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mem_addr_m_q[10]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \mem_addr_m_q[11]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \mem_addr_m_q[12]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \mem_addr_m_q[13]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \mem_addr_m_q[14]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \mem_addr_m_q[15]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \mem_addr_m_q[16]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \mem_addr_m_q[17]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \mem_addr_m_q[18]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \mem_addr_m_q[19]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \mem_addr_m_q[20]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \mem_addr_m_q[21]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \mem_addr_m_q[22]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \mem_addr_m_q[23]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \mem_addr_m_q[24]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mem_addr_m_q[25]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mem_addr_m_q[26]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \mem_addr_m_q[27]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \mem_addr_m_q[28]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \mem_addr_m_q[29]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \mem_addr_m_q[2]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \mem_addr_m_q[30]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \mem_addr_m_q[31]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \mem_addr_m_q[3]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \mem_addr_m_q[4]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \mem_addr_m_q[5]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \mem_addr_m_q[6]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \mem_addr_m_q[7]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \mem_addr_m_q[8]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \mem_addr_m_q[9]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \mem_data_m_q[0]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \mem_data_m_q[10]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \mem_data_m_q[11]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \mem_data_m_q[12]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \mem_data_m_q[13]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \mem_data_m_q[14]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mem_data_m_q[15]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mem_data_m_q[16]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \mem_data_m_q[17]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \mem_data_m_q[18]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \mem_data_m_q[19]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \mem_data_m_q[1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \mem_data_m_q[20]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \mem_data_m_q[21]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \mem_data_m_q[22]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mem_data_m_q[23]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mem_data_m_q[24]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \mem_data_m_q[25]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \mem_data_m_q[26]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mem_data_m_q[27]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mem_data_m_q[28]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \mem_data_m_q[29]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \mem_data_m_q[2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \mem_data_m_q[30]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \mem_data_m_q[31]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \mem_data_m_q[3]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \mem_data_m_q[4]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mem_data_m_q[5]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mem_data_m_q[6]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \mem_data_m_q[7]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \mem_data_m_q[8]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \mem_data_m_q[9]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of mem_writeback_m_q_i_4 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \pmem_addr_q[31]_i_8\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \pmem_len_q[1]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \pmem_len_q[2]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \pmem_len_q[3]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \pmem_len_q[5]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \pmem_len_q[6]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \pmem_len_q[7]_i_2\ : label is "soft_lutpair98";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_2 : label is 5376;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_2 : label is "u_core/u_tag0/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_12_14 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_12_14 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_14 : label is "u_core/u_tag0/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_12_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_14 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_15_17 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_15_17 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_17 : label is "u_core/u_tag0/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_15_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_17 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_17 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_18_20 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_18_20 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_0_63_18_20 : label is "u_core/u_tag0/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_18_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_18_20 : label is 63;
  attribute ram_offset of ram_reg_0_63_18_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_18_20 : label is 18;
  attribute ram_slice_end of ram_reg_0_63_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_3_5 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_5 : label is "u_core/u_tag0/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_6_8 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_6_8 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_8 : label is "u_core/u_tag0/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_6_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_8 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_9_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_9_11 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_11 : label is "u_core/u_tag0/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_9_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_11 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_11 : label is 11;
  attribute SOFT_HLUTNM of ram_reg_0_i_43 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of ram_reg_0_i_45 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of ram_reg_0_i_56 : label is "soft_lutpair95";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of ram_reg_128_191_0_2 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_128_191_0_2 : label is "u_core/u_tag0/ram";
  attribute RTL_RAM_TYPE of ram_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of ram_reg_128_191_0_2 : label is 191;
  attribute ram_offset of ram_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of ram_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_128_191_12_14 : label is "";
  attribute RTL_RAM_BITS of ram_reg_128_191_12_14 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_128_191_12_14 : label is "u_core/u_tag0/ram";
  attribute RTL_RAM_TYPE of ram_reg_128_191_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_128_191_12_14 : label is 128;
  attribute ram_addr_end of ram_reg_128_191_12_14 : label is 191;
  attribute ram_offset of ram_reg_128_191_12_14 : label is 0;
  attribute ram_slice_begin of ram_reg_128_191_12_14 : label is 12;
  attribute ram_slice_end of ram_reg_128_191_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_128_191_15_17 : label is "";
  attribute RTL_RAM_BITS of ram_reg_128_191_15_17 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_128_191_15_17 : label is "u_core/u_tag0/ram";
  attribute RTL_RAM_TYPE of ram_reg_128_191_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_128_191_15_17 : label is 128;
  attribute ram_addr_end of ram_reg_128_191_15_17 : label is 191;
  attribute ram_offset of ram_reg_128_191_15_17 : label is 0;
  attribute ram_slice_begin of ram_reg_128_191_15_17 : label is 15;
  attribute ram_slice_end of ram_reg_128_191_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_128_191_18_20 : label is "";
  attribute RTL_RAM_BITS of ram_reg_128_191_18_20 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_128_191_18_20 : label is "u_core/u_tag0/ram";
  attribute RTL_RAM_TYPE of ram_reg_128_191_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_128_191_18_20 : label is 128;
  attribute ram_addr_end of ram_reg_128_191_18_20 : label is 191;
  attribute ram_offset of ram_reg_128_191_18_20 : label is 0;
  attribute ram_slice_begin of ram_reg_128_191_18_20 : label is 18;
  attribute ram_slice_end of ram_reg_128_191_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of ram_reg_128_191_3_5 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_128_191_3_5 : label is "u_core/u_tag0/ram";
  attribute RTL_RAM_TYPE of ram_reg_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_128_191_3_5 : label is 128;
  attribute ram_addr_end of ram_reg_128_191_3_5 : label is 191;
  attribute ram_offset of ram_reg_128_191_3_5 : label is 0;
  attribute ram_slice_begin of ram_reg_128_191_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_128_191_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_128_191_6_8 : label is "";
  attribute RTL_RAM_BITS of ram_reg_128_191_6_8 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_128_191_6_8 : label is "u_core/u_tag0/ram";
  attribute RTL_RAM_TYPE of ram_reg_128_191_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_128_191_6_8 : label is 128;
  attribute ram_addr_end of ram_reg_128_191_6_8 : label is 191;
  attribute ram_offset of ram_reg_128_191_6_8 : label is 0;
  attribute ram_slice_begin of ram_reg_128_191_6_8 : label is 6;
  attribute ram_slice_end of ram_reg_128_191_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_128_191_9_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_128_191_9_11 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_128_191_9_11 : label is "u_core/u_tag0/ram";
  attribute RTL_RAM_TYPE of ram_reg_128_191_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_128_191_9_11 : label is 128;
  attribute ram_addr_end of ram_reg_128_191_9_11 : label is 191;
  attribute ram_offset of ram_reg_128_191_9_11 : label is 0;
  attribute ram_slice_begin of ram_reg_128_191_9_11 : label is 9;
  attribute ram_slice_end of ram_reg_128_191_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of ram_reg_192_255_0_2 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_192_255_0_2 : label is "u_core/u_tag0/ram";
  attribute RTL_RAM_TYPE of ram_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of ram_reg_192_255_0_2 : label is 255;
  attribute ram_offset of ram_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of ram_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_192_255_12_14 : label is "";
  attribute RTL_RAM_BITS of ram_reg_192_255_12_14 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_192_255_12_14 : label is "u_core/u_tag0/ram";
  attribute RTL_RAM_TYPE of ram_reg_192_255_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_192_255_12_14 : label is 192;
  attribute ram_addr_end of ram_reg_192_255_12_14 : label is 255;
  attribute ram_offset of ram_reg_192_255_12_14 : label is 0;
  attribute ram_slice_begin of ram_reg_192_255_12_14 : label is 12;
  attribute ram_slice_end of ram_reg_192_255_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_192_255_15_17 : label is "";
  attribute RTL_RAM_BITS of ram_reg_192_255_15_17 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_192_255_15_17 : label is "u_core/u_tag0/ram";
  attribute RTL_RAM_TYPE of ram_reg_192_255_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_192_255_15_17 : label is 192;
  attribute ram_addr_end of ram_reg_192_255_15_17 : label is 255;
  attribute ram_offset of ram_reg_192_255_15_17 : label is 0;
  attribute ram_slice_begin of ram_reg_192_255_15_17 : label is 15;
  attribute ram_slice_end of ram_reg_192_255_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_192_255_18_20 : label is "";
  attribute RTL_RAM_BITS of ram_reg_192_255_18_20 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_192_255_18_20 : label is "u_core/u_tag0/ram";
  attribute RTL_RAM_TYPE of ram_reg_192_255_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_192_255_18_20 : label is 192;
  attribute ram_addr_end of ram_reg_192_255_18_20 : label is 255;
  attribute ram_offset of ram_reg_192_255_18_20 : label is 0;
  attribute ram_slice_begin of ram_reg_192_255_18_20 : label is 18;
  attribute ram_slice_end of ram_reg_192_255_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of ram_reg_192_255_3_5 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_192_255_3_5 : label is "u_core/u_tag0/ram";
  attribute RTL_RAM_TYPE of ram_reg_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_192_255_3_5 : label is 192;
  attribute ram_addr_end of ram_reg_192_255_3_5 : label is 255;
  attribute ram_offset of ram_reg_192_255_3_5 : label is 0;
  attribute ram_slice_begin of ram_reg_192_255_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_192_255_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_192_255_6_8 : label is "";
  attribute RTL_RAM_BITS of ram_reg_192_255_6_8 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_192_255_6_8 : label is "u_core/u_tag0/ram";
  attribute RTL_RAM_TYPE of ram_reg_192_255_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_192_255_6_8 : label is 192;
  attribute ram_addr_end of ram_reg_192_255_6_8 : label is 255;
  attribute ram_offset of ram_reg_192_255_6_8 : label is 0;
  attribute ram_slice_begin of ram_reg_192_255_6_8 : label is 6;
  attribute ram_slice_end of ram_reg_192_255_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_192_255_9_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_192_255_9_11 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_192_255_9_11 : label is "u_core/u_tag0/ram";
  attribute RTL_RAM_TYPE of ram_reg_192_255_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_192_255_9_11 : label is 192;
  attribute ram_addr_end of ram_reg_192_255_9_11 : label is 255;
  attribute ram_offset of ram_reg_192_255_9_11 : label is 0;
  attribute ram_slice_begin of ram_reg_192_255_9_11 : label is 9;
  attribute ram_slice_end of ram_reg_192_255_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of ram_reg_64_127_0_2 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_64_127_0_2 : label is "u_core/u_tag0/ram";
  attribute RTL_RAM_TYPE of ram_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_0_2 : label is 127;
  attribute ram_offset of ram_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of ram_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_12_14 : label is "";
  attribute RTL_RAM_BITS of ram_reg_64_127_12_14 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_64_127_12_14 : label is "u_core/u_tag0/ram";
  attribute RTL_RAM_TYPE of ram_reg_64_127_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_64_127_12_14 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_12_14 : label is 127;
  attribute ram_offset of ram_reg_64_127_12_14 : label is 0;
  attribute ram_slice_begin of ram_reg_64_127_12_14 : label is 12;
  attribute ram_slice_end of ram_reg_64_127_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_15_17 : label is "";
  attribute RTL_RAM_BITS of ram_reg_64_127_15_17 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_64_127_15_17 : label is "u_core/u_tag0/ram";
  attribute RTL_RAM_TYPE of ram_reg_64_127_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_64_127_15_17 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_15_17 : label is 127;
  attribute ram_offset of ram_reg_64_127_15_17 : label is 0;
  attribute ram_slice_begin of ram_reg_64_127_15_17 : label is 15;
  attribute ram_slice_end of ram_reg_64_127_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_18_20 : label is "";
  attribute RTL_RAM_BITS of ram_reg_64_127_18_20 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_64_127_18_20 : label is "u_core/u_tag0/ram";
  attribute RTL_RAM_TYPE of ram_reg_64_127_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_64_127_18_20 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_18_20 : label is 127;
  attribute ram_offset of ram_reg_64_127_18_20 : label is 0;
  attribute ram_slice_begin of ram_reg_64_127_18_20 : label is 18;
  attribute ram_slice_end of ram_reg_64_127_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of ram_reg_64_127_3_5 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_64_127_3_5 : label is "u_core/u_tag0/ram";
  attribute RTL_RAM_TYPE of ram_reg_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_3_5 : label is 127;
  attribute ram_offset of ram_reg_64_127_3_5 : label is 0;
  attribute ram_slice_begin of ram_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_64_127_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_6_8 : label is "";
  attribute RTL_RAM_BITS of ram_reg_64_127_6_8 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_64_127_6_8 : label is "u_core/u_tag0/ram";
  attribute RTL_RAM_TYPE of ram_reg_64_127_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_64_127_6_8 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_6_8 : label is 127;
  attribute ram_offset of ram_reg_64_127_6_8 : label is 0;
  attribute ram_slice_begin of ram_reg_64_127_6_8 : label is 6;
  attribute ram_slice_end of ram_reg_64_127_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_9_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_64_127_9_11 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_64_127_9_11 : label is "u_core/u_tag0/ram";
  attribute RTL_RAM_TYPE of ram_reg_64_127_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_64_127_9_11 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_9_11 : label is 127;
  attribute ram_offset of ram_reg_64_127_9_11 : label is 0;
  attribute ram_slice_begin of ram_reg_64_127_9_11 : label is 9;
  attribute ram_slice_end of ram_reg_64_127_9_11 : label is 11;
begin
  \FSM_sequential_state_q_reg[0]_0\ <= \^fsm_sequential_state_q_reg[0]_0\;
  \FSM_sequential_state_q_reg[0]_1\ <= \^fsm_sequential_state_q_reg[0]_1\;
  \FSM_sequential_state_q_reg[0]_2\ <= \^fsm_sequential_state_q_reg[0]_2\;
  \FSM_sequential_state_q_reg[3]\ <= \^fsm_sequential_state_q_reg[3]\;
  addr0_i(7 downto 0) <= \^addr0_i\(7 downto 0);
  \data_write_addr_q_reg[0]\ <= \^data_write_addr_q_reg[0]\;
  \data_write_addr_q_reg[2]\ <= \^data_write_addr_q_reg[2]\;
  flush_last_q_reg <= \^flush_last_q_reg\;
  in6 <= \^in6\;
  \mem_addr_m_q_reg[10]\ <= \^mem_addr_m_q_reg[10]\;
  \mem_addr_m_q_reg[11]\ <= \^mem_addr_m_q_reg[11]\;
  \mem_addr_m_q_reg[6]\ <= \^mem_addr_m_q_reg[6]\;
  \mem_addr_m_q_reg[9]\ <= \^mem_addr_m_q_reg[9]\;
  \mem_addr_m_q_reg[9]_0\ <= \^mem_addr_m_q_reg[9]_0\;
  \mem_wr_m_q_reg[2]\ <= \^mem_wr_m_q_reg[2]\;
  pmem_rd_q_reg <= \^pmem_rd_q_reg\;
  \ram_read0_q_reg[20]_0\(20 downto 0) <= \^ram_read0_q_reg[20]_0\(20 downto 0);
  \slv_reg2_reg[2]\ <= \^slv_reg2_reg[2]\;
  \slv_reg2_reg[2]_0\ <= \^slv_reg2_reg[2]_0\;
  \slv_reg2_reg[2]_1\ <= \^slv_reg2_reg[2]_1\;
\FSM_sequential_state_q[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C332CF32"
    )
        port map (
      I0 => \FSM_sequential_state_q[0]_i_4_n_0\,
      I1 => \flush_addr_q_reg[7]\(3),
      I2 => \flush_addr_q_reg[7]\(2),
      I3 => \flush_addr_q_reg[7]\(0),
      I4 => ram_reg_1,
      O => \FSM_sequential_state_q[0]_i_2_n_0\
    );
\FSM_sequential_state_q[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888FFFF88888F88"
    )
        port map (
      I0 => \^mem_wr_m_q_reg[2]\,
      I1 => \FSM_sequential_state_q[0]_i_2_1\,
      I2 => \FSM_sequential_state_q[0]_i_2_0\(3),
      I3 => \FSM_sequential_state_q[0]_i_2_0\(1),
      I4 => \^fsm_sequential_state_q_reg[0]_1\,
      I5 => \FSM_sequential_state_q[0]_i_2_0\(2),
      O => \FSM_sequential_state_q[0]_i_4_n_0\
    );
\FSM_sequential_state_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAFEAA"
    )
        port map (
      I0 => \FSM_sequential_state_q[1]_i_2_n_0\,
      I1 => \FSM_sequential_state_q_reg[1]_0\,
      I2 => \FSM_sequential_state_q_reg[1]_1\,
      I3 => \flush_addr_q_reg[7]\(3),
      I4 => \FSM_sequential_state_q_reg[1]_2\,
      I5 => \FSM_sequential_state_q_reg[1]_3\,
      O => \FSM_sequential_state_q_reg[2]\(1)
    );
\FSM_sequential_state_q[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAAAAAAAA08"
    )
        port map (
      I0 => \FSM_sequential_state_q_reg[1]_4\,
      I1 => \^mem_wr_m_q_reg[2]\,
      I2 => \FSM_sequential_state_q_reg[1]\,
      I3 => \^in6\,
      I4 => \flush_addr_q_reg[7]\(2),
      I5 => \flush_addr_q_reg[7]\(1),
      O => \FSM_sequential_state_q[1]_i_2_n_0\
    );
\FSM_sequential_state_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAA0EAAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_state_q[2]_i_2_n_0\,
      I1 => \FSM_sequential_state_q_reg[2]_0\,
      I2 => \flush_addr_q_reg[7]\(2),
      I3 => \flush_addr_q_reg[7]\(0),
      I4 => \flush_addr_q_reg[7]\(1),
      I5 => \FSM_sequential_state_q[2]_i_4_n_0\,
      O => \FSM_sequential_state_q_reg[2]\(2)
    );
\FSM_sequential_state_q[2]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \FSM_sequential_state_q[2]_i_7_0\,
      I1 => \^ram_read0_q_reg[20]_0\(20),
      I2 => \^ram_read0_q_reg[20]_0\(19),
      I3 => mem_writeback_m_q_reg_1(1),
      I4 => mem_writeback_m_q_reg_1(0),
      O => \FSM_sequential_state_q[2]_i_10_n_0\
    );
\FSM_sequential_state_q[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \FSM_sequential_state_q[0]_i_2_0\(2),
      I1 => \^fsm_sequential_state_q_reg[0]_1\,
      I2 => \^mem_wr_m_q_reg[2]\,
      I3 => \flush_addr_q_reg[7]\(1),
      O => \FSM_sequential_state_q[2]_i_11_n_0\
    );
\FSM_sequential_state_q[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00002AAA"
    )
        port map (
      I0 => \FSM_sequential_state_q_reg[2]_2\,
      I1 => mem_wr_m_q(0),
      I2 => \FSM_sequential_state_q_reg[2]_3\,
      I3 => \FSM_sequential_state_q_reg[2]_4\,
      I4 => \FSM_sequential_state_q[2]_i_7_n_0\,
      I5 => \flush_addr_q_reg[7]\(3),
      O => \FSM_sequential_state_q[2]_i_2_n_0\
    );
\FSM_sequential_state_q[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => mem_writeback_m_q_reg_0,
      I1 => \FSM_sequential_state_q[0]_i_2_0\(0),
      I2 => mem_writeback_m_q_reg,
      I3 => \^mem_wr_m_q_reg[2]\,
      I4 => \flush_addr_q_reg[7]\(0),
      I5 => \FSM_sequential_state_q_reg[2]_1\,
      O => \FSM_sequential_state_q[2]_i_4_n_0\
    );
\FSM_sequential_state_q[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFAFFF30033303"
    )
        port map (
      I0 => \FSM_sequential_state_q[2]_i_10_n_0\,
      I1 => \FSM_sequential_state_q[2]_i_11_n_0\,
      I2 => \flush_addr_q_reg[7]\(2),
      I3 => \flush_addr_q_reg[7]\(1),
      I4 => \FSM_sequential_state_q_reg[2]_3\,
      I5 => \flush_addr_q_reg[7]\(0),
      O => \FSM_sequential_state_q[2]_i_7_n_0\
    );
\FSM_sequential_state_q_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_state_q[0]_i_2_n_0\,
      I1 => \FSM_sequential_state_q_reg[0]_3\,
      O => \FSM_sequential_state_q_reg[2]\(0),
      S => \flush_addr_q_reg[7]\(1)
    );
\data_write_addr_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_write_addr_q_reg[0]\,
      I1 => \data_write_addr_q_reg[0]_0\,
      O => D(0)
    );
\data_write_addr_q[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBABABA"
    )
        port map (
      I0 => \^slv_reg2_reg[2]\,
      I1 => \data_write_addr_q_reg[0]_1\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => ram_reg_1_0,
      I4 => ram_reg_1,
      I5 => \data_write_addr_q_reg[0]_0\,
      O => \count_q_reg[0]\(0)
    );
\data_write_addr_q[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => \data_write_addr_q_reg[10]_0\(2),
      I1 => \data_write_addr_q_reg[0]_0\,
      I2 => \^mem_addr_m_q_reg[11]\,
      I3 => \^mem_addr_m_q_reg[9]\,
      I4 => \data_write_addr_q[10]_i_8_n_0\,
      O => D(3)
    );
\data_write_addr_q[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^fsm_sequential_state_q_reg[0]_0\,
      I1 => \^slv_reg2_reg[2]_1\,
      I2 => \data_write_addr_q_reg[0]_4\,
      I3 => \data_write_addr_q_reg[0]_3\,
      I4 => \data_write_addr_q_reg[0]_2\,
      I5 => \pmem_len_q_reg[0]_2\,
      O => \^slv_reg2_reg[2]\
    );
\data_write_addr_q[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00470000FF47FFFF"
    )
        port map (
      I0 => \ram_q_reg[0][31]\(9),
      I1 => \data_write_addr_q_reg[10]_1\,
      I2 => Q(6),
      I3 => ram_reg_1_1,
      I4 => \^slv_reg2_reg[2]\,
      I5 => \data_write_addr_q_reg[10]\(9),
      O => \^mem_addr_m_q_reg[11]\
    );
\data_write_addr_q[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^mem_addr_m_q_reg[9]_0\,
      I1 => \data_write_addr_q[6]_i_4_n_0\,
      I2 => \^data_write_addr_q_reg[2]\,
      I3 => \^mem_addr_m_q_reg[6]\,
      I4 => \data_write_addr_q[6]_i_6_n_0\,
      I5 => \^mem_addr_m_q_reg[10]\,
      O => \^mem_addr_m_q_reg[9]\
    );
\data_write_addr_q[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAFFFF0ACA0000"
    )
        port map (
      I0 => Q(7),
      I1 => \ram_q_reg[0][31]\(10),
      I2 => \data_write_addr_q_reg[10]_1\,
      I3 => ram_reg_1_1,
      I4 => \^slv_reg2_reg[2]\,
      I5 => \data_write_addr_q_reg[10]\(10),
      O => \data_write_addr_q[10]_i_8_n_0\
    );
\data_write_addr_q[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^slv_reg2_reg[2]\,
      I1 => \data_write_addr_q_reg[10]\(0),
      O => \^data_write_addr_q_reg[0]\
    );
\data_write_addr_q[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00470000FF47FFFF"
    )
        port map (
      I0 => \ram_q_reg[0][31]\(3),
      I1 => \data_write_addr_q_reg[10]_1\,
      I2 => Q(0),
      I3 => ram_reg_1_1,
      I4 => \^slv_reg2_reg[2]\,
      I5 => \data_write_addr_q_reg[10]\(3),
      O => \mem_addr_m_q_reg[5]\
    );
\data_write_addr_q[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F011F0EE"
    )
        port map (
      I0 => \^data_write_addr_q_reg[2]\,
      I1 => \^mem_addr_m_q_reg[6]\,
      I2 => \data_write_addr_q_reg[10]_0\(0),
      I3 => \data_write_addr_q_reg[0]_0\,
      I4 => \data_write_addr_q[6]_i_4_n_0\,
      O => D(1)
    );
\data_write_addr_q[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000101FF00FEFE"
    )
        port map (
      I0 => \^mem_addr_m_q_reg[6]\,
      I1 => \^data_write_addr_q_reg[2]\,
      I2 => \data_write_addr_q[6]_i_4_n_0\,
      I3 => \data_write_addr_q_reg[10]_0\(1),
      I4 => \data_write_addr_q_reg[0]_0\,
      I5 => \data_write_addr_q[6]_i_6_n_0\,
      O => D(2)
    );
\data_write_addr_q[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00470000FF47FFFF"
    )
        port map (
      I0 => \ram_q_reg[0][31]\(4),
      I1 => \data_write_addr_q_reg[10]_1\,
      I2 => Q(1),
      I3 => ram_reg_1_1,
      I4 => \^slv_reg2_reg[2]\,
      I5 => \data_write_addr_q_reg[10]\(4),
      O => \^mem_addr_m_q_reg[6]\
    );
\data_write_addr_q[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \data_write_addr_q_reg[10]\(2),
      I1 => \data_write_addr_q_reg[10]\(0),
      I2 => \data_write_addr_q_reg[10]\(1),
      I3 => \data_write_addr_q_reg[10]\(3),
      I4 => \^slv_reg2_reg[2]\,
      O => \^data_write_addr_q_reg[2]\
    );
\data_write_addr_q[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00470000FF47FFFF"
    )
        port map (
      I0 => \ram_q_reg[0][31]\(5),
      I1 => \data_write_addr_q_reg[10]_1\,
      I2 => Q(2),
      I3 => ram_reg_1_1,
      I4 => \^slv_reg2_reg[2]\,
      I5 => \data_write_addr_q_reg[10]\(5),
      O => \data_write_addr_q[6]_i_4_n_0\
    );
\data_write_addr_q[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00470000FF47FFFF"
    )
        port map (
      I0 => \ram_q_reg[0][31]\(6),
      I1 => \data_write_addr_q_reg[10]_1\,
      I2 => Q(3),
      I3 => ram_reg_1_1,
      I4 => \^slv_reg2_reg[2]\,
      I5 => \data_write_addr_q_reg[10]\(6),
      O => \data_write_addr_q[6]_i_6_n_0\
    );
\data_write_addr_q[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_write_addr_q[6]_i_4_n_0\,
      I1 => \^data_write_addr_q_reg[2]\,
      I2 => \^mem_addr_m_q_reg[6]\,
      I3 => \data_write_addr_q[6]_i_6_n_0\,
      O => \mem_addr_m_q_reg[7]\
    );
\data_write_addr_q[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00470000FF47FFFF"
    )
        port map (
      I0 => \ram_q_reg[0][31]\(7),
      I1 => \data_write_addr_q_reg[10]_1\,
      I2 => Q(4),
      I3 => ram_reg_1_1,
      I4 => \^slv_reg2_reg[2]\,
      I5 => \data_write_addr_q_reg[10]\(7),
      O => \^mem_addr_m_q_reg[9]_0\
    );
\data_write_addr_q[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \data_write_addr_q[6]_i_6_n_0\,
      I1 => \^mem_addr_m_q_reg[6]\,
      I2 => \^data_write_addr_q_reg[2]\,
      I3 => \data_write_addr_q[6]_i_4_n_0\,
      I4 => \^mem_addr_m_q_reg[9]_0\,
      O => \mem_addr_m_q_reg[8]\
    );
\data_write_addr_q[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00470000FF47FFFF"
    )
        port map (
      I0 => \ram_q_reg[0][31]\(8),
      I1 => \data_write_addr_q_reg[10]_1\,
      I2 => Q(5),
      I3 => ram_reg_1_1,
      I4 => \^slv_reg2_reg[2]\,
      I5 => \data_write_addr_q_reg[10]\(8),
      O => \^mem_addr_m_q_reg[10]\
    );
\flush_addr_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \flush_addr_q[7]_i_3_n_0\,
      I1 => Q(0),
      O => \flush_addr_q_reg[6]\(0)
    );
\flush_addr_q[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \flush_addr_q[7]_i_3_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      O => \flush_addr_q_reg[6]\(1)
    );
\flush_addr_q[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \flush_addr_q[7]_i_3_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      O => \flush_addr_q_reg[6]\(2)
    );
\flush_addr_q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \flush_addr_q[7]_i_3_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      O => \flush_addr_q_reg[6]\(3)
    );
\flush_addr_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \flush_addr_q[7]_i_3_n_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      I5 => Q(4),
      O => \flush_addr_q_reg[6]\(4)
    );
\flush_addr_q[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \flush_addr_q[7]_i_3_n_0\,
      I1 => \flush_addr_q_reg[5]\,
      I2 => Q(5),
      O => \flush_addr_q_reg[6]\(5)
    );
\flush_addr_q[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \flush_addr_q[7]_i_3_n_0\,
      I1 => \flush_addr_q_reg[7]_0\,
      I2 => Q(6),
      O => \flush_addr_q_reg[6]\(6)
    );
\flush_addr_q[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \flush_addr_q[7]_i_3_n_0\,
      I1 => \flush_addr_q_reg[7]\(3),
      I2 => \flush_addr_q_reg[7]\(2),
      I3 => \flush_addr_q_reg[7]\(1),
      I4 => \flush_addr_q_reg[7]\(0),
      O => E(0)
    );
\flush_addr_q[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \flush_addr_q[7]_i_3_n_0\,
      I1 => \flush_addr_q_reg[7]_0\,
      I2 => Q(6),
      I3 => Q(7),
      O => \flush_addr_q_reg[6]\(7)
    );
\flush_addr_q[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08100010"
    )
        port map (
      I0 => \flush_addr_q_reg[7]\(0),
      I1 => \flush_addr_q_reg[7]\(1),
      I2 => \flush_addr_q_reg[7]\(3),
      I3 => \flush_addr_q_reg[7]\(2),
      I4 => \^slv_reg2_reg[2]_0\,
      O => \flush_addr_q[7]_i_3_n_0\
    );
\flush_addr_q[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^flush_last_q_reg\,
      I1 => \^slv_reg2_reg[2]_1\,
      I2 => \^fsm_sequential_state_q_reg[0]_0\,
      I3 => \data_write_addr_q_reg[0]_2\,
      O => \^slv_reg2_reg[2]_0\
    );
flush_last_q_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \flush_addr_q_reg[7]\(0),
      I1 => \flush_addr_q_reg[7]\(1),
      I2 => \flush_addr_q_reg[7]\(2),
      I3 => \flush_addr_q_reg[7]\(3),
      O => \^fsm_sequential_state_q_reg[0]_2\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(3),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][16]\,
      I5 => \ram_q_reg[0][31]\(14),
      O => \pmem_addr_q_reg[16]\(3)
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(2),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][15]\,
      I5 => \ram_q_reg[0][31]\(13),
      O => \pmem_addr_q_reg[16]\(2)
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(1),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][14]\,
      I5 => \ram_q_reg[0][31]\(12),
      O => \pmem_addr_q_reg[16]\(1)
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(0),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][13]_0\,
      I5 => \ram_q_reg[0][31]\(11),
      O => \pmem_addr_q_reg[16]\(0)
    );
\i__carry__3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(7),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][20]\,
      I5 => \ram_q_reg[0][31]\(18),
      O => \pmem_addr_q_reg[20]\(3)
    );
\i__carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(6),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][19]\,
      I5 => \ram_q_reg[0][31]\(17),
      O => \pmem_addr_q_reg[20]\(2)
    );
\i__carry__3_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(5),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][18]\,
      I5 => \ram_q_reg[0][31]\(16),
      O => \pmem_addr_q_reg[20]\(1)
    );
\i__carry__3_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(4),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][17]\,
      I5 => \ram_q_reg[0][31]\(15),
      O => \pmem_addr_q_reg[20]\(0)
    );
\i__carry__4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(11),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][24]\,
      I5 => \ram_q_reg[0][31]\(22),
      O => \pmem_addr_q_reg[24]\(3)
    );
\i__carry__4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(10),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][23]\,
      I5 => \ram_q_reg[0][31]\(21),
      O => \pmem_addr_q_reg[24]\(2)
    );
\i__carry__4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(9),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][22]\,
      I5 => \ram_q_reg[0][31]\(20),
      O => \pmem_addr_q_reg[24]\(1)
    );
\i__carry__4_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(8),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][21]\,
      I5 => \ram_q_reg[0][31]\(19),
      O => \pmem_addr_q_reg[24]\(0)
    );
\i__carry__5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(15),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][28]\,
      I5 => \ram_q_reg[0][31]\(26),
      O => \pmem_addr_q_reg[28]\(3)
    );
\i__carry__5_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(14),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][27]\,
      I5 => \ram_q_reg[0][31]\(25),
      O => \pmem_addr_q_reg[28]\(2)
    );
\i__carry__5_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(13),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][26]\,
      I5 => \ram_q_reg[0][31]\(24),
      O => \pmem_addr_q_reg[28]\(1)
    );
\i__carry__5_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(12),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][25]\,
      I5 => \ram_q_reg[0][31]\(23),
      O => \pmem_addr_q_reg[28]\(0)
    );
\i__carry__6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(18),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][31]_1\,
      I5 => \ram_q_reg[0][31]\(29),
      O => \pmem_addr_q_reg[31]_0\(2)
    );
\i__carry__6_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(17),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][30]\,
      I5 => \ram_q_reg[0][31]\(28),
      O => \pmem_addr_q_reg[31]_0\(1)
    );
\i__carry__6_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(16),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][29]\,
      I5 => \ram_q_reg[0][31]\(27),
      O => \pmem_addr_q_reg[31]_0\(0)
    );
\mem_addr_m_q[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(8),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_addr_reg[31]\(8)
    );
\mem_addr_m_q[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(9),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_addr_reg[31]\(9)
    );
\mem_addr_m_q[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(10),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_addr_reg[31]\(10)
    );
\mem_addr_m_q[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(11),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_addr_reg[31]\(11)
    );
\mem_addr_m_q[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(12),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_addr_reg[31]\(12)
    );
\mem_addr_m_q[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(13),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_addr_reg[31]\(13)
    );
\mem_addr_m_q[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(14),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_addr_reg[31]\(14)
    );
\mem_addr_m_q[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(15),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_addr_reg[31]\(15)
    );
\mem_addr_m_q[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(16),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_addr_reg[31]\(16)
    );
\mem_addr_m_q[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(17),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_addr_reg[31]\(17)
    );
\mem_addr_m_q[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(18),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_addr_reg[31]\(18)
    );
\mem_addr_m_q[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(19),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_addr_reg[31]\(19)
    );
\mem_addr_m_q[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(20),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_addr_reg[31]\(20)
    );
\mem_addr_m_q[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(21),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_addr_reg[31]\(21)
    );
\mem_addr_m_q[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(22),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_addr_reg[31]\(22)
    );
\mem_addr_m_q[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(23),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_addr_reg[31]\(23)
    );
\mem_addr_m_q[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(24),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_addr_reg[31]\(24)
    );
\mem_addr_m_q[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(25),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_addr_reg[31]\(25)
    );
\mem_addr_m_q[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(26),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_addr_reg[31]\(26)
    );
\mem_addr_m_q[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(27),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_addr_reg[31]\(27)
    );
\mem_addr_m_q[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(0),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_addr_reg[31]\(0)
    );
\mem_addr_m_q[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(28),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_addr_reg[31]\(28)
    );
\mem_addr_m_q[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(29),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_addr_reg[31]\(29)
    );
\mem_addr_m_q[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \flush_addr_q_reg[7]\(3),
      I1 => \flush_addr_q_reg[7]\(2),
      I2 => \flush_addr_q_reg[7]\(1),
      I3 => \^mem_wr_m_q_reg[2]\,
      I4 => \flush_addr_q_reg[7]\(0),
      O => \^fsm_sequential_state_q_reg[3]\
    );
\mem_addr_m_q[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(1),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_addr_reg[31]\(1)
    );
\mem_addr_m_q[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(2),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_addr_reg[31]\(2)
    );
\mem_addr_m_q[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(3),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_addr_reg[31]\(3)
    );
\mem_addr_m_q[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(4),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_addr_reg[31]\(4)
    );
\mem_addr_m_q[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(5),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_addr_reg[31]\(5)
    );
\mem_addr_m_q[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(6),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_addr_reg[31]\(6)
    );
\mem_addr_m_q[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(7),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_addr_reg[31]\(7)
    );
\mem_data_m_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(30),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(0)
    );
\mem_data_m_q[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(40),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(10)
    );
\mem_data_m_q[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(41),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(11)
    );
\mem_data_m_q[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(42),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(12)
    );
\mem_data_m_q[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(43),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(13)
    );
\mem_data_m_q[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(44),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(14)
    );
\mem_data_m_q[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(45),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(15)
    );
\mem_data_m_q[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(46),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(16)
    );
\mem_data_m_q[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(47),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(17)
    );
\mem_data_m_q[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(48),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(18)
    );
\mem_data_m_q[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(49),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(19)
    );
\mem_data_m_q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(31),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(1)
    );
\mem_data_m_q[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(50),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(20)
    );
\mem_data_m_q[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(51),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(21)
    );
\mem_data_m_q[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(52),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(22)
    );
\mem_data_m_q[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(53),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(23)
    );
\mem_data_m_q[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(54),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(24)
    );
\mem_data_m_q[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(55),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(25)
    );
\mem_data_m_q[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(56),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(26)
    );
\mem_data_m_q[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(57),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(27)
    );
\mem_data_m_q[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(58),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(28)
    );
\mem_data_m_q[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(59),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(29)
    );
\mem_data_m_q[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(32),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(2)
    );
\mem_data_m_q[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(60),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(30)
    );
\mem_data_m_q[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(61),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(31)
    );
\mem_data_m_q[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(33),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(3)
    );
\mem_data_m_q[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(34),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(4)
    );
\mem_data_m_q[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(35),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(5)
    );
\mem_data_m_q[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(36),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(6)
    );
\mem_data_m_q[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(37),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(7)
    );
\mem_data_m_q[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(38),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(8)
    );
\mem_data_m_q[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(39),
      I1 => \^fsm_sequential_state_q_reg[3]\,
      O => \mem_data_wr_reg[31]\(9)
    );
\mem_wr_m_q[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_wr_m_q_reg[2]_0\,
      I1 => \^fsm_sequential_state_q_reg[0]_1\,
      O => \mem_wr_reg[0]\
    );
\mem_wr_m_q[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \flush_addr_q_reg[7]\(0),
      I1 => \^mem_wr_m_q_reg[2]\,
      I2 => \flush_addr_q_reg[7]\(1),
      I3 => \mem_wr_m_q_reg[2]_1\,
      I4 => \FSM_sequential_state_q[0]_i_2_0\(0),
      I5 => mem_writeback_m_q_reg_0,
      O => \^fsm_sequential_state_q_reg[0]_1\
    );
mem_writeback_m_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_state_q[0]_i_2_0\(2),
      I1 => mem_writeback_m_q_reg_0,
      I2 => \FSM_sequential_state_q[0]_i_2_0\(0),
      I3 => mem_writeback_m_q_reg,
      I4 => \^mem_wr_m_q_reg[2]\,
      I5 => \flush_addr_q_reg[7]\(0),
      O => \^in6\
    );
mem_writeback_m_q_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002A2A2A"
    )
        port map (
      I0 => mem_wr_m_q(0),
      I1 => CO(0),
      I2 => \^ram_read0_q_reg[20]_0\(20),
      I3 => mem_writeback_m_q_reg_2(0),
      I4 => mem_writeback_m_q_reg_1(1),
      O => \^mem_wr_m_q_reg[2]\
    );
\pmem_addr_q[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFBA"
    )
        port map (
      I0 => \^in6\,
      I1 => \FSM_sequential_state_q_reg[1]\,
      I2 => \^mem_wr_m_q_reg[2]\,
      I3 => \flush_addr_q_reg[7]\(3),
      I4 => \flush_addr_q_reg[7]\(0),
      I5 => \flush_addr_q_reg[7]\(1),
      O => \pmem_addr_q[31]_i_10_n_0\
    );
\pmem_addr_q[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888088AAAAAAAA"
    )
        port map (
      I0 => \data_write_addr_q_reg[0]_4\,
      I1 => \data_write_addr_q[10]_i_4\,
      I2 => \data_write_addr_q[10]_i_4_0\,
      I3 => \pmem_addr_q[31]_i_10_n_0\,
      I4 => \data_write_addr_q[10]_i_4_1\,
      I5 => \data_write_addr_q[10]_i_4_2\,
      O => \^flush_last_q_reg\
    );
\pmem_addr_q[31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^mem_wr_m_q_reg[2]\,
      I1 => \flush_addr_q_reg[7]\(0),
      I2 => \flush_addr_q_reg[7]\(1),
      O => \FSM_sequential_state_q_reg[0]\
    );
\pmem_len_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \pmem_len_q_reg[7]\(0),
      I1 => \pmem_len_q[7]_i_4_n_0\,
      O => \pmem_len_q_reg[6]\(0)
    );
\pmem_len_q[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => \pmem_len_q[7]_i_4_n_0\,
      I1 => \pmem_len_q_reg[7]\(1),
      I2 => \pmem_len_q_reg[7]\(0),
      O => \pmem_len_q_reg[6]\(1)
    );
\pmem_len_q[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD57"
    )
        port map (
      I0 => \pmem_len_q[7]_i_4_n_0\,
      I1 => \pmem_len_q_reg[7]\(0),
      I2 => \pmem_len_q_reg[7]\(1),
      I3 => \pmem_len_q_reg[7]\(2),
      O => \pmem_len_q_reg[6]\(2)
    );
\pmem_len_q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \pmem_len_q[7]_i_4_n_0\,
      I1 => \pmem_len_q_reg[7]\(2),
      I2 => \pmem_len_q_reg[7]\(1),
      I3 => \pmem_len_q_reg[7]\(0),
      I4 => \pmem_len_q_reg[7]\(3),
      O => \pmem_len_q_reg[6]\(3)
    );
\pmem_len_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \pmem_len_q[7]_i_4_n_0\,
      I1 => \pmem_len_q_reg[7]\(3),
      I2 => \pmem_len_q_reg[7]\(0),
      I3 => \pmem_len_q_reg[7]\(1),
      I4 => \pmem_len_q_reg[7]\(2),
      I5 => \pmem_len_q_reg[7]\(4),
      O => \pmem_len_q_reg[6]\(4)
    );
\pmem_len_q[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \pmem_len_q[7]_i_4_n_0\,
      I1 => \pmem_len_q_reg[5]\,
      I2 => \pmem_len_q_reg[7]\(5),
      O => \pmem_len_q_reg[6]\(5)
    );
\pmem_len_q[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \pmem_len_q[7]_i_4_n_0\,
      I1 => \pmem_len_q_reg[7]_0\,
      I2 => \pmem_len_q_reg[7]\(6),
      O => \pmem_len_q_reg[6]\(6)
    );
\pmem_len_q[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F8FFFF"
    )
        port map (
      I0 => ram_reg_1,
      I1 => ram_reg_1_0,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \data_write_addr_q_reg[0]_1\,
      I4 => \pmem_len_q[7]_i_4_n_0\,
      O => select_q_reg(0)
    );
\pmem_len_q[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \pmem_len_q[7]_i_4_n_0\,
      I1 => \pmem_len_q_reg[7]\(6),
      I2 => \pmem_len_q_reg[7]_0\,
      I3 => \pmem_len_q_reg[7]\(7),
      O => \pmem_len_q_reg[6]\(7)
    );
\pmem_len_q[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554544"
    )
        port map (
      I0 => \^slv_reg2_reg[2]\,
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]\,
      I3 => \pmem_len_q_reg[0]_0\,
      I4 => \pmem_len_q_reg[0]_1\,
      O => \pmem_len_q[7]_i_4_n_0\
    );
\ram_q[1][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(0),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][13]_0\,
      I5 => \ram_q_reg[0][31]\(11),
      O => \pmem_addr_q_reg[31]\(0)
    );
\ram_q[1][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(1),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][14]\,
      I5 => \ram_q_reg[0][31]\(12),
      O => \pmem_addr_q_reg[31]\(1)
    );
\ram_q[1][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(2),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][15]\,
      I5 => \ram_q_reg[0][31]\(13),
      O => \pmem_addr_q_reg[31]\(2)
    );
\ram_q[1][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(3),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][16]\,
      I5 => \ram_q_reg[0][31]\(14),
      O => \pmem_addr_q_reg[31]\(3)
    );
\ram_q[1][17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(4),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][17]\,
      I5 => \ram_q_reg[0][31]\(15),
      O => \pmem_addr_q_reg[31]\(4)
    );
\ram_q[1][18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(5),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][18]\,
      I5 => \ram_q_reg[0][31]\(16),
      O => \pmem_addr_q_reg[31]\(5)
    );
\ram_q[1][19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(6),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][19]\,
      I5 => \ram_q_reg[0][31]\(17),
      O => \pmem_addr_q_reg[31]\(6)
    );
\ram_q[1][20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(7),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][20]\,
      I5 => \ram_q_reg[0][31]\(18),
      O => \pmem_addr_q_reg[31]\(7)
    );
\ram_q[1][21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(8),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][21]\,
      I5 => \ram_q_reg[0][31]\(19),
      O => \pmem_addr_q_reg[31]\(8)
    );
\ram_q[1][22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(9),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][22]\,
      I5 => \ram_q_reg[0][31]\(20),
      O => \pmem_addr_q_reg[31]\(9)
    );
\ram_q[1][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(10),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][23]\,
      I5 => \ram_q_reg[0][31]\(21),
      O => \pmem_addr_q_reg[31]\(10)
    );
\ram_q[1][24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(11),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][24]\,
      I5 => \ram_q_reg[0][31]\(22),
      O => \pmem_addr_q_reg[31]\(11)
    );
\ram_q[1][25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(12),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][25]\,
      I5 => \ram_q_reg[0][31]\(23),
      O => \pmem_addr_q_reg[31]\(12)
    );
\ram_q[1][26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(13),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][26]\,
      I5 => \ram_q_reg[0][31]\(24),
      O => \pmem_addr_q_reg[31]\(13)
    );
\ram_q[1][27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(14),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][27]\,
      I5 => \ram_q_reg[0][31]\(25),
      O => \pmem_addr_q_reg[31]\(14)
    );
\ram_q[1][28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(15),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][28]\,
      I5 => \ram_q_reg[0][31]\(26),
      O => \pmem_addr_q_reg[31]\(15)
    );
\ram_q[1][29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(16),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][29]\,
      I5 => \ram_q_reg[0][31]\(27),
      O => \pmem_addr_q_reg[31]\(16)
    );
\ram_q[1][30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(17),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][30]\,
      I5 => \ram_q_reg[0][31]\(28),
      O => \pmem_addr_q_reg[31]\(17)
    );
\ram_q[1][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB3BBBC8880888"
    )
        port map (
      I0 => \ram_q_reg[0][31]_0\(18),
      I1 => \^pmem_rd_q_reg\,
      I2 => \pmem_len_q_reg[0]_2\,
      I3 => \ram_q_reg[0][13]\,
      I4 => \ram_q_reg[0][31]_1\,
      I5 => \ram_q_reg[0][31]\(29),
      O => \pmem_addr_q_reg[31]\(18)
    );
\ram_q[1][68]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5545"
    )
        port map (
      I0 => pmem_rd_q,
      I1 => \^flush_last_q_reg\,
      I2 => \data_write_addr_q_reg[0]_2\,
      I3 => ram_reg_1_0,
      O => \^pmem_rd_q_reg\
    );
\ram_read0_q[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(0),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q[20]_i_5__0_n_0\,
      I5 => ram_read0_q2(0),
      O => ram_read0_q0(0)
    );
\ram_read0_q[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(0),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q_reg[0]_0\,
      I5 => \ram_read0_q2__0\(0),
      O => flushing_q_reg(0)
    );
\ram_read0_q[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_0_2_n_0,
      I1 => ram_reg_128_191_0_2_n_0,
      I2 => \^addr0_i\(7),
      I3 => ram_reg_64_127_0_2_n_0,
      I4 => \^addr0_i\(6),
      I5 => ram_reg_0_63_0_2_n_0,
      O => ram_read0_q2(0)
    );
\ram_read0_q[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(10),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q[20]_i_5__0_n_0\,
      I5 => ram_read0_q2(10),
      O => ram_read0_q0(10)
    );
\ram_read0_q[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(10),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q_reg[0]_0\,
      I5 => \ram_read0_q2__0\(10),
      O => flushing_q_reg(10)
    );
\ram_read0_q[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_9_11_n_1,
      I1 => ram_reg_128_191_9_11_n_1,
      I2 => \^addr0_i\(7),
      I3 => ram_reg_64_127_9_11_n_1,
      I4 => \^addr0_i\(6),
      I5 => ram_reg_0_63_9_11_n_1,
      O => ram_read0_q2(10)
    );
\ram_read0_q[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(11),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q[20]_i_5__0_n_0\,
      I5 => ram_read0_q2(11),
      O => ram_read0_q0(11)
    );
\ram_read0_q[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(11),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q_reg[0]_0\,
      I5 => \ram_read0_q2__0\(11),
      O => flushing_q_reg(11)
    );
\ram_read0_q[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_9_11_n_2,
      I1 => ram_reg_128_191_9_11_n_2,
      I2 => \^addr0_i\(7),
      I3 => ram_reg_64_127_9_11_n_2,
      I4 => \^addr0_i\(6),
      I5 => ram_reg_0_63_9_11_n_2,
      O => ram_read0_q2(11)
    );
\ram_read0_q[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(12),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q[20]_i_5__0_n_0\,
      I5 => ram_read0_q2(12),
      O => ram_read0_q0(12)
    );
\ram_read0_q[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(12),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q_reg[0]_0\,
      I5 => \ram_read0_q2__0\(12),
      O => flushing_q_reg(12)
    );
\ram_read0_q[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_12_14_n_0,
      I1 => ram_reg_128_191_12_14_n_0,
      I2 => \^addr0_i\(7),
      I3 => ram_reg_64_127_12_14_n_0,
      I4 => \^addr0_i\(6),
      I5 => ram_reg_0_63_12_14_n_0,
      O => ram_read0_q2(12)
    );
\ram_read0_q[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(13),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q[20]_i_5__0_n_0\,
      I5 => ram_read0_q2(13),
      O => ram_read0_q0(13)
    );
\ram_read0_q[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(13),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q_reg[0]_0\,
      I5 => \ram_read0_q2__0\(13),
      O => flushing_q_reg(13)
    );
\ram_read0_q[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_12_14_n_1,
      I1 => ram_reg_128_191_12_14_n_1,
      I2 => \^addr0_i\(7),
      I3 => ram_reg_64_127_12_14_n_1,
      I4 => \^addr0_i\(6),
      I5 => ram_reg_0_63_12_14_n_1,
      O => ram_read0_q2(13)
    );
\ram_read0_q[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(14),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q[20]_i_5__0_n_0\,
      I5 => ram_read0_q2(14),
      O => ram_read0_q0(14)
    );
\ram_read0_q[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(14),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q_reg[0]_0\,
      I5 => \ram_read0_q2__0\(14),
      O => flushing_q_reg(14)
    );
\ram_read0_q[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_12_14_n_2,
      I1 => ram_reg_128_191_12_14_n_2,
      I2 => \^addr0_i\(7),
      I3 => ram_reg_64_127_12_14_n_2,
      I4 => \^addr0_i\(6),
      I5 => ram_reg_0_63_12_14_n_2,
      O => ram_read0_q2(14)
    );
\ram_read0_q[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(15),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q[20]_i_5__0_n_0\,
      I5 => ram_read0_q2(15),
      O => ram_read0_q0(15)
    );
\ram_read0_q[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(15),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q_reg[0]_0\,
      I5 => \ram_read0_q2__0\(15),
      O => flushing_q_reg(15)
    );
\ram_read0_q[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_15_17_n_0,
      I1 => ram_reg_128_191_15_17_n_0,
      I2 => \^addr0_i\(7),
      I3 => ram_reg_64_127_15_17_n_0,
      I4 => \^addr0_i\(6),
      I5 => ram_reg_0_63_15_17_n_0,
      O => ram_read0_q2(15)
    );
\ram_read0_q[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(16),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q[20]_i_5__0_n_0\,
      I5 => ram_read0_q2(16),
      O => ram_read0_q0(16)
    );
\ram_read0_q[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(16),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q_reg[0]_0\,
      I5 => \ram_read0_q2__0\(16),
      O => flushing_q_reg(16)
    );
\ram_read0_q[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_15_17_n_1,
      I1 => ram_reg_128_191_15_17_n_1,
      I2 => \^addr0_i\(7),
      I3 => ram_reg_64_127_15_17_n_1,
      I4 => \^addr0_i\(6),
      I5 => ram_reg_0_63_15_17_n_1,
      O => ram_read0_q2(16)
    );
\ram_read0_q[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(17),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q[20]_i_5__0_n_0\,
      I5 => ram_read0_q2(17),
      O => ram_read0_q0(17)
    );
\ram_read0_q[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(17),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q_reg[0]_0\,
      I5 => \ram_read0_q2__0\(17),
      O => flushing_q_reg(17)
    );
\ram_read0_q[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_15_17_n_2,
      I1 => ram_reg_128_191_15_17_n_2,
      I2 => \^addr0_i\(7),
      I3 => ram_reg_64_127_15_17_n_2,
      I4 => \^addr0_i\(6),
      I5 => ram_reg_0_63_15_17_n_2,
      O => ram_read0_q2(17)
    );
\ram_read0_q[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(18),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q[20]_i_5__0_n_0\,
      I5 => ram_read0_q2(18),
      O => ram_read0_q0(18)
    );
\ram_read0_q[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(18),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q_reg[0]_0\,
      I5 => \ram_read0_q2__0\(18),
      O => flushing_q_reg(18)
    );
\ram_read0_q[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_18_20_n_0,
      I1 => ram_reg_128_191_18_20_n_0,
      I2 => \^addr0_i\(7),
      I3 => ram_reg_64_127_18_20_n_0,
      I4 => \^addr0_i\(6),
      I5 => ram_reg_0_63_18_20_n_0,
      O => ram_read0_q2(18)
    );
\ram_read0_q[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(19),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q[20]_i_5__0_n_0\,
      I5 => ram_read0_q2(19),
      O => ram_read0_q0(19)
    );
\ram_read0_q[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(19),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q_reg[0]_0\,
      I5 => \ram_read0_q2__0\(19),
      O => flushing_q_reg(19)
    );
\ram_read0_q[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_18_20_n_1,
      I1 => ram_reg_128_191_18_20_n_1,
      I2 => \^addr0_i\(7),
      I3 => ram_reg_64_127_18_20_n_1,
      I4 => \^addr0_i\(6),
      I5 => ram_reg_0_63_18_20_n_1,
      O => ram_read0_q2(19)
    );
\ram_read0_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(1),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q[20]_i_5__0_n_0\,
      I5 => ram_read0_q2(1),
      O => ram_read0_q0(1)
    );
\ram_read0_q[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(1),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q_reg[0]_0\,
      I5 => \ram_read0_q2__0\(1),
      O => flushing_q_reg(1)
    );
\ram_read0_q[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_0_2_n_1,
      I1 => ram_reg_128_191_0_2_n_1,
      I2 => \^addr0_i\(7),
      I3 => ram_reg_64_127_0_2_n_1,
      I4 => \^addr0_i\(6),
      I5 => ram_reg_0_63_0_2_n_1,
      O => ram_read0_q2(1)
    );
\ram_read0_q[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(20),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q[20]_i_5__0_n_0\,
      I5 => ram_read0_q2(20),
      O => ram_read0_q0(20)
    );
\ram_read0_q[20]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5515FF00"
    )
        port map (
      I0 => \ram_read0_q[20]_i_12_n_0\,
      I1 => \ram_read0_q[20]_i_5__0_0\,
      I2 => \ram_read0_q[20]_i_5__0_1\,
      I3 => ram_reg_1_12,
      I4 => \ram_read0_q[20]_i_13_n_0\,
      I5 => \ram_read0_q[20]_i_14_n_0\,
      O => \ram_read0_q[20]_i_11_n_0\
    );
\ram_read0_q[20]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \^ram_read0_q_reg[20]_0\(20),
      I1 => CO(0),
      I2 => \flush_addr_q_reg[7]\(0),
      I3 => \flush_addr_q_reg[7]\(1),
      I4 => \flush_addr_q_reg[7]\(2),
      I5 => \flush_addr_q_reg[7]\(3),
      O => \ram_read0_q[20]_i_12_n_0\
    );
\ram_read0_q[20]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFCFFF"
    )
        port map (
      I0 => ram_reg_1,
      I1 => \flush_addr_q_reg[7]\(2),
      I2 => \flush_addr_q_reg[7]\(3),
      I3 => \flush_addr_q_reg[7]\(1),
      I4 => \flush_addr_q_reg[7]\(0),
      O => \ram_read0_q[20]_i_13_n_0\
    );
\ram_read0_q[20]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \flush_addr_q_reg[7]\(3),
      I1 => \flush_addr_q_reg[7]\(2),
      I2 => \flush_addr_q_reg[7]\(1),
      I3 => \flush_addr_q_reg[7]\(0),
      I4 => mem_wr_m_q(0),
      O => \ram_read0_q[20]_i_14_n_0\
    );
\ram_read0_q[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(20),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q_reg[0]_0\,
      I5 => \ram_read0_q2__0\(20),
      O => flushing_q_reg(20)
    );
\ram_read0_q[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \^addr0_i\(7),
      I1 => \ram_q_reg[0][31]\(10),
      I2 => \ram_read0_q_reg[20]_1\,
      I3 => Q(7),
      I4 => \^addr0_i\(6),
      I5 => addr1_i(6),
      O => \ram_read0_q[20]_i_2_n_0\
    );
\ram_read0_q[20]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^addr0_i\(0),
      I1 => addr1_i(0),
      I2 => addr1_i(1),
      I3 => \^addr0_i\(1),
      I4 => addr1_i(2),
      I5 => \^addr0_i\(2),
      O => \ram_read0_q[20]_i_3__0_n_0\
    );
\ram_read0_q[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^addr0_i\(3),
      I1 => addr1_i(3),
      I2 => addr1_i(5),
      I3 => \^addr0_i\(5),
      I4 => addr1_i(4),
      I5 => \^addr0_i\(4),
      O => \ram_read0_q[20]_i_4_n_0\
    );
\ram_read0_q[20]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000AAAAAAAAAAAA"
    )
        port map (
      I0 => \ram_read0_q_reg[20]_2\,
      I1 => ram_reg_0_i_43_n_0,
      I2 => mem_wr_m_q(0),
      I3 => \^fsm_sequential_state_q_reg[0]_2\,
      I4 => \data_write_addr_q_reg[10]_1\,
      I5 => \ram_read0_q[20]_i_11_n_0\,
      O => \ram_read0_q[20]_i_5__0_n_0\
    );
\ram_read0_q[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_18_20_n_2,
      I1 => ram_reg_128_191_18_20_n_2,
      I2 => \^addr0_i\(7),
      I3 => ram_reg_64_127_18_20_n_2,
      I4 => \^addr0_i\(6),
      I5 => ram_reg_0_63_18_20_n_2,
      O => ram_read0_q2(20)
    );
\ram_read0_q[20]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(10),
      I1 => ram_reg_0_63_0_2_i_20_n_0,
      I2 => Q(7),
      I3 => \ram_read0_q[20]_i_3\,
      I4 => \ram_q_reg[0][31]\(10),
      O => \^addr0_i\(7)
    );
\ram_read0_q[20]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(9),
      I1 => ram_reg_0_63_0_2_i_20_n_0,
      I2 => Q(6),
      I3 => \ram_read0_q[20]_i_3\,
      I4 => \ram_q_reg[0][31]\(9),
      O => \^addr0_i\(6)
    );
\ram_read0_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(2),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q[20]_i_5__0_n_0\,
      I5 => ram_read0_q2(2),
      O => ram_read0_q0(2)
    );
\ram_read0_q[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(2),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q_reg[0]_0\,
      I5 => \ram_read0_q2__0\(2),
      O => flushing_q_reg(2)
    );
\ram_read0_q[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_0_2_n_2,
      I1 => ram_reg_128_191_0_2_n_2,
      I2 => \^addr0_i\(7),
      I3 => ram_reg_64_127_0_2_n_2,
      I4 => \^addr0_i\(6),
      I5 => ram_reg_0_63_0_2_n_2,
      O => ram_read0_q2(2)
    );
\ram_read0_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(3),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q[20]_i_5__0_n_0\,
      I5 => ram_read0_q2(3),
      O => ram_read0_q0(3)
    );
\ram_read0_q[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(3),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q_reg[0]_0\,
      I5 => \ram_read0_q2__0\(3),
      O => flushing_q_reg(3)
    );
\ram_read0_q[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_3_5_n_0,
      I1 => ram_reg_128_191_3_5_n_0,
      I2 => \^addr0_i\(7),
      I3 => ram_reg_64_127_3_5_n_0,
      I4 => \^addr0_i\(6),
      I5 => ram_reg_0_63_3_5_n_0,
      O => ram_read0_q2(3)
    );
\ram_read0_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(4),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q[20]_i_5__0_n_0\,
      I5 => ram_read0_q2(4),
      O => ram_read0_q0(4)
    );
\ram_read0_q[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(4),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q_reg[0]_0\,
      I5 => \ram_read0_q2__0\(4),
      O => flushing_q_reg(4)
    );
\ram_read0_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_3_5_n_1,
      I1 => ram_reg_128_191_3_5_n_1,
      I2 => \^addr0_i\(7),
      I3 => ram_reg_64_127_3_5_n_1,
      I4 => \^addr0_i\(6),
      I5 => ram_reg_0_63_3_5_n_1,
      O => ram_read0_q2(4)
    );
\ram_read0_q[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(5),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q[20]_i_5__0_n_0\,
      I5 => ram_read0_q2(5),
      O => ram_read0_q0(5)
    );
\ram_read0_q[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(5),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q_reg[0]_0\,
      I5 => \ram_read0_q2__0\(5),
      O => flushing_q_reg(5)
    );
\ram_read0_q[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_3_5_n_2,
      I1 => ram_reg_128_191_3_5_n_2,
      I2 => \^addr0_i\(7),
      I3 => ram_reg_64_127_3_5_n_2,
      I4 => \^addr0_i\(6),
      I5 => ram_reg_0_63_3_5_n_2,
      O => ram_read0_q2(5)
    );
\ram_read0_q[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(6),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q[20]_i_5__0_n_0\,
      I5 => ram_read0_q2(6),
      O => ram_read0_q0(6)
    );
\ram_read0_q[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(6),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q_reg[0]_0\,
      I5 => \ram_read0_q2__0\(6),
      O => flushing_q_reg(6)
    );
\ram_read0_q[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_6_8_n_0,
      I1 => ram_reg_128_191_6_8_n_0,
      I2 => \^addr0_i\(7),
      I3 => ram_reg_64_127_6_8_n_0,
      I4 => \^addr0_i\(6),
      I5 => ram_reg_0_63_6_8_n_0,
      O => ram_read0_q2(6)
    );
\ram_read0_q[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(7),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q[20]_i_5__0_n_0\,
      I5 => ram_read0_q2(7),
      O => ram_read0_q0(7)
    );
\ram_read0_q[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(7),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q_reg[0]_0\,
      I5 => \ram_read0_q2__0\(7),
      O => flushing_q_reg(7)
    );
\ram_read0_q[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_6_8_n_1,
      I1 => ram_reg_128_191_6_8_n_1,
      I2 => \^addr0_i\(7),
      I3 => ram_reg_64_127_6_8_n_1,
      I4 => \^addr0_i\(6),
      I5 => ram_reg_0_63_6_8_n_1,
      O => ram_read0_q2(7)
    );
\ram_read0_q[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(8),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q[20]_i_5__0_n_0\,
      I5 => ram_read0_q2(8),
      O => ram_read0_q0(8)
    );
\ram_read0_q[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(8),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q_reg[0]_0\,
      I5 => \ram_read0_q2__0\(8),
      O => flushing_q_reg(8)
    );
\ram_read0_q[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_6_8_n_2,
      I1 => ram_reg_128_191_6_8_n_2,
      I2 => \^addr0_i\(7),
      I3 => ram_reg_64_127_6_8_n_2,
      I4 => \^addr0_i\(6),
      I5 => ram_reg_0_63_6_8_n_2,
      O => ram_read0_q2(8)
    );
\ram_read0_q[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(9),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q[20]_i_5__0_n_0\,
      I5 => ram_read0_q2(9),
      O => ram_read0_q0(9)
    );
\ram_read0_q[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => tag_data_in_m_r(9),
      I1 => \ram_read0_q[20]_i_2_n_0\,
      I2 => \ram_read0_q[20]_i_3__0_n_0\,
      I3 => \ram_read0_q[20]_i_4_n_0\,
      I4 => \ram_read0_q_reg[0]_0\,
      I5 => \ram_read0_q2__0\(9),
      O => flushing_q_reg(9)
    );
\ram_read0_q[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_9_11_n_0,
      I1 => ram_reg_128_191_9_11_n_0,
      I2 => \^addr0_i\(7),
      I3 => ram_reg_64_127_9_11_n_0,
      I4 => \^addr0_i\(6),
      I5 => ram_reg_0_63_9_11_n_0,
      O => ram_read0_q2(9)
    );
\ram_read0_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => ram_read0_q0(0),
      Q => \^ram_read0_q_reg[20]_0\(0),
      R => '0'
    );
\ram_read0_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => ram_read0_q0(10),
      Q => \^ram_read0_q_reg[20]_0\(10),
      R => '0'
    );
\ram_read0_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => ram_read0_q0(11),
      Q => \^ram_read0_q_reg[20]_0\(11),
      R => '0'
    );
\ram_read0_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => ram_read0_q0(12),
      Q => \^ram_read0_q_reg[20]_0\(12),
      R => '0'
    );
\ram_read0_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => ram_read0_q0(13),
      Q => \^ram_read0_q_reg[20]_0\(13),
      R => '0'
    );
\ram_read0_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => ram_read0_q0(14),
      Q => \^ram_read0_q_reg[20]_0\(14),
      R => '0'
    );
\ram_read0_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => ram_read0_q0(15),
      Q => \^ram_read0_q_reg[20]_0\(15),
      R => '0'
    );
\ram_read0_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => ram_read0_q0(16),
      Q => \^ram_read0_q_reg[20]_0\(16),
      R => '0'
    );
\ram_read0_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => ram_read0_q0(17),
      Q => \^ram_read0_q_reg[20]_0\(17),
      R => '0'
    );
\ram_read0_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => ram_read0_q0(18),
      Q => \^ram_read0_q_reg[20]_0\(18),
      R => '0'
    );
\ram_read0_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => ram_read0_q0(19),
      Q => \^ram_read0_q_reg[20]_0\(19),
      R => '0'
    );
\ram_read0_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => ram_read0_q0(1),
      Q => \^ram_read0_q_reg[20]_0\(1),
      R => '0'
    );
\ram_read0_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => ram_read0_q0(20),
      Q => \^ram_read0_q_reg[20]_0\(20),
      R => '0'
    );
\ram_read0_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => ram_read0_q0(2),
      Q => \^ram_read0_q_reg[20]_0\(2),
      R => '0'
    );
\ram_read0_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => ram_read0_q0(3),
      Q => \^ram_read0_q_reg[20]_0\(3),
      R => '0'
    );
\ram_read0_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => ram_read0_q0(4),
      Q => \^ram_read0_q_reg[20]_0\(4),
      R => '0'
    );
\ram_read0_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => ram_read0_q0(5),
      Q => \^ram_read0_q_reg[20]_0\(5),
      R => '0'
    );
\ram_read0_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => ram_read0_q0(6),
      Q => \^ram_read0_q_reg[20]_0\(6),
      R => '0'
    );
\ram_read0_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => ram_read0_q0(7),
      Q => \^ram_read0_q_reg[20]_0\(7),
      R => '0'
    );
\ram_read0_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => ram_read0_q0(8),
      Q => \^ram_read0_q_reg[20]_0\(8),
      R => '0'
    );
\ram_read0_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => ram_read0_q0(9),
      Q => \^ram_read0_q_reg[20]_0\(9),
      R => '0'
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRD(5 downto 0) => addr1_i(5 downto 0),
      DIA => tag_data_in_m_r(0),
      DIB => tag_data_in_m_r(1),
      DIC => tag_data_in_m_r(2),
      DID => '0',
      DOA => ram_reg_0_63_0_2_n_0,
      DOB => ram_reg_0_63_0_2_n_1,
      DOC => ram_reg_0_63_0_2_n_2,
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_0_63_0_2_i_4_n_0
    );
ram_reg_0_63_0_2_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(3),
      I1 => ram_reg_0_63_0_2_i_20_n_0,
      I2 => Q(0),
      I3 => \ram_read0_q[20]_i_3\,
      I4 => \ram_q_reg[0][31]\(3),
      O => \^addr0_i\(0)
    );
ram_reg_0_63_0_2_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500000010"
    )
        port map (
      I0 => \^fsm_sequential_state_q_reg[3]\,
      I1 => \data_write_addr_q_reg[0]_3\,
      I2 => \data_write_addr_q_reg[0]_4\,
      I3 => \^slv_reg2_reg[2]_1\,
      I4 => \^fsm_sequential_state_q_reg[0]_0\,
      I5 => \^in6\,
      O => ram_reg_0_63_0_2_i_20_n_0
    );
ram_reg_0_63_0_2_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEAEAFAE"
    )
        port map (
      I0 => flushing_q_i_4_3,
      I1 => \FSM_sequential_state_q[0]_i_2_0\(2),
      I2 => \^fsm_sequential_state_q_reg[0]_1\,
      I3 => \FSM_sequential_state_q[0]_i_2_0\(1),
      I4 => \FSM_sequential_state_q[0]_i_2_0\(3),
      I5 => flushing_q_i_4_4,
      O => \^slv_reg2_reg[2]_1\
    );
ram_reg_0_63_0_2_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF002F0000"
    )
        port map (
      I0 => ram_reg_0_63_0_2_i_33_n_0,
      I1 => \FSM_sequential_state_q[2]_i_4_n_0\,
      I2 => flushing_q_i_4,
      I3 => flushing_q_i_4_0,
      I4 => flushing_q_i_4_1,
      I5 => flushing_q_i_4_2,
      O => \^fsm_sequential_state_q_reg[0]_0\
    );
ram_reg_0_63_0_2_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333323333333333"
    )
        port map (
      I0 => \flush_addr_q_reg[7]\(0),
      I1 => \^mem_wr_m_q_reg[2]\,
      I2 => mem_writeback_m_q_reg,
      I3 => \FSM_sequential_state_q[0]_i_2_0\(0),
      I4 => mem_writeback_m_q_reg_0,
      I5 => \FSM_sequential_state_q[0]_i_2_0\(2),
      O => ram_reg_0_63_0_2_i_33_n_0
    );
ram_reg_0_63_0_2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002020000A202A"
    )
        port map (
      I0 => \ram_read0_q[20]_i_5__0_n_0\,
      I1 => \ram_q_reg[0][31]\(9),
      I2 => \ram_read0_q_reg[20]_1\,
      I3 => Q(6),
      I4 => \ram_q_reg[0][31]\(10),
      I5 => Q(7),
      O => ram_reg_0_63_0_2_i_4_n_0
    );
ram_reg_0_63_0_2_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(8),
      I1 => ram_reg_0_63_0_2_i_20_n_0,
      I2 => Q(5),
      I3 => \ram_read0_q[20]_i_3\,
      I4 => \ram_q_reg[0][31]\(8),
      O => \^addr0_i\(5)
    );
ram_reg_0_63_0_2_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(7),
      I1 => ram_reg_0_63_0_2_i_20_n_0,
      I2 => Q(4),
      I3 => \ram_read0_q[20]_i_3\,
      I4 => \ram_q_reg[0][31]\(7),
      O => \^addr0_i\(4)
    );
ram_reg_0_63_0_2_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(6),
      I1 => ram_reg_0_63_0_2_i_20_n_0,
      I2 => Q(3),
      I3 => \ram_read0_q[20]_i_3\,
      I4 => \ram_q_reg[0][31]\(6),
      O => \^addr0_i\(3)
    );
ram_reg_0_63_0_2_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(5),
      I1 => ram_reg_0_63_0_2_i_20_n_0,
      I2 => Q(2),
      I3 => \ram_read0_q[20]_i_3\,
      I4 => \ram_q_reg[0][31]\(5),
      O => \^addr0_i\(2)
    );
ram_reg_0_63_0_2_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_data_m_q_reg[31]\(4),
      I1 => ram_reg_0_63_0_2_i_20_n_0,
      I2 => Q(1),
      I3 => \ram_read0_q[20]_i_3\,
      I4 => \ram_q_reg[0][31]\(4),
      O => \^addr0_i\(1)
    );
ram_reg_0_63_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRD(5 downto 0) => addr1_i(5 downto 0),
      DIA => tag_data_in_m_r(12),
      DIB => tag_data_in_m_r(13),
      DIC => tag_data_in_m_r(14),
      DID => '0',
      DOA => ram_reg_0_63_12_14_n_0,
      DOB => ram_reg_0_63_12_14_n_1,
      DOC => ram_reg_0_63_12_14_n_2,
      DOD => NLW_ram_reg_0_63_12_14_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_0_63_0_2_i_4_n_0
    );
ram_reg_0_63_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRD(5 downto 0) => addr1_i(5 downto 0),
      DIA => tag_data_in_m_r(15),
      DIB => tag_data_in_m_r(16),
      DIC => tag_data_in_m_r(17),
      DID => '0',
      DOA => ram_reg_0_63_15_17_n_0,
      DOB => ram_reg_0_63_15_17_n_1,
      DOC => ram_reg_0_63_15_17_n_2,
      DOD => NLW_ram_reg_0_63_15_17_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_0_63_0_2_i_4_n_0
    );
ram_reg_0_63_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRD(5 downto 0) => addr1_i(5 downto 0),
      DIA => tag_data_in_m_r(18),
      DIB => tag_data_in_m_r(19),
      DIC => tag_data_in_m_r(20),
      DID => '0',
      DOA => ram_reg_0_63_18_20_n_0,
      DOB => ram_reg_0_63_18_20_n_1,
      DOC => ram_reg_0_63_18_20_n_2,
      DOD => NLW_ram_reg_0_63_18_20_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_0_63_0_2_i_4_n_0
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRD(5 downto 0) => addr1_i(5 downto 0),
      DIA => tag_data_in_m_r(3),
      DIB => tag_data_in_m_r(4),
      DIC => tag_data_in_m_r(5),
      DID => '0',
      DOA => ram_reg_0_63_3_5_n_0,
      DOB => ram_reg_0_63_3_5_n_1,
      DOC => ram_reg_0_63_3_5_n_2,
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_0_63_0_2_i_4_n_0
    );
ram_reg_0_63_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRD(5 downto 0) => addr1_i(5 downto 0),
      DIA => tag_data_in_m_r(6),
      DIB => tag_data_in_m_r(7),
      DIC => tag_data_in_m_r(8),
      DID => '0',
      DOA => ram_reg_0_63_6_8_n_0,
      DOB => ram_reg_0_63_6_8_n_1,
      DOC => ram_reg_0_63_6_8_n_2,
      DOD => NLW_ram_reg_0_63_6_8_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_0_63_0_2_i_4_n_0
    );
ram_reg_0_63_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRD(5 downto 0) => addr1_i(5 downto 0),
      DIA => tag_data_in_m_r(9),
      DIB => tag_data_in_m_r(10),
      DIC => tag_data_in_m_r(11),
      DID => '0',
      DOA => ram_reg_0_63_9_11_n_0,
      DOB => ram_reg_0_63_9_11_n_1,
      DOC => ram_reg_0_63_9_11_n_2,
      DOD => NLW_ram_reg_0_63_9_11_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_0_63_0_2_i_4_n_0
    );
ram_reg_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \data_write_addr_q_reg[10]\(2),
      I1 => ram_reg_1_1,
      I2 => \ram_q_reg[0][31]\(2),
      I3 => ram_reg_1_2,
      I4 => \mem_data_m_q_reg[31]\(2),
      I5 => ram_reg_0_i_56_n_0,
      O => \mem_addr_m_q_reg[12]\(2)
    );
ram_reg_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \data_write_addr_q_reg[10]\(1),
      I1 => ram_reg_1_1,
      I2 => \ram_q_reg[0][31]\(1),
      I3 => ram_reg_1_2,
      I4 => \mem_data_m_q_reg[31]\(1),
      I5 => ram_reg_0_i_56_n_0,
      O => \mem_addr_m_q_reg[12]\(1)
    );
ram_reg_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \data_write_addr_q_reg[10]\(0),
      I1 => ram_reg_1_1,
      I2 => \ram_q_reg[0][31]\(0),
      I3 => ram_reg_1_2,
      I4 => \mem_data_m_q_reg[31]\(0),
      I5 => ram_reg_0_i_56_n_0,
      O => \mem_addr_m_q_reg[12]\(0)
    );
\ram_reg_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => ram_reg_1_12,
      I1 => ram_reg_1,
      I2 => ram_reg_1_0,
      I3 => ram_reg_1_13,
      I4 => ram_reg_0_i_43_n_0,
      I5 => mem_wr_m_q(0),
      O => p_3_in(0)
    );
ram_reg_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5410"
    )
        port map (
      I0 => ram_reg_1_3,
      I1 => ram_reg_0_i_45_n_0,
      I2 => \ram_q_reg[0][31]\(10),
      I3 => \mem_data_m_q_reg[31]\(10),
      I4 => ram_reg_1_10,
      O => \mem_addr_m_q_reg[12]\(10)
    );
ram_reg_0_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \data_write_addr_q_reg[10]\(2),
      I1 => ram_reg_1_1,
      I2 => ram_reg_0_i_56_n_0,
      I3 => \ram_q_reg[0][31]\(2),
      O => \data_write_addr_q_reg[2]_0\(2)
    );
ram_reg_0_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ram_reg_0_i_56_n_0,
      I1 => \ram_q_reg[0][31]\(1),
      I2 => \data_write_addr_q_reg[10]\(1),
      I3 => ram_reg_1_1,
      O => \data_write_addr_q_reg[2]_0\(1)
    );
ram_reg_0_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ram_reg_0_i_56_n_0,
      I1 => \ram_q_reg[0][31]\(0),
      I2 => \data_write_addr_q_reg[10]\(0),
      I3 => ram_reg_1_1,
      O => \data_write_addr_q_reg[2]_0\(0)
    );
ram_reg_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5410"
    )
        port map (
      I0 => ram_reg_1_3,
      I1 => ram_reg_0_i_45_n_0,
      I2 => \ram_q_reg[0][31]\(9),
      I3 => \mem_data_m_q_reg[31]\(9),
      I4 => ram_reg_1_9,
      O => \mem_addr_m_q_reg[12]\(9)
    );
ram_reg_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5410"
    )
        port map (
      I0 => ram_reg_1_3,
      I1 => ram_reg_0_i_45_n_0,
      I2 => \ram_q_reg[0][31]\(8),
      I3 => \mem_data_m_q_reg[31]\(8),
      I4 => ram_reg_1_8,
      O => \mem_addr_m_q_reg[12]\(8)
    );
ram_reg_0_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => \^ram_read0_q_reg[20]_0\(20),
      O => ram_reg_0_i_43_n_0
    );
ram_reg_0_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555515"
    )
        port map (
      I0 => \^slv_reg2_reg[2]\,
      I1 => \flush_addr_q_reg[7]\(2),
      I2 => \flush_addr_q_reg[7]\(1),
      I3 => \flush_addr_q_reg[7]\(3),
      I4 => \flush_addr_q_reg[7]\(0),
      O => ram_reg_0_i_45_n_0
    );
ram_reg_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5410"
    )
        port map (
      I0 => ram_reg_1_3,
      I1 => ram_reg_0_i_45_n_0,
      I2 => \ram_q_reg[0][31]\(7),
      I3 => \mem_data_m_q_reg[31]\(7),
      I4 => ram_reg_1_7,
      O => \mem_addr_m_q_reg[12]\(7)
    );
ram_reg_0_i_56: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51545445"
    )
        port map (
      I0 => \^slv_reg2_reg[2]\,
      I1 => \flush_addr_q_reg[7]\(2),
      I2 => \flush_addr_q_reg[7]\(3),
      I3 => \flush_addr_q_reg[7]\(1),
      I4 => \flush_addr_q_reg[7]\(0),
      O => ram_reg_0_i_56_n_0
    );
ram_reg_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5410"
    )
        port map (
      I0 => ram_reg_1_3,
      I1 => ram_reg_0_i_45_n_0,
      I2 => \ram_q_reg[0][31]\(6),
      I3 => \mem_data_m_q_reg[31]\(6),
      I4 => ram_reg_1_6,
      O => \mem_addr_m_q_reg[12]\(6)
    );
ram_reg_0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5410"
    )
        port map (
      I0 => ram_reg_1_3,
      I1 => ram_reg_0_i_45_n_0,
      I2 => \ram_q_reg[0][31]\(5),
      I3 => \mem_data_m_q_reg[31]\(5),
      I4 => ram_reg_1_5,
      O => \mem_addr_m_q_reg[12]\(5)
    );
ram_reg_0_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5410"
    )
        port map (
      I0 => ram_reg_1_3,
      I1 => ram_reg_0_i_45_n_0,
      I2 => \ram_q_reg[0][31]\(4),
      I3 => \mem_data_m_q_reg[31]\(4),
      I4 => ram_reg_1_4,
      O => \mem_addr_m_q_reg[12]\(4)
    );
ram_reg_0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5410"
    )
        port map (
      I0 => ram_reg_1_3,
      I1 => ram_reg_0_i_45_n_0,
      I2 => \ram_q_reg[0][31]\(3),
      I3 => \mem_data_m_q_reg[31]\(3),
      I4 => ram_reg_1_11,
      O => \mem_addr_m_q_reg[12]\(3)
    );
ram_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRD(5 downto 0) => addr1_i(5 downto 0),
      DIA => tag_data_in_m_r(0),
      DIB => tag_data_in_m_r(1),
      DIC => tag_data_in_m_r(2),
      DID => '0',
      DOA => ram_reg_128_191_0_2_n_0,
      DOB => ram_reg_128_191_0_2_n_1,
      DOC => ram_reg_128_191_0_2_n_2,
      DOD => NLW_ram_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_128_191_0_2_i_1_n_0
    );
ram_reg_128_191_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000505030000000"
    )
        port map (
      I0 => Q(6),
      I1 => \ram_q_reg[0][31]\(9),
      I2 => \ram_read0_q[20]_i_5__0_n_0\,
      I3 => \ram_q_reg[0][31]\(10),
      I4 => \ram_read0_q_reg[20]_1\,
      I5 => Q(7),
      O => ram_reg_128_191_0_2_i_1_n_0
    );
ram_reg_128_191_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRD(5 downto 0) => addr1_i(5 downto 0),
      DIA => tag_data_in_m_r(12),
      DIB => tag_data_in_m_r(13),
      DIC => tag_data_in_m_r(14),
      DID => '0',
      DOA => ram_reg_128_191_12_14_n_0,
      DOB => ram_reg_128_191_12_14_n_1,
      DOC => ram_reg_128_191_12_14_n_2,
      DOD => NLW_ram_reg_128_191_12_14_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_128_191_0_2_i_1_n_0
    );
ram_reg_128_191_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRD(5 downto 0) => addr1_i(5 downto 0),
      DIA => tag_data_in_m_r(15),
      DIB => tag_data_in_m_r(16),
      DIC => tag_data_in_m_r(17),
      DID => '0',
      DOA => ram_reg_128_191_15_17_n_0,
      DOB => ram_reg_128_191_15_17_n_1,
      DOC => ram_reg_128_191_15_17_n_2,
      DOD => NLW_ram_reg_128_191_15_17_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_128_191_0_2_i_1_n_0
    );
ram_reg_128_191_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRD(5 downto 0) => addr1_i(5 downto 0),
      DIA => tag_data_in_m_r(18),
      DIB => tag_data_in_m_r(19),
      DIC => tag_data_in_m_r(20),
      DID => '0',
      DOA => ram_reg_128_191_18_20_n_0,
      DOB => ram_reg_128_191_18_20_n_1,
      DOC => ram_reg_128_191_18_20_n_2,
      DOD => NLW_ram_reg_128_191_18_20_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_128_191_0_2_i_1_n_0
    );
ram_reg_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRD(5 downto 0) => addr1_i(5 downto 0),
      DIA => tag_data_in_m_r(3),
      DIB => tag_data_in_m_r(4),
      DIC => tag_data_in_m_r(5),
      DID => '0',
      DOA => ram_reg_128_191_3_5_n_0,
      DOB => ram_reg_128_191_3_5_n_1,
      DOC => ram_reg_128_191_3_5_n_2,
      DOD => NLW_ram_reg_128_191_3_5_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_128_191_0_2_i_1_n_0
    );
ram_reg_128_191_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRD(5 downto 0) => addr1_i(5 downto 0),
      DIA => tag_data_in_m_r(6),
      DIB => tag_data_in_m_r(7),
      DIC => tag_data_in_m_r(8),
      DID => '0',
      DOA => ram_reg_128_191_6_8_n_0,
      DOB => ram_reg_128_191_6_8_n_1,
      DOC => ram_reg_128_191_6_8_n_2,
      DOD => NLW_ram_reg_128_191_6_8_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_128_191_0_2_i_1_n_0
    );
ram_reg_128_191_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRD(5 downto 0) => addr1_i(5 downto 0),
      DIA => tag_data_in_m_r(9),
      DIB => tag_data_in_m_r(10),
      DIC => tag_data_in_m_r(11),
      DID => '0',
      DOA => ram_reg_128_191_9_11_n_0,
      DOB => ram_reg_128_191_9_11_n_1,
      DOC => ram_reg_128_191_9_11_n_2,
      DOD => NLW_ram_reg_128_191_9_11_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_128_191_0_2_i_1_n_0
    );
ram_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRD(5 downto 0) => addr1_i(5 downto 0),
      DIA => tag_data_in_m_r(0),
      DIB => tag_data_in_m_r(1),
      DIC => tag_data_in_m_r(2),
      DID => '0',
      DOA => ram_reg_192_255_0_2_n_0,
      DOB => ram_reg_192_255_0_2_n_1,
      DOC => ram_reg_192_255_0_2_n_2,
      DOD => NLW_ram_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_192_255_0_2_i_1_n_0
    );
ram_reg_192_255_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A800A0080800000"
    )
        port map (
      I0 => \ram_read0_q[20]_i_5__0_n_0\,
      I1 => \ram_q_reg[0][31]\(10),
      I2 => \ram_read0_q_reg[20]_1\,
      I3 => Q(7),
      I4 => \ram_q_reg[0][31]\(9),
      I5 => Q(6),
      O => ram_reg_192_255_0_2_i_1_n_0
    );
ram_reg_192_255_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRD(5 downto 0) => addr1_i(5 downto 0),
      DIA => tag_data_in_m_r(12),
      DIB => tag_data_in_m_r(13),
      DIC => tag_data_in_m_r(14),
      DID => '0',
      DOA => ram_reg_192_255_12_14_n_0,
      DOB => ram_reg_192_255_12_14_n_1,
      DOC => ram_reg_192_255_12_14_n_2,
      DOD => NLW_ram_reg_192_255_12_14_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_192_255_0_2_i_1_n_0
    );
ram_reg_192_255_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRD(5 downto 0) => addr1_i(5 downto 0),
      DIA => tag_data_in_m_r(15),
      DIB => tag_data_in_m_r(16),
      DIC => tag_data_in_m_r(17),
      DID => '0',
      DOA => ram_reg_192_255_15_17_n_0,
      DOB => ram_reg_192_255_15_17_n_1,
      DOC => ram_reg_192_255_15_17_n_2,
      DOD => NLW_ram_reg_192_255_15_17_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_192_255_0_2_i_1_n_0
    );
ram_reg_192_255_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRD(5 downto 0) => addr1_i(5 downto 0),
      DIA => tag_data_in_m_r(18),
      DIB => tag_data_in_m_r(19),
      DIC => tag_data_in_m_r(20),
      DID => '0',
      DOA => ram_reg_192_255_18_20_n_0,
      DOB => ram_reg_192_255_18_20_n_1,
      DOC => ram_reg_192_255_18_20_n_2,
      DOD => NLW_ram_reg_192_255_18_20_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_192_255_0_2_i_1_n_0
    );
ram_reg_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRD(5 downto 0) => addr1_i(5 downto 0),
      DIA => tag_data_in_m_r(3),
      DIB => tag_data_in_m_r(4),
      DIC => tag_data_in_m_r(5),
      DID => '0',
      DOA => ram_reg_192_255_3_5_n_0,
      DOB => ram_reg_192_255_3_5_n_1,
      DOC => ram_reg_192_255_3_5_n_2,
      DOD => NLW_ram_reg_192_255_3_5_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_192_255_0_2_i_1_n_0
    );
ram_reg_192_255_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRD(5 downto 0) => addr1_i(5 downto 0),
      DIA => tag_data_in_m_r(6),
      DIB => tag_data_in_m_r(7),
      DIC => tag_data_in_m_r(8),
      DID => '0',
      DOA => ram_reg_192_255_6_8_n_0,
      DOB => ram_reg_192_255_6_8_n_1,
      DOC => ram_reg_192_255_6_8_n_2,
      DOD => NLW_ram_reg_192_255_6_8_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_192_255_0_2_i_1_n_0
    );
ram_reg_192_255_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRD(5 downto 0) => addr1_i(5 downto 0),
      DIA => tag_data_in_m_r(9),
      DIB => tag_data_in_m_r(10),
      DIC => tag_data_in_m_r(11),
      DID => '0',
      DOA => ram_reg_192_255_9_11_n_0,
      DOB => ram_reg_192_255_9_11_n_1,
      DOC => ram_reg_192_255_9_11_n_2,
      DOD => NLW_ram_reg_192_255_9_11_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_192_255_0_2_i_1_n_0
    );
ram_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRD(5 downto 0) => addr1_i(5 downto 0),
      DIA => tag_data_in_m_r(0),
      DIB => tag_data_in_m_r(1),
      DIC => tag_data_in_m_r(2),
      DID => '0',
      DOA => ram_reg_64_127_0_2_n_0,
      DOB => ram_reg_64_127_0_2_n_1,
      DOC => ram_reg_64_127_0_2_n_2,
      DOD => NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_64_127_0_2_i_1_n_0
    );
ram_reg_64_127_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3055300000000000"
    )
        port map (
      I0 => Q(7),
      I1 => \ram_q_reg[0][31]\(10),
      I2 => \ram_q_reg[0][31]\(9),
      I3 => \ram_read0_q_reg[20]_1\,
      I4 => Q(6),
      I5 => \ram_read0_q[20]_i_5__0_n_0\,
      O => ram_reg_64_127_0_2_i_1_n_0
    );
ram_reg_64_127_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRD(5 downto 0) => addr1_i(5 downto 0),
      DIA => tag_data_in_m_r(12),
      DIB => tag_data_in_m_r(13),
      DIC => tag_data_in_m_r(14),
      DID => '0',
      DOA => ram_reg_64_127_12_14_n_0,
      DOB => ram_reg_64_127_12_14_n_1,
      DOC => ram_reg_64_127_12_14_n_2,
      DOD => NLW_ram_reg_64_127_12_14_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_64_127_0_2_i_1_n_0
    );
ram_reg_64_127_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRD(5 downto 0) => addr1_i(5 downto 0),
      DIA => tag_data_in_m_r(15),
      DIB => tag_data_in_m_r(16),
      DIC => tag_data_in_m_r(17),
      DID => '0',
      DOA => ram_reg_64_127_15_17_n_0,
      DOB => ram_reg_64_127_15_17_n_1,
      DOC => ram_reg_64_127_15_17_n_2,
      DOD => NLW_ram_reg_64_127_15_17_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_64_127_0_2_i_1_n_0
    );
ram_reg_64_127_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRD(5 downto 0) => addr1_i(5 downto 0),
      DIA => tag_data_in_m_r(18),
      DIB => tag_data_in_m_r(19),
      DIC => tag_data_in_m_r(20),
      DID => '0',
      DOA => ram_reg_64_127_18_20_n_0,
      DOB => ram_reg_64_127_18_20_n_1,
      DOC => ram_reg_64_127_18_20_n_2,
      DOD => NLW_ram_reg_64_127_18_20_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_64_127_0_2_i_1_n_0
    );
ram_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRD(5 downto 0) => addr1_i(5 downto 0),
      DIA => tag_data_in_m_r(3),
      DIB => tag_data_in_m_r(4),
      DIC => tag_data_in_m_r(5),
      DID => '0',
      DOA => ram_reg_64_127_3_5_n_0,
      DOB => ram_reg_64_127_3_5_n_1,
      DOC => ram_reg_64_127_3_5_n_2,
      DOD => NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_64_127_0_2_i_1_n_0
    );
ram_reg_64_127_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRD(5 downto 0) => addr1_i(5 downto 0),
      DIA => tag_data_in_m_r(6),
      DIB => tag_data_in_m_r(7),
      DIC => tag_data_in_m_r(8),
      DID => '0',
      DOA => ram_reg_64_127_6_8_n_0,
      DOB => ram_reg_64_127_6_8_n_1,
      DOC => ram_reg_64_127_6_8_n_2,
      DOD => NLW_ram_reg_64_127_6_8_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_64_127_0_2_i_1_n_0
    );
ram_reg_64_127_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0_i\(5 downto 0),
      ADDRD(5 downto 0) => addr1_i(5 downto 0),
      DIA => tag_data_in_m_r(9),
      DIB => tag_data_in_m_r(10),
      DIC => tag_data_in_m_r(11),
      DID => '0',
      DOA => ram_reg_64_127_9_11_n_0,
      DOB => ram_reg_64_127_9_11_n_1,
      DOC => ram_reg_64_127_9_11_n_2,
      DOD => NLW_ram_reg_64_127_9_11_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_64_127_0_2_i_1_n_0
    );
\tag0_hit_m_w0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ram_q_reg[0][31]\(29),
      I1 => \^ram_read0_q_reg[20]_0\(18),
      O => S(2)
    );
\tag0_hit_m_w0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ram_q_reg[0][31]\(27),
      I1 => \^ram_read0_q_reg[20]_0\(16),
      I2 => \^ram_read0_q_reg[20]_0\(17),
      I3 => \ram_q_reg[0][31]\(28),
      I4 => \^ram_read0_q_reg[20]_0\(15),
      I5 => \ram_q_reg[0][31]\(26),
      O => S(1)
    );
\tag0_hit_m_w0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^ram_read0_q_reg[20]_0\(14),
      I1 => \ram_q_reg[0][31]\(25),
      I2 => \^ram_read0_q_reg[20]_0\(13),
      I3 => \ram_q_reg[0][31]\(24),
      I4 => \ram_q_reg[0][31]\(23),
      I5 => \^ram_read0_q_reg[20]_0\(12),
      O => S(0)
    );
tag0_hit_m_w0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^ram_read0_q_reg[20]_0\(11),
      I1 => \ram_q_reg[0][31]\(22),
      I2 => \^ram_read0_q_reg[20]_0\(9),
      I3 => \ram_q_reg[0][31]\(20),
      I4 => \ram_q_reg[0][31]\(21),
      I5 => \^ram_read0_q_reg[20]_0\(10),
      O => \ram_read0_q_reg[11]_0\(3)
    );
tag0_hit_m_w0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ram_q_reg[0][31]\(17),
      I1 => \^ram_read0_q_reg[20]_0\(6),
      I2 => \^ram_read0_q_reg[20]_0\(8),
      I3 => \ram_q_reg[0][31]\(19),
      I4 => \^ram_read0_q_reg[20]_0\(7),
      I5 => \ram_q_reg[0][31]\(18),
      O => \ram_read0_q_reg[11]_0\(2)
    );
tag0_hit_m_w0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ram_q_reg[0][31]\(14),
      I1 => \^ram_read0_q_reg[20]_0\(3),
      I2 => \^ram_read0_q_reg[20]_0\(5),
      I3 => \ram_q_reg[0][31]\(16),
      I4 => \^ram_read0_q_reg[20]_0\(4),
      I5 => \ram_q_reg[0][31]\(15),
      O => \ram_read0_q_reg[11]_0\(1)
    );
tag0_hit_m_w0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ram_q_reg[0][31]\(12),
      I1 => \^ram_read0_q_reg[20]_0\(1),
      I2 => \^ram_read0_q_reg[20]_0\(2),
      I3 => \ram_q_reg[0][31]\(13),
      I4 => \^ram_read0_q_reg[20]_0\(0),
      I5 => \ram_q_reg[0][31]\(11),
      O => \ram_read0_q_reg[11]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sgp_renderOutput_0_dcache_core_tag_ram_1 is
  port (
    tag_data_in_m_r : out STD_LOGIC_VECTOR ( 20 downto 0 );
    addr1_i : out STD_LOGIC_VECTOR ( 6 downto 0 );
    flushing_q_reg : out STD_LOGIC;
    \FSM_sequential_state_q_reg[3]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \FSM_sequential_state_q_reg[0]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    pmem_rd_q_reg : out STD_LOGIC;
    \pmem_len_q_reg[6]\ : out STD_LOGIC;
    \ram_read0_q_reg[20]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_state_q_reg[3]_0\ : out STD_LOGIC;
    flushing_q_reg_0 : out STD_LOGIC;
    \ram_read0_q_reg[20]_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_q_reg[1]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \FSM_sequential_state_q_reg[2]\ : out STD_LOGIC;
    \slv_reg2_reg[2]\ : out STD_LOGIC;
    flushing_q_reg_1 : out STD_LOGIC;
    \FSM_sequential_state_q_reg[3]_1\ : out STD_LOGIC;
    \pmem_addr_q_reg[12]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pmem_addr_q_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state_q_reg[3]_2\ : out STD_LOGIC;
    \ram_read0_q_reg[20]_2\ : out STD_LOGIC;
    \FSM_sequential_state_q_reg[0]_0\ : out STD_LOGIC;
    p_3_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_ack_o : out STD_LOGIC;
    \FSM_sequential_state_q_reg[2]_0\ : out STD_LOGIC;
    mem_tag_m_q : out STD_LOGIC;
    \pmem_wr_q_reg[3]\ : out STD_LOGIC;
    \FSM_sequential_state_q_reg[2]_1\ : out STD_LOGIC;
    \FSM_sequential_state_q_reg[0]_1\ : out STD_LOGIC;
    \FSM_sequential_state_q_reg[0]_2\ : out STD_LOGIC;
    \ram_read0_q_reg[18]_0\ : out STD_LOGIC;
    \ram_read0_q_reg[17]_0\ : out STD_LOGIC;
    \ram_read0_q_reg[16]_0\ : out STD_LOGIC;
    \ram_read0_q_reg[15]_0\ : out STD_LOGIC;
    \ram_read0_q_reg[14]_0\ : out STD_LOGIC;
    \ram_read0_q_reg[13]_0\ : out STD_LOGIC;
    \ram_read0_q_reg[12]_0\ : out STD_LOGIC;
    \ram_read0_q_reg[11]_0\ : out STD_LOGIC;
    \ram_read0_q_reg[10]_0\ : out STD_LOGIC;
    \ram_read0_q_reg[9]_0\ : out STD_LOGIC;
    \ram_read0_q_reg[8]_0\ : out STD_LOGIC;
    \ram_read0_q_reg[7]_0\ : out STD_LOGIC;
    \ram_read0_q_reg[6]_0\ : out STD_LOGIC;
    \ram_read0_q_reg[5]_0\ : out STD_LOGIC;
    \ram_read0_q_reg[4]_0\ : out STD_LOGIC;
    \ram_read0_q_reg[3]_0\ : out STD_LOGIC;
    \ram_read0_q_reg[2]_0\ : out STD_LOGIC;
    \ram_read0_q_reg[1]_0\ : out STD_LOGIC;
    \ram_read0_q_reg[0]_0\ : out STD_LOGIC;
    \ram_read0_q_reg[11]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pmem_addr_q_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pmem_addr_q_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    \ram_read0_q2__0\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    ACLK : in STD_LOGIC;
    addr0_i : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_read0_q_reg[18]_1\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \data_write_addr_q_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_write_addr_q_reg[1]\ : in STD_LOGIC;
    \data_write_addr_q_reg[10]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \FSM_sequential_state_q[3]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_state_q[3]_i_2_0\ : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    mem_inval_m_q_reg : in STD_LOGIC;
    mem_wr_m_q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_inval_m_q : in STD_LOGIC;
    mem_writeback_m_q : in STD_LOGIC;
    mem_inval_m_q_reg_0 : in STD_LOGIC;
    \replace_way_q_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pmem_wr_q_reg[3]_0\ : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_q_reg[2]_2\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \data_write_addr_q_reg[3]\ : in STD_LOGIC;
    \pmem_addr_q_reg[31]\ : in STD_LOGIC;
    \pmem_addr_q_reg[31]_0\ : in STD_LOGIC;
    \pmem_addr_q_reg[31]_1\ : in STD_LOGIC;
    pmem_addr_q0 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    pmem_addr_q00_in : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \replace_way_q_reg[0]_0\ : in STD_LOGIC;
    \replace_way_q_reg[0]_1\ : in STD_LOGIC;
    flushing_q_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    flushing_q_reg_3 : in STD_LOGIC;
    flushing_q_reg_4 : in STD_LOGIC;
    \data_write_addr_q_reg[4]\ : in STD_LOGIC;
    \data_write_addr_q_reg[4]_0\ : in STD_LOGIC;
    \data_write_addr_q_reg[7]\ : in STD_LOGIC;
    \data_write_addr_q_reg[7]_0\ : in STD_LOGIC;
    \data_write_addr_q_reg[8]\ : in STD_LOGIC;
    \data_write_addr_q_reg[8]_0\ : in STD_LOGIC;
    \data_write_addr_q_reg[9]\ : in STD_LOGIC;
    \data_write_addr_q_reg[9]_0\ : in STD_LOGIC;
    \data_write_addr_q_reg[3]_0\ : in STD_LOGIC;
    \data_write_addr_q_reg[3]_1\ : in STD_LOGIC;
    \ram_q[1][68]_i_2\ : in STD_LOGIC;
    flushing_q_i_2_0 : in STD_LOGIC;
    flushing_q_i_2_1 : in STD_LOGIC;
    flushing_q_i_2_2 : in STD_LOGIC;
    \data_write_addr_q_reg[3]_2\ : in STD_LOGIC;
    \pmem_addr_q_reg[1]\ : in STD_LOGIC;
    \pmem_addr_q_reg[1]_0\ : in STD_LOGIC;
    pmem_rd_q : in STD_LOGIC;
    \pmem_addr_q_reg[1]_1\ : in STD_LOGIC;
    \pmem_addr_q_reg[1]_2\ : in STD_LOGIC;
    flushing_q_i_4_0 : in STD_LOGIC;
    flushing_q_i_4_1 : in STD_LOGIC;
    flushing_q_i_4_2 : in STD_LOGIC;
    flushing_q_i_5_0 : in STD_LOGIC;
    ram_reg_0_63_0_2_i_27_0 : in STD_LOGIC;
    \ram_q[1][68]_i_2_0\ : in STD_LOGIC;
    \ram_q[1][68]_i_2_1\ : in STD_LOGIC;
    \pmem_addr_q[31]_i_4_0\ : in STD_LOGIC;
    ram_reg_0_63_0_2_i_21_0 : in STD_LOGIC;
    flushing_q_i_5_1 : in STD_LOGIC;
    \ram_read0_q_reg[0]_1\ : in STD_LOGIC;
    ram_reg_1_0 : in STD_LOGIC;
    \ram_read0_q[20]_i_2__0_0\ : in STD_LOGIC;
    ram_reg_1_1 : in STD_LOGIC;
    ram_reg_1_2 : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC;
    dropped_q : in STD_LOGIC;
    ram_reg_0_63_0_2_i_24 : in STD_LOGIC;
    mem_inval_m_q_reg_1 : in STD_LOGIC;
    pmem_wr_q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_read0_q_reg[20]_3\ : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sgp_renderOutput_0_dcache_core_tag_ram_1 : entity is "dcache_core_tag_ram";
end design_1_sgp_renderOutput_0_dcache_core_tag_ram_1;

architecture STRUCTURE of design_1_sgp_renderOutput_0_dcache_core_tag_ram_1 is
  signal \FSM_sequential_state_q[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_q[0]_i_6_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_q_reg[0]\ : STD_LOGIC;
  signal \^fsm_sequential_state_q_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_q_reg[3]\ : STD_LOGIC;
  signal \^fsm_sequential_state_q_reg[3]_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_q_reg[3]_1\ : STD_LOGIC;
  signal \^addr1_i\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal flushing_q_i_4_n_0 : STD_LOGIC;
  signal flushing_q_i_5_n_0 : STD_LOGIC;
  signal flushing_q_i_6_n_0 : STD_LOGIC;
  signal \^flushing_q_reg\ : STD_LOGIC;
  signal \^flushing_q_reg_0\ : STD_LOGIC;
  signal \^flushing_q_reg_1\ : STD_LOGIC;
  signal \^mem_ack_o\ : STD_LOGIC;
  signal \mem_addr_m_q[31]_i_3_n_0\ : STD_LOGIC;
  signal \mem_addr_m_q[31]_i_5_n_0\ : STD_LOGIC;
  signal \pmem_addr_q[31]_i_7_n_0\ : STD_LOGIC;
  signal \pmem_addr_q[31]_i_9_n_0\ : STD_LOGIC;
  signal \^pmem_addr_q_reg[12]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^pmem_len_q_reg[6]\ : STD_LOGIC;
  signal \^pmem_rd_q_reg\ : STD_LOGIC;
  signal \ram_read0_q[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \ram_read0_q[20]_i_5_n_0\ : STD_LOGIC;
  signal \ram_read0_q[20]_i_6__0_n_0\ : STD_LOGIC;
  signal \ram_read0_q[20]_i_7__0_n_0\ : STD_LOGIC;
  signal \^ram_read0_q_reg[20]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ram_read0_q_reg[20]_1\ : STD_LOGIC;
  signal \^ram_read0_q_reg[20]_2\ : STD_LOGIC;
  signal \ram_read0_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \ram_read0_q_reg_n_0_[10]\ : STD_LOGIC;
  signal \ram_read0_q_reg_n_0_[11]\ : STD_LOGIC;
  signal \ram_read0_q_reg_n_0_[12]\ : STD_LOGIC;
  signal \ram_read0_q_reg_n_0_[13]\ : STD_LOGIC;
  signal \ram_read0_q_reg_n_0_[14]\ : STD_LOGIC;
  signal \ram_read0_q_reg_n_0_[15]\ : STD_LOGIC;
  signal \ram_read0_q_reg_n_0_[16]\ : STD_LOGIC;
  signal \ram_read0_q_reg_n_0_[17]\ : STD_LOGIC;
  signal \ram_read0_q_reg_n_0_[18]\ : STD_LOGIC;
  signal \ram_read0_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \ram_read0_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \ram_read0_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \ram_read0_q_reg_n_0_[4]\ : STD_LOGIC;
  signal \ram_read0_q_reg_n_0_[5]\ : STD_LOGIC;
  signal \ram_read0_q_reg_n_0_[6]\ : STD_LOGIC;
  signal \ram_read0_q_reg_n_0_[7]\ : STD_LOGIC;
  signal \ram_read0_q_reg_n_0_[8]\ : STD_LOGIC;
  signal \ram_read0_q_reg_n_0_[9]\ : STD_LOGIC;
  signal ram_reg_0_63_0_2_i_17_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_i_18_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_i_1_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_i_27_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_i_37_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_i_38_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_i_40_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal ram_reg_0_63_12_14_n_0 : STD_LOGIC;
  signal ram_reg_0_63_12_14_n_1 : STD_LOGIC;
  signal ram_reg_0_63_12_14_n_2 : STD_LOGIC;
  signal ram_reg_0_63_15_17_n_0 : STD_LOGIC;
  signal ram_reg_0_63_15_17_n_1 : STD_LOGIC;
  signal ram_reg_0_63_15_17_n_2 : STD_LOGIC;
  signal ram_reg_0_63_18_20_n_0 : STD_LOGIC;
  signal ram_reg_0_63_18_20_n_1 : STD_LOGIC;
  signal ram_reg_0_63_18_20_n_2 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal ram_reg_0_63_6_8_n_0 : STD_LOGIC;
  signal ram_reg_0_63_6_8_n_1 : STD_LOGIC;
  signal ram_reg_0_63_6_8_n_2 : STD_LOGIC;
  signal ram_reg_0_63_9_11_n_0 : STD_LOGIC;
  signal ram_reg_0_63_9_11_n_1 : STD_LOGIC;
  signal ram_reg_0_63_9_11_n_2 : STD_LOGIC;
  signal \ram_reg_128_191_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal ram_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal ram_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal ram_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal ram_reg_128_191_12_14_n_0 : STD_LOGIC;
  signal ram_reg_128_191_12_14_n_1 : STD_LOGIC;
  signal ram_reg_128_191_12_14_n_2 : STD_LOGIC;
  signal ram_reg_128_191_15_17_n_0 : STD_LOGIC;
  signal ram_reg_128_191_15_17_n_1 : STD_LOGIC;
  signal ram_reg_128_191_15_17_n_2 : STD_LOGIC;
  signal ram_reg_128_191_18_20_n_0 : STD_LOGIC;
  signal ram_reg_128_191_18_20_n_1 : STD_LOGIC;
  signal ram_reg_128_191_18_20_n_2 : STD_LOGIC;
  signal ram_reg_128_191_3_5_n_0 : STD_LOGIC;
  signal ram_reg_128_191_3_5_n_1 : STD_LOGIC;
  signal ram_reg_128_191_3_5_n_2 : STD_LOGIC;
  signal ram_reg_128_191_6_8_n_0 : STD_LOGIC;
  signal ram_reg_128_191_6_8_n_1 : STD_LOGIC;
  signal ram_reg_128_191_6_8_n_2 : STD_LOGIC;
  signal ram_reg_128_191_9_11_n_0 : STD_LOGIC;
  signal ram_reg_128_191_9_11_n_1 : STD_LOGIC;
  signal ram_reg_128_191_9_11_n_2 : STD_LOGIC;
  signal \ram_reg_192_255_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal ram_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal ram_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal ram_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal ram_reg_192_255_12_14_n_0 : STD_LOGIC;
  signal ram_reg_192_255_12_14_n_1 : STD_LOGIC;
  signal ram_reg_192_255_12_14_n_2 : STD_LOGIC;
  signal ram_reg_192_255_15_17_n_0 : STD_LOGIC;
  signal ram_reg_192_255_15_17_n_1 : STD_LOGIC;
  signal ram_reg_192_255_15_17_n_2 : STD_LOGIC;
  signal ram_reg_192_255_18_20_n_0 : STD_LOGIC;
  signal ram_reg_192_255_18_20_n_1 : STD_LOGIC;
  signal ram_reg_192_255_18_20_n_2 : STD_LOGIC;
  signal ram_reg_192_255_3_5_n_0 : STD_LOGIC;
  signal ram_reg_192_255_3_5_n_1 : STD_LOGIC;
  signal ram_reg_192_255_3_5_n_2 : STD_LOGIC;
  signal ram_reg_192_255_6_8_n_0 : STD_LOGIC;
  signal ram_reg_192_255_6_8_n_1 : STD_LOGIC;
  signal ram_reg_192_255_6_8_n_2 : STD_LOGIC;
  signal ram_reg_192_255_9_11_n_0 : STD_LOGIC;
  signal ram_reg_192_255_9_11_n_1 : STD_LOGIC;
  signal ram_reg_192_255_9_11_n_2 : STD_LOGIC;
  signal \ram_reg_64_127_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal ram_reg_64_127_12_14_n_0 : STD_LOGIC;
  signal ram_reg_64_127_12_14_n_1 : STD_LOGIC;
  signal ram_reg_64_127_12_14_n_2 : STD_LOGIC;
  signal ram_reg_64_127_15_17_n_0 : STD_LOGIC;
  signal ram_reg_64_127_15_17_n_1 : STD_LOGIC;
  signal ram_reg_64_127_15_17_n_2 : STD_LOGIC;
  signal ram_reg_64_127_18_20_n_0 : STD_LOGIC;
  signal ram_reg_64_127_18_20_n_1 : STD_LOGIC;
  signal ram_reg_64_127_18_20_n_2 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal ram_reg_64_127_6_8_n_0 : STD_LOGIC;
  signal ram_reg_64_127_6_8_n_1 : STD_LOGIC;
  signal ram_reg_64_127_6_8_n_2 : STD_LOGIC;
  signal ram_reg_64_127_9_11_n_0 : STD_LOGIC;
  signal ram_reg_64_127_9_11_n_1 : STD_LOGIC;
  signal ram_reg_64_127_9_11_n_2 : STD_LOGIC;
  signal \^slv_reg2_reg[2]\ : STD_LOGIC;
  signal \^tag_data_in_m_r\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_128_191_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_128_191_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_128_191_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_128_191_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_128_191_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_192_255_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_192_255_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_192_255_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_192_255_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_192_255_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_9_11_DOD_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state_q[0]_i_5\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \FSM_sequential_state_q[2]_i_3\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \data_write_addr_q[1]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \data_write_addr_q[2]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \i__carry__2_i_5\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \i__carry__2_i_6\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \i__carry__2_i_7\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \i__carry__3_i_5\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \i__carry__3_i_6\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \i__carry__3_i_7\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \i__carry__3_i_8\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \i__carry__4_i_5\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \i__carry__4_i_6\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \i__carry__4_i_7\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \i__carry__4_i_8\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \i__carry__5_i_5\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \i__carry__5_i_6\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \i__carry__5_i_7\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \i__carry__5_i_8\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \i__carry__6_i_4\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \i__carry__6_i_5\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \i__carry__6_i_6\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \mem_addr_m_q[31]_i_5\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \ram_read0_q[20]_i_7__0\ : label is "soft_lutpair137";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_2 : label is 5376;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_2 : label is "u_core/u_tag1/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute SOFT_HLUTNM of ram_reg_0_63_0_2_i_18 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of ram_reg_0_63_0_2_i_19 : label is "soft_lutpair136";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_12_14 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_12_14 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_14 : label is "u_core/u_tag1/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_12_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_14 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_15_17 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_15_17 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_17 : label is "u_core/u_tag1/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_15_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_17 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_17 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_18_20 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_18_20 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_0_63_18_20 : label is "u_core/u_tag1/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_18_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_18_20 : label is 63;
  attribute ram_offset of ram_reg_0_63_18_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_18_20 : label is 18;
  attribute ram_slice_end of ram_reg_0_63_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_3_5 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_5 : label is "u_core/u_tag1/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_6_8 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_6_8 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_8 : label is "u_core/u_tag1/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_6_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_8 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_9_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_9_11 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_11 : label is "u_core/u_tag1/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_9_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_11 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of ram_reg_128_191_0_2 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_128_191_0_2 : label is "u_core/u_tag1/ram";
  attribute RTL_RAM_TYPE of ram_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of ram_reg_128_191_0_2 : label is 191;
  attribute ram_offset of ram_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of ram_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_128_191_12_14 : label is "";
  attribute RTL_RAM_BITS of ram_reg_128_191_12_14 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_128_191_12_14 : label is "u_core/u_tag1/ram";
  attribute RTL_RAM_TYPE of ram_reg_128_191_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_128_191_12_14 : label is 128;
  attribute ram_addr_end of ram_reg_128_191_12_14 : label is 191;
  attribute ram_offset of ram_reg_128_191_12_14 : label is 0;
  attribute ram_slice_begin of ram_reg_128_191_12_14 : label is 12;
  attribute ram_slice_end of ram_reg_128_191_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_128_191_15_17 : label is "";
  attribute RTL_RAM_BITS of ram_reg_128_191_15_17 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_128_191_15_17 : label is "u_core/u_tag1/ram";
  attribute RTL_RAM_TYPE of ram_reg_128_191_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_128_191_15_17 : label is 128;
  attribute ram_addr_end of ram_reg_128_191_15_17 : label is 191;
  attribute ram_offset of ram_reg_128_191_15_17 : label is 0;
  attribute ram_slice_begin of ram_reg_128_191_15_17 : label is 15;
  attribute ram_slice_end of ram_reg_128_191_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_128_191_18_20 : label is "";
  attribute RTL_RAM_BITS of ram_reg_128_191_18_20 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_128_191_18_20 : label is "u_core/u_tag1/ram";
  attribute RTL_RAM_TYPE of ram_reg_128_191_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_128_191_18_20 : label is 128;
  attribute ram_addr_end of ram_reg_128_191_18_20 : label is 191;
  attribute ram_offset of ram_reg_128_191_18_20 : label is 0;
  attribute ram_slice_begin of ram_reg_128_191_18_20 : label is 18;
  attribute ram_slice_end of ram_reg_128_191_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of ram_reg_128_191_3_5 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_128_191_3_5 : label is "u_core/u_tag1/ram";
  attribute RTL_RAM_TYPE of ram_reg_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_128_191_3_5 : label is 128;
  attribute ram_addr_end of ram_reg_128_191_3_5 : label is 191;
  attribute ram_offset of ram_reg_128_191_3_5 : label is 0;
  attribute ram_slice_begin of ram_reg_128_191_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_128_191_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_128_191_6_8 : label is "";
  attribute RTL_RAM_BITS of ram_reg_128_191_6_8 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_128_191_6_8 : label is "u_core/u_tag1/ram";
  attribute RTL_RAM_TYPE of ram_reg_128_191_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_128_191_6_8 : label is 128;
  attribute ram_addr_end of ram_reg_128_191_6_8 : label is 191;
  attribute ram_offset of ram_reg_128_191_6_8 : label is 0;
  attribute ram_slice_begin of ram_reg_128_191_6_8 : label is 6;
  attribute ram_slice_end of ram_reg_128_191_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_128_191_9_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_128_191_9_11 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_128_191_9_11 : label is "u_core/u_tag1/ram";
  attribute RTL_RAM_TYPE of ram_reg_128_191_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_128_191_9_11 : label is 128;
  attribute ram_addr_end of ram_reg_128_191_9_11 : label is 191;
  attribute ram_offset of ram_reg_128_191_9_11 : label is 0;
  attribute ram_slice_begin of ram_reg_128_191_9_11 : label is 9;
  attribute ram_slice_end of ram_reg_128_191_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of ram_reg_192_255_0_2 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_192_255_0_2 : label is "u_core/u_tag1/ram";
  attribute RTL_RAM_TYPE of ram_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of ram_reg_192_255_0_2 : label is 255;
  attribute ram_offset of ram_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of ram_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_192_255_12_14 : label is "";
  attribute RTL_RAM_BITS of ram_reg_192_255_12_14 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_192_255_12_14 : label is "u_core/u_tag1/ram";
  attribute RTL_RAM_TYPE of ram_reg_192_255_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_192_255_12_14 : label is 192;
  attribute ram_addr_end of ram_reg_192_255_12_14 : label is 255;
  attribute ram_offset of ram_reg_192_255_12_14 : label is 0;
  attribute ram_slice_begin of ram_reg_192_255_12_14 : label is 12;
  attribute ram_slice_end of ram_reg_192_255_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_192_255_15_17 : label is "";
  attribute RTL_RAM_BITS of ram_reg_192_255_15_17 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_192_255_15_17 : label is "u_core/u_tag1/ram";
  attribute RTL_RAM_TYPE of ram_reg_192_255_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_192_255_15_17 : label is 192;
  attribute ram_addr_end of ram_reg_192_255_15_17 : label is 255;
  attribute ram_offset of ram_reg_192_255_15_17 : label is 0;
  attribute ram_slice_begin of ram_reg_192_255_15_17 : label is 15;
  attribute ram_slice_end of ram_reg_192_255_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_192_255_18_20 : label is "";
  attribute RTL_RAM_BITS of ram_reg_192_255_18_20 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_192_255_18_20 : label is "u_core/u_tag1/ram";
  attribute RTL_RAM_TYPE of ram_reg_192_255_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_192_255_18_20 : label is 192;
  attribute ram_addr_end of ram_reg_192_255_18_20 : label is 255;
  attribute ram_offset of ram_reg_192_255_18_20 : label is 0;
  attribute ram_slice_begin of ram_reg_192_255_18_20 : label is 18;
  attribute ram_slice_end of ram_reg_192_255_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of ram_reg_192_255_3_5 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_192_255_3_5 : label is "u_core/u_tag1/ram";
  attribute RTL_RAM_TYPE of ram_reg_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_192_255_3_5 : label is 192;
  attribute ram_addr_end of ram_reg_192_255_3_5 : label is 255;
  attribute ram_offset of ram_reg_192_255_3_5 : label is 0;
  attribute ram_slice_begin of ram_reg_192_255_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_192_255_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_192_255_6_8 : label is "";
  attribute RTL_RAM_BITS of ram_reg_192_255_6_8 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_192_255_6_8 : label is "u_core/u_tag1/ram";
  attribute RTL_RAM_TYPE of ram_reg_192_255_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_192_255_6_8 : label is 192;
  attribute ram_addr_end of ram_reg_192_255_6_8 : label is 255;
  attribute ram_offset of ram_reg_192_255_6_8 : label is 0;
  attribute ram_slice_begin of ram_reg_192_255_6_8 : label is 6;
  attribute ram_slice_end of ram_reg_192_255_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_192_255_9_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_192_255_9_11 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_192_255_9_11 : label is "u_core/u_tag1/ram";
  attribute RTL_RAM_TYPE of ram_reg_192_255_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_192_255_9_11 : label is 192;
  attribute ram_addr_end of ram_reg_192_255_9_11 : label is 255;
  attribute ram_offset of ram_reg_192_255_9_11 : label is 0;
  attribute ram_slice_begin of ram_reg_192_255_9_11 : label is 9;
  attribute ram_slice_end of ram_reg_192_255_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of ram_reg_64_127_0_2 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_64_127_0_2 : label is "u_core/u_tag1/ram";
  attribute RTL_RAM_TYPE of ram_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_0_2 : label is 127;
  attribute ram_offset of ram_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of ram_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_12_14 : label is "";
  attribute RTL_RAM_BITS of ram_reg_64_127_12_14 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_64_127_12_14 : label is "u_core/u_tag1/ram";
  attribute RTL_RAM_TYPE of ram_reg_64_127_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_64_127_12_14 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_12_14 : label is 127;
  attribute ram_offset of ram_reg_64_127_12_14 : label is 0;
  attribute ram_slice_begin of ram_reg_64_127_12_14 : label is 12;
  attribute ram_slice_end of ram_reg_64_127_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_15_17 : label is "";
  attribute RTL_RAM_BITS of ram_reg_64_127_15_17 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_64_127_15_17 : label is "u_core/u_tag1/ram";
  attribute RTL_RAM_TYPE of ram_reg_64_127_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_64_127_15_17 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_15_17 : label is 127;
  attribute ram_offset of ram_reg_64_127_15_17 : label is 0;
  attribute ram_slice_begin of ram_reg_64_127_15_17 : label is 15;
  attribute ram_slice_end of ram_reg_64_127_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_18_20 : label is "";
  attribute RTL_RAM_BITS of ram_reg_64_127_18_20 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_64_127_18_20 : label is "u_core/u_tag1/ram";
  attribute RTL_RAM_TYPE of ram_reg_64_127_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_64_127_18_20 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_18_20 : label is 127;
  attribute ram_offset of ram_reg_64_127_18_20 : label is 0;
  attribute ram_slice_begin of ram_reg_64_127_18_20 : label is 18;
  attribute ram_slice_end of ram_reg_64_127_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of ram_reg_64_127_3_5 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_64_127_3_5 : label is "u_core/u_tag1/ram";
  attribute RTL_RAM_TYPE of ram_reg_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_3_5 : label is 127;
  attribute ram_offset of ram_reg_64_127_3_5 : label is 0;
  attribute ram_slice_begin of ram_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_64_127_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_6_8 : label is "";
  attribute RTL_RAM_BITS of ram_reg_64_127_6_8 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_64_127_6_8 : label is "u_core/u_tag1/ram";
  attribute RTL_RAM_TYPE of ram_reg_64_127_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_64_127_6_8 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_6_8 : label is 127;
  attribute ram_offset of ram_reg_64_127_6_8 : label is 0;
  attribute ram_slice_begin of ram_reg_64_127_6_8 : label is 6;
  attribute ram_slice_end of ram_reg_64_127_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_9_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_64_127_9_11 : label is 5376;
  attribute RTL_RAM_NAME of ram_reg_64_127_9_11 : label is "u_core/u_tag1/ram";
  attribute RTL_RAM_TYPE of ram_reg_64_127_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_64_127_9_11 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_9_11 : label is 127;
  attribute ram_offset of ram_reg_64_127_9_11 : label is 0;
  attribute ram_slice_begin of ram_reg_64_127_9_11 : label is 9;
  attribute ram_slice_end of ram_reg_64_127_9_11 : label is 11;
begin
  \FSM_sequential_state_q_reg[0]\ <= \^fsm_sequential_state_q_reg[0]\;
  \FSM_sequential_state_q_reg[0]_0\ <= \^fsm_sequential_state_q_reg[0]_0\;
  \FSM_sequential_state_q_reg[3]\ <= \^fsm_sequential_state_q_reg[3]\;
  \FSM_sequential_state_q_reg[3]_0\ <= \^fsm_sequential_state_q_reg[3]_0\;
  \FSM_sequential_state_q_reg[3]_1\ <= \^fsm_sequential_state_q_reg[3]_1\;
  addr1_i(6 downto 0) <= \^addr1_i\(6 downto 0);
  flushing_q_reg <= \^flushing_q_reg\;
  flushing_q_reg_0 <= \^flushing_q_reg_0\;
  flushing_q_reg_1 <= \^flushing_q_reg_1\;
  mem_ack_o <= \^mem_ack_o\;
  \pmem_addr_q_reg[12]\(7 downto 0) <= \^pmem_addr_q_reg[12]\(7 downto 0);
  \pmem_len_q_reg[6]\ <= \^pmem_len_q_reg[6]\;
  pmem_rd_q_reg <= \^pmem_rd_q_reg\;
  \ram_read0_q_reg[20]_0\(1 downto 0) <= \^ram_read0_q_reg[20]_0\(1 downto 0);
  \ram_read0_q_reg[20]_1\ <= \^ram_read0_q_reg[20]_1\;
  \ram_read0_q_reg[20]_2\ <= \^ram_read0_q_reg[20]_2\;
  \slv_reg2_reg[2]\ <= \^slv_reg2_reg[2]\;
  tag_data_in_m_r(20 downto 0) <= \^tag_data_in_m_r\(20 downto 0);
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6E"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => \^mem_ack_o\,
      O => \FSM_sequential_state_reg[1]\
    );
\FSM_sequential_state_q[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2A20"
    )
        port map (
      I0 => \replace_way_q_reg[0]\(0),
      I1 => \FSM_sequential_state_q[0]_i_5_n_0\,
      I2 => \replace_way_q_reg[0]\(2),
      I3 => \FSM_sequential_state_q[0]_i_6_n_0\,
      I4 => \replace_way_q_reg[0]\(3),
      O => \FSM_sequential_state_q_reg[0]_1\
    );
\FSM_sequential_state_q[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \^ram_read0_q_reg[20]_0\(0),
      I1 => \^ram_read0_q_reg[20]_0\(1),
      I2 => \FSM_sequential_state_q_reg[2]_2\(19),
      I3 => \FSM_sequential_state_q_reg[2]_2\(20),
      O => \FSM_sequential_state_q[0]_i_5_n_0\
    );
\FSM_sequential_state_q[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \^ram_read0_q_reg[20]_0\(1),
      I1 => \^ram_read0_q_reg[20]_0\(0),
      I2 => ram_reg_1(0),
      I3 => CO(0),
      I4 => \FSM_sequential_state_q_reg[2]_2\(20),
      I5 => \FSM_sequential_state_q_reg[2]_2\(19),
      O => \FSM_sequential_state_q[0]_i_6_n_0\
    );
\FSM_sequential_state_q[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ram_read0_q_reg[20]_1\,
      I1 => \replace_way_q_reg[0]\(2),
      I2 => \replace_way_q_reg[0]\(1),
      I3 => \replace_way_q_reg[0]\(0),
      O => \FSM_sequential_state_q_reg[2]_1\
    );
\FSM_sequential_state_q[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^ram_read0_q_reg[20]_0\(1),
      I1 => \^ram_read0_q_reg[20]_0\(0),
      I2 => ram_reg_1_0,
      I3 => \FSM_sequential_state_q_reg[2]_2\(20),
      I4 => \FSM_sequential_state_q_reg[2]_2\(19),
      O => \^ram_read0_q_reg[20]_2\
    );
\FSM_sequential_state_q[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => \FSM_sequential_state_q_reg[2]_2\(20),
      I1 => \FSM_sequential_state_q_reg[2]_2\(19),
      I2 => \^ram_read0_q_reg[20]_0\(1),
      I3 => \^ram_read0_q_reg[20]_0\(0),
      I4 => \^flushing_q_reg_0\,
      O => \^ram_read0_q_reg[20]_1\
    );
\FSM_sequential_state_q[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888AAA8AAA8AAA"
    )
        port map (
      I0 => \^ram_read0_q_reg[20]_2\,
      I1 => \data_write_addr_q_reg[3]\,
      I2 => \^ram_read0_q_reg[20]_0\(1),
      I3 => ram_reg_1(0),
      I4 => \FSM_sequential_state_q_reg[2]_2\(20),
      I5 => CO(0),
      O => \^flushing_q_reg_0\
    );
\FSM_sequential_state_q[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000000000"
    )
        port map (
      I0 => \FSM_sequential_state_q[3]_i_2\(0),
      I1 => \FSM_sequential_state_q[3]_i_2_0\,
      I2 => \FSM_sequential_state_q[3]_i_2\(1),
      I3 => m_axi_rvalid,
      I4 => m_axi_bvalid,
      I5 => \FSM_sequential_state_reg[1]_0\,
      O => \^pmem_len_q_reg[6]\
    );
\data_write_addr_q[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEF0000"
    )
        port map (
      I0 => \replace_way_q_reg[0]\(0),
      I1 => \replace_way_q_reg[0]\(3),
      I2 => \replace_way_q_reg[0]\(1),
      I3 => \replace_way_q_reg[0]\(2),
      I4 => \^fsm_sequential_state_q_reg[3]_1\,
      I5 => \pmem_addr_q_reg[1]_0\,
      O => \^fsm_sequential_state_q_reg[0]\
    );
\data_write_addr_q[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \data_write_addr_q_reg[10]\(11),
      I1 => \^pmem_rd_q_reg\,
      I2 => Q(7),
      I3 => \data_write_addr_q_reg[3]\,
      I4 => \data_write_addr_q_reg[3]_2\,
      I5 => \ram_read0_q_reg[18]_1\(7),
      O => \^pmem_addr_q_reg[12]\(7)
    );
\data_write_addr_q[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0104"
    )
        port map (
      I0 => \^fsm_sequential_state_q_reg[0]\,
      I1 => \data_write_addr_q_reg[2]\(1),
      I2 => \data_write_addr_q_reg[1]\,
      I3 => \data_write_addr_q_reg[2]\(0),
      O => D(0)
    );
\data_write_addr_q[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01040404"
    )
        port map (
      I0 => \^fsm_sequential_state_q_reg[0]\,
      I1 => \data_write_addr_q_reg[2]\(2),
      I2 => \data_write_addr_q_reg[1]\,
      I3 => \data_write_addr_q_reg[2]\(0),
      I4 => \data_write_addr_q_reg[2]\(1),
      O => D(1)
    );
\data_write_addr_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B88888BB8BBBBB"
    )
        port map (
      I0 => \^pmem_addr_q_reg[12]\(0),
      I1 => \^fsm_sequential_state_q_reg[0]\,
      I2 => \data_write_addr_q_reg[2]\(2),
      I3 => \data_write_addr_q_reg[3]_0\,
      I4 => \data_write_addr_q_reg[2]\(1),
      I5 => \data_write_addr_q_reg[3]_1\,
      O => D(2)
    );
\data_write_addr_q[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \data_write_addr_q_reg[10]\(4),
      I1 => \^pmem_rd_q_reg\,
      I2 => Q(0),
      I3 => \data_write_addr_q_reg[3]\,
      I4 => \data_write_addr_q_reg[3]_2\,
      I5 => \ram_read0_q_reg[18]_1\(0),
      O => \^pmem_addr_q_reg[12]\(0)
    );
\data_write_addr_q[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \^pmem_addr_q_reg[12]\(1),
      I1 => \^fsm_sequential_state_q_reg[0]\,
      I2 => \data_write_addr_q_reg[4]\,
      I3 => \data_write_addr_q_reg[4]_0\,
      O => D(3)
    );
\data_write_addr_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \data_write_addr_q_reg[10]\(5),
      I1 => \^pmem_rd_q_reg\,
      I2 => Q(1),
      I3 => \data_write_addr_q_reg[3]\,
      I4 => \data_write_addr_q_reg[3]_2\,
      I5 => \ram_read0_q_reg[18]_1\(1),
      O => \^pmem_addr_q_reg[12]\(1)
    );
\data_write_addr_q[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \data_write_addr_q_reg[10]\(6),
      I1 => \^pmem_rd_q_reg\,
      I2 => Q(2),
      I3 => \data_write_addr_q_reg[3]\,
      I4 => \data_write_addr_q_reg[3]_2\,
      I5 => \ram_read0_q_reg[18]_1\(2),
      O => \^pmem_addr_q_reg[12]\(2)
    );
\data_write_addr_q[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \data_write_addr_q_reg[10]\(7),
      I1 => \^pmem_rd_q_reg\,
      I2 => Q(3),
      I3 => \data_write_addr_q_reg[3]\,
      I4 => \data_write_addr_q_reg[3]_2\,
      I5 => \ram_read0_q_reg[18]_1\(3),
      O => \^pmem_addr_q_reg[12]\(3)
    );
\data_write_addr_q[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \^pmem_addr_q_reg[12]\(4),
      I1 => \^fsm_sequential_state_q_reg[0]\,
      I2 => \data_write_addr_q_reg[7]\,
      I3 => \data_write_addr_q_reg[7]_0\,
      O => D(4)
    );
\data_write_addr_q[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \data_write_addr_q_reg[10]\(8),
      I1 => \^pmem_rd_q_reg\,
      I2 => Q(4),
      I3 => \data_write_addr_q_reg[3]\,
      I4 => \data_write_addr_q_reg[3]_2\,
      I5 => \ram_read0_q_reg[18]_1\(4),
      O => \^pmem_addr_q_reg[12]\(4)
    );
\data_write_addr_q[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \^pmem_addr_q_reg[12]\(5),
      I1 => \^fsm_sequential_state_q_reg[0]\,
      I2 => \data_write_addr_q_reg[8]\,
      I3 => \data_write_addr_q_reg[8]_0\,
      O => D(5)
    );
\data_write_addr_q[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \data_write_addr_q_reg[10]\(9),
      I1 => \^pmem_rd_q_reg\,
      I2 => Q(5),
      I3 => \data_write_addr_q_reg[3]\,
      I4 => \data_write_addr_q_reg[3]_2\,
      I5 => \ram_read0_q_reg[18]_1\(5),
      O => \^pmem_addr_q_reg[12]\(5)
    );
\data_write_addr_q[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \^pmem_addr_q_reg[12]\(6),
      I1 => \^fsm_sequential_state_q_reg[0]\,
      I2 => \data_write_addr_q_reg[9]\,
      I3 => \data_write_addr_q_reg[9]_0\,
      O => D(6)
    );
\data_write_addr_q[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \data_write_addr_q_reg[10]\(10),
      I1 => \^pmem_rd_q_reg\,
      I2 => Q(6),
      I3 => \data_write_addr_q_reg[3]\,
      I4 => \data_write_addr_q_reg[3]_2\,
      I5 => \ram_read0_q_reg[18]_1\(6),
      O => \^pmem_addr_q_reg[12]\(6)
    );
flushing_q_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF10101010"
    )
        port map (
      I0 => flushing_q_reg_2(0),
      I1 => flushing_q_reg_3,
      I2 => flushing_q_reg_2(1),
      I3 => \^fsm_sequential_state_q_reg[3]_1\,
      I4 => flushing_q_reg_4,
      I5 => flushing_q_i_4_n_0,
      O => \^slv_reg2_reg[2]\
    );
flushing_q_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007500"
    )
        port map (
      I0 => \^fsm_sequential_state_q_reg[3]_0\,
      I1 => flushing_q_i_5_n_0,
      I2 => \ram_q[1][68]_i_2\,
      I3 => flushing_q_i_2_0,
      I4 => flushing_q_i_2_1,
      I5 => flushing_q_i_2_2,
      O => flushing_q_i_4_n_0
    );
flushing_q_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044455555"
    )
        port map (
      I0 => flushing_q_i_4_0,
      I1 => flushing_q_i_6_n_0,
      I2 => flushing_q_i_5_0,
      I3 => ram_reg_0_63_0_2_i_27_0,
      I4 => flushing_q_i_4_1,
      I5 => flushing_q_i_4_2,
      O => flushing_q_i_5_n_0
    );
flushing_q_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF01000100"
    )
        port map (
      I0 => \replace_way_q_reg[0]\(0),
      I1 => flushing_q_i_5_1,
      I2 => ram_reg_0_63_0_2_i_21_0,
      I3 => flushing_q_reg_2(0),
      I4 => \^ram_read0_q_reg[20]_2\,
      I5 => flushing_q_i_5_0,
      O => flushing_q_i_6_n_0
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \data_write_addr_q_reg[10]\(7),
      I1 => \^pmem_rd_q_reg\,
      I2 => Q(3),
      I3 => \data_write_addr_q_reg[3]\,
      I4 => \data_write_addr_q_reg[3]_2\,
      I5 => \ram_read0_q_reg[18]_1\(3),
      O => \pmem_addr_q_reg[8]\(3)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \data_write_addr_q_reg[10]\(6),
      I1 => \^pmem_rd_q_reg\,
      I2 => Q(2),
      I3 => \data_write_addr_q_reg[3]\,
      I4 => \data_write_addr_q_reg[3]_2\,
      I5 => \ram_read0_q_reg[18]_1\(2),
      O => \pmem_addr_q_reg[8]\(2)
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \data_write_addr_q_reg[10]\(5),
      I1 => \^pmem_rd_q_reg\,
      I2 => Q(1),
      I3 => \data_write_addr_q_reg[3]\,
      I4 => \data_write_addr_q_reg[3]_2\,
      I5 => \ram_read0_q_reg[18]_1\(1),
      O => \pmem_addr_q_reg[8]\(1)
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \data_write_addr_q_reg[10]\(4),
      I1 => \^pmem_rd_q_reg\,
      I2 => Q(0),
      I3 => \data_write_addr_q_reg[3]\,
      I4 => \data_write_addr_q_reg[3]_2\,
      I5 => \ram_read0_q_reg[18]_1\(0),
      O => \pmem_addr_q_reg[8]\(0)
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \data_write_addr_q_reg[10]\(11),
      I1 => \^pmem_rd_q_reg\,
      I2 => Q(7),
      I3 => \data_write_addr_q_reg[3]\,
      I4 => \data_write_addr_q_reg[3]_2\,
      I5 => \ram_read0_q_reg[18]_1\(7),
      O => \pmem_addr_q_reg[12]_0\(3)
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \data_write_addr_q_reg[10]\(10),
      I1 => \^pmem_rd_q_reg\,
      I2 => Q(6),
      I3 => \data_write_addr_q_reg[3]\,
      I4 => \data_write_addr_q_reg[3]_2\,
      I5 => \ram_read0_q_reg[18]_1\(6),
      O => \pmem_addr_q_reg[12]_0\(2)
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \data_write_addr_q_reg[10]\(9),
      I1 => \^pmem_rd_q_reg\,
      I2 => Q(5),
      I3 => \data_write_addr_q_reg[3]\,
      I4 => \data_write_addr_q_reg[3]_2\,
      I5 => \ram_read0_q_reg[18]_1\(5),
      O => \pmem_addr_q_reg[12]_0\(1)
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \data_write_addr_q_reg[10]\(8),
      I1 => \^pmem_rd_q_reg\,
      I2 => Q(4),
      I3 => \data_write_addr_q_reg[3]\,
      I4 => \data_write_addr_q_reg[3]_2\,
      I5 => \ram_read0_q_reg[18]_1\(4),
      O => \pmem_addr_q_reg[12]_0\(0)
    );
\i__carry__2_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_read0_q_reg_n_0_[3]\,
      I1 => ram_reg_1_0,
      I2 => \FSM_sequential_state_q_reg[2]_2\(3),
      O => \ram_read0_q_reg[3]_0\
    );
\i__carry__2_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_read0_q_reg_n_0_[2]\,
      I1 => ram_reg_1_0,
      I2 => \FSM_sequential_state_q_reg[2]_2\(2),
      O => \ram_read0_q_reg[2]_0\
    );
\i__carry__2_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_read0_q_reg_n_0_[1]\,
      I1 => ram_reg_1_0,
      I2 => \FSM_sequential_state_q_reg[2]_2\(1),
      O => \ram_read0_q_reg[1]_0\
    );
\i__carry__2_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_read0_q_reg_n_0_[0]\,
      I1 => ram_reg_1_0,
      I2 => \FSM_sequential_state_q_reg[2]_2\(0),
      O => \ram_read0_q_reg[0]_0\
    );
\i__carry__3_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_read0_q_reg_n_0_[7]\,
      I1 => ram_reg_1_0,
      I2 => \FSM_sequential_state_q_reg[2]_2\(7),
      O => \ram_read0_q_reg[7]_0\
    );
\i__carry__3_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_read0_q_reg_n_0_[6]\,
      I1 => ram_reg_1_0,
      I2 => \FSM_sequential_state_q_reg[2]_2\(6),
      O => \ram_read0_q_reg[6]_0\
    );
\i__carry__3_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_read0_q_reg_n_0_[5]\,
      I1 => ram_reg_1_0,
      I2 => \FSM_sequential_state_q_reg[2]_2\(5),
      O => \ram_read0_q_reg[5]_0\
    );
\i__carry__3_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_read0_q_reg_n_0_[4]\,
      I1 => ram_reg_1_0,
      I2 => \FSM_sequential_state_q_reg[2]_2\(4),
      O => \ram_read0_q_reg[4]_0\
    );
\i__carry__4_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_read0_q_reg_n_0_[11]\,
      I1 => ram_reg_1_0,
      I2 => \FSM_sequential_state_q_reg[2]_2\(11),
      O => \ram_read0_q_reg[11]_0\
    );
\i__carry__4_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_read0_q_reg_n_0_[10]\,
      I1 => ram_reg_1_0,
      I2 => \FSM_sequential_state_q_reg[2]_2\(10),
      O => \ram_read0_q_reg[10]_0\
    );
\i__carry__4_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_read0_q_reg_n_0_[9]\,
      I1 => ram_reg_1_0,
      I2 => \FSM_sequential_state_q_reg[2]_2\(9),
      O => \ram_read0_q_reg[9]_0\
    );
\i__carry__4_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_read0_q_reg_n_0_[8]\,
      I1 => ram_reg_1_0,
      I2 => \FSM_sequential_state_q_reg[2]_2\(8),
      O => \ram_read0_q_reg[8]_0\
    );
\i__carry__5_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_read0_q_reg_n_0_[15]\,
      I1 => ram_reg_1_0,
      I2 => \FSM_sequential_state_q_reg[2]_2\(15),
      O => \ram_read0_q_reg[15]_0\
    );
\i__carry__5_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_read0_q_reg_n_0_[14]\,
      I1 => ram_reg_1_0,
      I2 => \FSM_sequential_state_q_reg[2]_2\(14),
      O => \ram_read0_q_reg[14]_0\
    );
\i__carry__5_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_read0_q_reg_n_0_[13]\,
      I1 => ram_reg_1_0,
      I2 => \FSM_sequential_state_q_reg[2]_2\(13),
      O => \ram_read0_q_reg[13]_0\
    );
\i__carry__5_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_read0_q_reg_n_0_[12]\,
      I1 => ram_reg_1_0,
      I2 => \FSM_sequential_state_q_reg[2]_2\(12),
      O => \ram_read0_q_reg[12]_0\
    );
\i__carry__6_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_read0_q_reg_n_0_[18]\,
      I1 => ram_reg_1_0,
      I2 => \FSM_sequential_state_q_reg[2]_2\(18),
      O => \ram_read0_q_reg[18]_0\
    );
\i__carry__6_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_read0_q_reg_n_0_[17]\,
      I1 => ram_reg_1_0,
      I2 => \FSM_sequential_state_q_reg[2]_2\(17),
      O => \ram_read0_q_reg[17]_0\
    );
\i__carry__6_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_read0_q_reg_n_0_[16]\,
      I1 => ram_reg_1_0,
      I2 => \FSM_sequential_state_q_reg[2]_2\(16),
      O => \ram_read0_q_reg[16]_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pmem_rd_q_reg\,
      I1 => \data_write_addr_q_reg[10]\(1),
      O => DI(0)
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_write_addr_q_reg[10]\(3),
      I1 => \^pmem_rd_q_reg\,
      O => \pmem_addr_q_reg[4]\(3)
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_write_addr_q_reg[10]\(2),
      I1 => \^pmem_rd_q_reg\,
      O => \pmem_addr_q_reg[4]\(2)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \data_write_addr_q_reg[10]\(1),
      I1 => \^pmem_rd_q_reg\,
      O => \pmem_addr_q_reg[4]\(1)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_write_addr_q_reg[10]\(0),
      I1 => \^pmem_rd_q_reg\,
      O => \pmem_addr_q_reg[4]\(0)
    );
\mem_addr_m_q[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mem_addr_m_q[31]_i_3_n_0\,
      I1 => mem_inval_m_q_reg_1,
      O => mem_tag_m_q
    );
\mem_addr_m_q[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA80"
    )
        port map (
      I0 => mem_inval_m_q_reg,
      I1 => \mem_addr_m_q[31]_i_5_n_0\,
      I2 => mem_wr_m_q(0),
      I3 => mem_inval_m_q,
      I4 => mem_writeback_m_q,
      I5 => mem_inval_m_q_reg_0,
      O => \mem_addr_m_q[31]_i_3_n_0\
    );
\mem_addr_m_q[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^ram_read0_q_reg[20]_0\(1),
      I1 => ram_reg_1(0),
      I2 => \FSM_sequential_state_q_reg[2]_2\(20),
      I3 => CO(0),
      O => \mem_addr_m_q[31]_i_5_n_0\
    );
\pending_q[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8BBBBBBB8"
    )
        port map (
      I0 => \mem_addr_m_q[31]_i_3_n_0\,
      I1 => \FSM_sequential_state_reg[1]_1\,
      I2 => dropped_q,
      I3 => m_axi_rvalid,
      I4 => m_axi_bvalid,
      I5 => \FSM_sequential_state_reg[1]_0\,
      O => \^mem_ack_o\
    );
\pmem_addr_q[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0051FFAE0000"
    )
        port map (
      I0 => \pmem_addr_q_reg[31]\,
      I1 => \pmem_addr_q_reg[31]_0\,
      I2 => \pmem_addr_q_reg[31]_1\,
      I3 => \^pmem_rd_q_reg\,
      I4 => pmem_addr_q0(9),
      I5 => pmem_addr_q00_in(9),
      O => \count_q_reg[1]\(9)
    );
\pmem_addr_q[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0051FFAE0000"
    )
        port map (
      I0 => \pmem_addr_q_reg[31]\,
      I1 => \pmem_addr_q_reg[31]_0\,
      I2 => \pmem_addr_q_reg[31]_1\,
      I3 => \^pmem_rd_q_reg\,
      I4 => pmem_addr_q0(10),
      I5 => pmem_addr_q00_in(10),
      O => \count_q_reg[1]\(10)
    );
\pmem_addr_q[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0051FFAE0000"
    )
        port map (
      I0 => \pmem_addr_q_reg[31]\,
      I1 => \pmem_addr_q_reg[31]_0\,
      I2 => \pmem_addr_q_reg[31]_1\,
      I3 => \^pmem_rd_q_reg\,
      I4 => pmem_addr_q0(11),
      I5 => pmem_addr_q00_in(11),
      O => \count_q_reg[1]\(11)
    );
\pmem_addr_q[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0051FFAE0000"
    )
        port map (
      I0 => \pmem_addr_q_reg[31]\,
      I1 => \pmem_addr_q_reg[31]_0\,
      I2 => \pmem_addr_q_reg[31]_1\,
      I3 => \^pmem_rd_q_reg\,
      I4 => pmem_addr_q0(12),
      I5 => pmem_addr_q00_in(12),
      O => \count_q_reg[1]\(12)
    );
\pmem_addr_q[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0051FFAE0000"
    )
        port map (
      I0 => \pmem_addr_q_reg[31]\,
      I1 => \pmem_addr_q_reg[31]_0\,
      I2 => \pmem_addr_q_reg[31]_1\,
      I3 => \^pmem_rd_q_reg\,
      I4 => pmem_addr_q0(13),
      I5 => pmem_addr_q00_in(13),
      O => \count_q_reg[1]\(13)
    );
\pmem_addr_q[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0051FFAE0000"
    )
        port map (
      I0 => \pmem_addr_q_reg[31]\,
      I1 => \pmem_addr_q_reg[31]_0\,
      I2 => \pmem_addr_q_reg[31]_1\,
      I3 => \^pmem_rd_q_reg\,
      I4 => pmem_addr_q0(14),
      I5 => pmem_addr_q00_in(14),
      O => \count_q_reg[1]\(14)
    );
\pmem_addr_q[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0051FFAE0000"
    )
        port map (
      I0 => \pmem_addr_q_reg[31]\,
      I1 => \pmem_addr_q_reg[31]_0\,
      I2 => \pmem_addr_q_reg[31]_1\,
      I3 => \^pmem_rd_q_reg\,
      I4 => pmem_addr_q0(15),
      I5 => pmem_addr_q00_in(15),
      O => \count_q_reg[1]\(15)
    );
\pmem_addr_q[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0051FFAE0000"
    )
        port map (
      I0 => \pmem_addr_q_reg[31]\,
      I1 => \pmem_addr_q_reg[31]_0\,
      I2 => \pmem_addr_q_reg[31]_1\,
      I3 => \^pmem_rd_q_reg\,
      I4 => pmem_addr_q0(16),
      I5 => pmem_addr_q00_in(16),
      O => \count_q_reg[1]\(16)
    );
\pmem_addr_q[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0051FFAE0000"
    )
        port map (
      I0 => \pmem_addr_q_reg[31]\,
      I1 => \pmem_addr_q_reg[31]_0\,
      I2 => \pmem_addr_q_reg[31]_1\,
      I3 => \^pmem_rd_q_reg\,
      I4 => pmem_addr_q0(17),
      I5 => pmem_addr_q00_in(17),
      O => \count_q_reg[1]\(17)
    );
\pmem_addr_q[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0051FFAE0000"
    )
        port map (
      I0 => \pmem_addr_q_reg[31]\,
      I1 => \pmem_addr_q_reg[31]_0\,
      I2 => \pmem_addr_q_reg[31]_1\,
      I3 => \^pmem_rd_q_reg\,
      I4 => pmem_addr_q0(18),
      I5 => pmem_addr_q00_in(18),
      O => \count_q_reg[1]\(18)
    );
\pmem_addr_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0051FFAE0000"
    )
        port map (
      I0 => \pmem_addr_q_reg[31]\,
      I1 => \pmem_addr_q_reg[31]_0\,
      I2 => \pmem_addr_q_reg[31]_1\,
      I3 => \^pmem_rd_q_reg\,
      I4 => pmem_addr_q0(0),
      I5 => pmem_addr_q00_in(0),
      O => \count_q_reg[1]\(0)
    );
\pmem_addr_q[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0051FFAE0000"
    )
        port map (
      I0 => \pmem_addr_q_reg[31]\,
      I1 => \pmem_addr_q_reg[31]_0\,
      I2 => \pmem_addr_q_reg[31]_1\,
      I3 => \^pmem_rd_q_reg\,
      I4 => pmem_addr_q0(19),
      I5 => pmem_addr_q00_in(19),
      O => \count_q_reg[1]\(19)
    );
\pmem_addr_q[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0051FFAE0000"
    )
        port map (
      I0 => \pmem_addr_q_reg[31]\,
      I1 => \pmem_addr_q_reg[31]_0\,
      I2 => \pmem_addr_q_reg[31]_1\,
      I3 => \^pmem_rd_q_reg\,
      I4 => pmem_addr_q0(20),
      I5 => pmem_addr_q00_in(20),
      O => \count_q_reg[1]\(20)
    );
\pmem_addr_q[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0051FFAE0000"
    )
        port map (
      I0 => \pmem_addr_q_reg[31]\,
      I1 => \pmem_addr_q_reg[31]_0\,
      I2 => \pmem_addr_q_reg[31]_1\,
      I3 => \^pmem_rd_q_reg\,
      I4 => pmem_addr_q0(21),
      I5 => pmem_addr_q00_in(21),
      O => \count_q_reg[1]\(21)
    );
\pmem_addr_q[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0051FFAE0000"
    )
        port map (
      I0 => \pmem_addr_q_reg[31]\,
      I1 => \pmem_addr_q_reg[31]_0\,
      I2 => \pmem_addr_q_reg[31]_1\,
      I3 => \^pmem_rd_q_reg\,
      I4 => pmem_addr_q0(22),
      I5 => pmem_addr_q00_in(22),
      O => \count_q_reg[1]\(22)
    );
\pmem_addr_q[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0051FFAE0000"
    )
        port map (
      I0 => \pmem_addr_q_reg[31]\,
      I1 => \pmem_addr_q_reg[31]_0\,
      I2 => \pmem_addr_q_reg[31]_1\,
      I3 => \^pmem_rd_q_reg\,
      I4 => pmem_addr_q0(23),
      I5 => pmem_addr_q00_in(23),
      O => \count_q_reg[1]\(23)
    );
\pmem_addr_q[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0051FFAE0000"
    )
        port map (
      I0 => \pmem_addr_q_reg[31]\,
      I1 => \pmem_addr_q_reg[31]_0\,
      I2 => \pmem_addr_q_reg[31]_1\,
      I3 => \^pmem_rd_q_reg\,
      I4 => pmem_addr_q0(24),
      I5 => pmem_addr_q00_in(24),
      O => \count_q_reg[1]\(24)
    );
\pmem_addr_q[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0051FFAE0000"
    )
        port map (
      I0 => \pmem_addr_q_reg[31]\,
      I1 => \pmem_addr_q_reg[31]_0\,
      I2 => \pmem_addr_q_reg[31]_1\,
      I3 => \^pmem_rd_q_reg\,
      I4 => pmem_addr_q0(25),
      I5 => pmem_addr_q00_in(25),
      O => \count_q_reg[1]\(25)
    );
\pmem_addr_q[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0051FFAE0000"
    )
        port map (
      I0 => \pmem_addr_q_reg[31]\,
      I1 => \pmem_addr_q_reg[31]_0\,
      I2 => \pmem_addr_q_reg[31]_1\,
      I3 => \^pmem_rd_q_reg\,
      I4 => pmem_addr_q0(26),
      I5 => pmem_addr_q00_in(26),
      O => \count_q_reg[1]\(26)
    );
\pmem_addr_q[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0051FFAE0000"
    )
        port map (
      I0 => \pmem_addr_q_reg[31]\,
      I1 => \pmem_addr_q_reg[31]_0\,
      I2 => \pmem_addr_q_reg[31]_1\,
      I3 => \^pmem_rd_q_reg\,
      I4 => pmem_addr_q0(27),
      I5 => pmem_addr_q00_in(27),
      O => \count_q_reg[1]\(27)
    );
\pmem_addr_q[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0051FFAE0000"
    )
        port map (
      I0 => \pmem_addr_q_reg[31]\,
      I1 => \pmem_addr_q_reg[31]_0\,
      I2 => \pmem_addr_q_reg[31]_1\,
      I3 => \^pmem_rd_q_reg\,
      I4 => pmem_addr_q0(28),
      I5 => pmem_addr_q00_in(28),
      O => \count_q_reg[1]\(28)
    );
\pmem_addr_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0051FFAE0000"
    )
        port map (
      I0 => \pmem_addr_q_reg[31]\,
      I1 => \pmem_addr_q_reg[31]_0\,
      I2 => \pmem_addr_q_reg[31]_1\,
      I3 => \^pmem_rd_q_reg\,
      I4 => pmem_addr_q0(1),
      I5 => pmem_addr_q00_in(1),
      O => \count_q_reg[1]\(1)
    );
\pmem_addr_q[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0051FFAE0000"
    )
        port map (
      I0 => \pmem_addr_q_reg[31]\,
      I1 => \pmem_addr_q_reg[31]_0\,
      I2 => \pmem_addr_q_reg[31]_1\,
      I3 => \^pmem_rd_q_reg\,
      I4 => pmem_addr_q0(29),
      I5 => pmem_addr_q00_in(29),
      O => \count_q_reg[1]\(29)
    );
\pmem_addr_q[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0051FFAE0000"
    )
        port map (
      I0 => \pmem_addr_q_reg[31]\,
      I1 => \pmem_addr_q_reg[31]_0\,
      I2 => \pmem_addr_q_reg[31]_1\,
      I3 => \^pmem_rd_q_reg\,
      I4 => pmem_addr_q0(30),
      I5 => pmem_addr_q00_in(30),
      O => \count_q_reg[1]\(30)
    );
\pmem_addr_q[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FB00FB00FB"
    )
        port map (
      I0 => \pmem_addr_q_reg[1]\,
      I1 => \^fsm_sequential_state_q_reg[3]_1\,
      I2 => \pmem_addr_q_reg[1]_0\,
      I3 => pmem_rd_q,
      I4 => \pmem_addr_q_reg[1]_1\,
      I5 => \pmem_addr_q_reg[1]_2\,
      O => \^pmem_rd_q_reg\
    );
\pmem_addr_q[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7477333374770000"
    )
        port map (
      I0 => \ram_q[1][68]_i_2_0\,
      I1 => \replace_way_q_reg[0]\(3),
      I2 => \pmem_addr_q[31]_i_7_n_0\,
      I3 => \ram_q[1][68]_i_2_1\,
      I4 => \ram_q[1][68]_i_2\,
      I5 => \pmem_addr_q[31]_i_9_n_0\,
      O => \^fsm_sequential_state_q_reg[3]_1\
    );
\pmem_addr_q[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0B0BCB0B0B0B0"
    )
        port map (
      I0 => \FSM_sequential_state_q[0]_i_6_n_0\,
      I1 => \replace_way_q_reg[0]\(0),
      I2 => \replace_way_q_reg[0]\(1),
      I3 => \replace_way_q_reg[0]\(3),
      I4 => \replace_way_q_reg[0]\(2),
      I5 => \pmem_addr_q[31]_i_4_0\,
      O => \pmem_addr_q[31]_i_7_n_0\
    );
\pmem_addr_q[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000000"
    )
        port map (
      I0 => \replace_way_q_reg[0]\(3),
      I1 => \^flushing_q_reg_0\,
      I2 => \FSM_sequential_state_q[0]_i_5_n_0\,
      I3 => \replace_way_q_reg[0]\(1),
      I4 => \replace_way_q_reg[0]\(0),
      O => \pmem_addr_q[31]_i_9_n_0\
    );
\pmem_addr_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0051FFAE0000"
    )
        port map (
      I0 => \pmem_addr_q_reg[31]\,
      I1 => \pmem_addr_q_reg[31]_0\,
      I2 => \pmem_addr_q_reg[31]_1\,
      I3 => \^pmem_rd_q_reg\,
      I4 => pmem_addr_q0(2),
      I5 => pmem_addr_q00_in(2),
      O => \count_q_reg[1]\(2)
    );
\pmem_addr_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0051FFAE0000"
    )
        port map (
      I0 => \pmem_addr_q_reg[31]\,
      I1 => \pmem_addr_q_reg[31]_0\,
      I2 => \pmem_addr_q_reg[31]_1\,
      I3 => \^pmem_rd_q_reg\,
      I4 => pmem_addr_q0(3),
      I5 => pmem_addr_q00_in(3),
      O => \count_q_reg[1]\(3)
    );
\pmem_addr_q[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0051FFAE0000"
    )
        port map (
      I0 => \pmem_addr_q_reg[31]\,
      I1 => \pmem_addr_q_reg[31]_0\,
      I2 => \pmem_addr_q_reg[31]_1\,
      I3 => \^pmem_rd_q_reg\,
      I4 => pmem_addr_q0(4),
      I5 => pmem_addr_q00_in(4),
      O => \count_q_reg[1]\(4)
    );
\pmem_addr_q[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0051FFAE0000"
    )
        port map (
      I0 => \pmem_addr_q_reg[31]\,
      I1 => \pmem_addr_q_reg[31]_0\,
      I2 => \pmem_addr_q_reg[31]_1\,
      I3 => \^pmem_rd_q_reg\,
      I4 => pmem_addr_q0(5),
      I5 => pmem_addr_q00_in(5),
      O => \count_q_reg[1]\(5)
    );
\pmem_addr_q[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0051FFAE0000"
    )
        port map (
      I0 => \pmem_addr_q_reg[31]\,
      I1 => \pmem_addr_q_reg[31]_0\,
      I2 => \pmem_addr_q_reg[31]_1\,
      I3 => \^pmem_rd_q_reg\,
      I4 => pmem_addr_q0(6),
      I5 => pmem_addr_q00_in(6),
      O => \count_q_reg[1]\(6)
    );
\pmem_addr_q[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0051FFAE0000"
    )
        port map (
      I0 => \pmem_addr_q_reg[31]\,
      I1 => \pmem_addr_q_reg[31]_0\,
      I2 => \pmem_addr_q_reg[31]_1\,
      I3 => \^pmem_rd_q_reg\,
      I4 => pmem_addr_q0(7),
      I5 => pmem_addr_q00_in(7),
      O => \count_q_reg[1]\(7)
    );
\pmem_addr_q[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0051FFAE0000"
    )
        port map (
      I0 => \pmem_addr_q_reg[31]\,
      I1 => \pmem_addr_q_reg[31]_0\,
      I2 => \pmem_addr_q_reg[31]_1\,
      I3 => \^pmem_rd_q_reg\,
      I4 => pmem_addr_q0(8),
      I5 => pmem_addr_q00_in(8),
      O => \count_q_reg[1]\(8)
    );
\pmem_wr_q[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555015555"
    )
        port map (
      I0 => pmem_wr_q(0),
      I1 => mem_writeback_m_q,
      I2 => \^flushing_q_reg_0\,
      I3 => \replace_way_q_reg[0]\(1),
      I4 => \replace_way_q_reg[0]\(0),
      I5 => \pmem_wr_q_reg[3]_0\,
      O => \pmem_wr_q_reg[3]\
    );
\ram_read0_q[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_0_2_n_0,
      I1 => ram_reg_128_191_0_2_n_0,
      I2 => addr0_i(7),
      I3 => ram_reg_64_127_0_2_n_0,
      I4 => addr0_i(6),
      I5 => ram_reg_0_63_0_2_n_0,
      O => \ram_read0_q2__0\(0)
    );
\ram_read0_q[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_9_11_n_1,
      I1 => ram_reg_128_191_9_11_n_1,
      I2 => addr0_i(7),
      I3 => ram_reg_64_127_9_11_n_1,
      I4 => addr0_i(6),
      I5 => ram_reg_0_63_9_11_n_1,
      O => \ram_read0_q2__0\(10)
    );
\ram_read0_q[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_9_11_n_2,
      I1 => ram_reg_128_191_9_11_n_2,
      I2 => addr0_i(7),
      I3 => ram_reg_64_127_9_11_n_2,
      I4 => addr0_i(6),
      I5 => ram_reg_0_63_9_11_n_2,
      O => \ram_read0_q2__0\(11)
    );
\ram_read0_q[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_12_14_n_0,
      I1 => ram_reg_128_191_12_14_n_0,
      I2 => addr0_i(7),
      I3 => ram_reg_64_127_12_14_n_0,
      I4 => addr0_i(6),
      I5 => ram_reg_0_63_12_14_n_0,
      O => \ram_read0_q2__0\(12)
    );
\ram_read0_q[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_12_14_n_1,
      I1 => ram_reg_128_191_12_14_n_1,
      I2 => addr0_i(7),
      I3 => ram_reg_64_127_12_14_n_1,
      I4 => addr0_i(6),
      I5 => ram_reg_0_63_12_14_n_1,
      O => \ram_read0_q2__0\(13)
    );
\ram_read0_q[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_12_14_n_2,
      I1 => ram_reg_128_191_12_14_n_2,
      I2 => addr0_i(7),
      I3 => ram_reg_64_127_12_14_n_2,
      I4 => addr0_i(6),
      I5 => ram_reg_0_63_12_14_n_2,
      O => \ram_read0_q2__0\(14)
    );
\ram_read0_q[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_15_17_n_0,
      I1 => ram_reg_128_191_15_17_n_0,
      I2 => addr0_i(7),
      I3 => ram_reg_64_127_15_17_n_0,
      I4 => addr0_i(6),
      I5 => ram_reg_0_63_15_17_n_0,
      O => \ram_read0_q2__0\(15)
    );
\ram_read0_q[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_15_17_n_1,
      I1 => ram_reg_128_191_15_17_n_1,
      I2 => addr0_i(7),
      I3 => ram_reg_64_127_15_17_n_1,
      I4 => addr0_i(6),
      I5 => ram_reg_0_63_15_17_n_1,
      O => \ram_read0_q2__0\(16)
    );
\ram_read0_q[17]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_15_17_n_2,
      I1 => ram_reg_128_191_15_17_n_2,
      I2 => addr0_i(7),
      I3 => ram_reg_64_127_15_17_n_2,
      I4 => addr0_i(6),
      I5 => ram_reg_0_63_15_17_n_2,
      O => \ram_read0_q2__0\(17)
    );
\ram_read0_q[18]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_18_20_n_0,
      I1 => ram_reg_128_191_18_20_n_0,
      I2 => addr0_i(7),
      I3 => ram_reg_64_127_18_20_n_0,
      I4 => addr0_i(6),
      I5 => ram_reg_0_63_18_20_n_0,
      O => \ram_read0_q2__0\(18)
    );
\ram_read0_q[19]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_18_20_n_1,
      I1 => ram_reg_128_191_18_20_n_1,
      I2 => addr0_i(7),
      I3 => ram_reg_64_127_18_20_n_1,
      I4 => addr0_i(6),
      I5 => ram_reg_0_63_18_20_n_1,
      O => \ram_read0_q2__0\(19)
    );
\ram_read0_q[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_0_2_n_1,
      I1 => ram_reg_128_191_0_2_n_1,
      I2 => addr0_i(7),
      I3 => ram_reg_64_127_0_2_n_1,
      I4 => addr0_i(6),
      I5 => ram_reg_0_63_0_2_n_1,
      O => \ram_read0_q2__0\(1)
    );
\ram_read0_q[20]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \FSM_sequential_state_q[0]_i_5_n_0\,
      I1 => \replace_way_q_reg[0]\(0),
      I2 => \replace_way_q_reg[0]\(2),
      I3 => \replace_way_q_reg[0]\(1),
      I4 => \replace_way_q_reg[0]\(3),
      O => \^fsm_sequential_state_q_reg[0]_0\
    );
\ram_read0_q[20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8A8A8AAA"
    )
        port map (
      I0 => \^fsm_sequential_state_q_reg[0]_0\,
      I1 => \ram_read0_q[20]_i_4__0_n_0\,
      I2 => \ram_read0_q_reg[0]_1\,
      I3 => \ram_read0_q[20]_i_5_n_0\,
      I4 => \replace_way_q_reg[0]\(3),
      I5 => \ram_read0_q[20]_i_6__0_n_0\,
      O => \^fsm_sequential_state_q_reg[3]\
    );
\ram_read0_q[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_18_20_n_2,
      I1 => ram_reg_128_191_18_20_n_2,
      I2 => addr0_i(7),
      I3 => ram_reg_64_127_18_20_n_2,
      I4 => addr0_i(6),
      I5 => ram_reg_0_63_18_20_n_2,
      O => \ram_read0_q2__0\(20)
    );
\ram_read0_q[20]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => mem_wr_m_q(0),
      I1 => \replace_way_q_reg[0]\(0),
      I2 => \replace_way_q_reg[0]\(1),
      I3 => \pmem_wr_q_reg[3]_0\,
      I4 => \^ram_read0_q_reg[20]_0\(1),
      I5 => ram_reg_1(0),
      O => \ram_read0_q[20]_i_4__0_n_0\
    );
\ram_read0_q[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7777CFFFFFFF"
    )
        port map (
      I0 => \ram_read0_q[20]_i_7__0_n_0\,
      I1 => \replace_way_q_reg[0]\(0),
      I2 => ram_reg_1_0,
      I3 => \^pmem_len_q_reg[6]\,
      I4 => \replace_way_q_reg[0]\(1),
      I5 => \replace_way_q_reg[0]\(2),
      O => \ram_read0_q[20]_i_5_n_0\
    );
\ram_read0_q[20]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000280000002000"
    )
        port map (
      I0 => ram_reg_1_0,
      I1 => \replace_way_q_reg[0]\(0),
      I2 => \replace_way_q_reg[0]\(1),
      I3 => \replace_way_q_reg[0]\(3),
      I4 => \replace_way_q_reg[0]\(2),
      I5 => \ram_read0_q[20]_i_2__0_0\,
      O => \ram_read0_q[20]_i_6__0_n_0\
    );
\ram_read0_q[20]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_1(0),
      I1 => \^ram_read0_q_reg[20]_0\(1),
      O => \ram_read0_q[20]_i_7__0_n_0\
    );
\ram_read0_q[20]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_read0_q_reg[18]_1\(6),
      I1 => \^flushing_q_reg\,
      I2 => Q(6),
      O => \^addr1_i\(6)
    );
\ram_read0_q[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_0_2_n_2,
      I1 => ram_reg_128_191_0_2_n_2,
      I2 => addr0_i(7),
      I3 => ram_reg_64_127_0_2_n_2,
      I4 => addr0_i(6),
      I5 => ram_reg_0_63_0_2_n_2,
      O => \ram_read0_q2__0\(2)
    );
\ram_read0_q[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_3_5_n_0,
      I1 => ram_reg_128_191_3_5_n_0,
      I2 => addr0_i(7),
      I3 => ram_reg_64_127_3_5_n_0,
      I4 => addr0_i(6),
      I5 => ram_reg_0_63_3_5_n_0,
      O => \ram_read0_q2__0\(3)
    );
\ram_read0_q[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_3_5_n_1,
      I1 => ram_reg_128_191_3_5_n_1,
      I2 => addr0_i(7),
      I3 => ram_reg_64_127_3_5_n_1,
      I4 => addr0_i(6),
      I5 => ram_reg_0_63_3_5_n_1,
      O => \ram_read0_q2__0\(4)
    );
\ram_read0_q[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_3_5_n_2,
      I1 => ram_reg_128_191_3_5_n_2,
      I2 => addr0_i(7),
      I3 => ram_reg_64_127_3_5_n_2,
      I4 => addr0_i(6),
      I5 => ram_reg_0_63_3_5_n_2,
      O => \ram_read0_q2__0\(5)
    );
\ram_read0_q[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_6_8_n_0,
      I1 => ram_reg_128_191_6_8_n_0,
      I2 => addr0_i(7),
      I3 => ram_reg_64_127_6_8_n_0,
      I4 => addr0_i(6),
      I5 => ram_reg_0_63_6_8_n_0,
      O => \ram_read0_q2__0\(6)
    );
\ram_read0_q[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_6_8_n_1,
      I1 => ram_reg_128_191_6_8_n_1,
      I2 => addr0_i(7),
      I3 => ram_reg_64_127_6_8_n_1,
      I4 => addr0_i(6),
      I5 => ram_reg_0_63_6_8_n_1,
      O => \ram_read0_q2__0\(7)
    );
\ram_read0_q[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_6_8_n_2,
      I1 => ram_reg_128_191_6_8_n_2,
      I2 => addr0_i(7),
      I3 => ram_reg_64_127_6_8_n_2,
      I4 => addr0_i(6),
      I5 => ram_reg_0_63_6_8_n_2,
      O => \ram_read0_q2__0\(8)
    );
\ram_read0_q[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_192_255_9_11_n_0,
      I1 => ram_reg_128_191_9_11_n_0,
      I2 => addr0_i(7),
      I3 => ram_reg_64_127_9_11_n_0,
      I4 => addr0_i(6),
      I5 => ram_reg_0_63_9_11_n_0,
      O => \ram_read0_q2__0\(9)
    );
\ram_read0_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \ram_read0_q_reg[20]_3\(0),
      Q => \ram_read0_q_reg_n_0_[0]\,
      R => '0'
    );
\ram_read0_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \ram_read0_q_reg[20]_3\(10),
      Q => \ram_read0_q_reg_n_0_[10]\,
      R => '0'
    );
\ram_read0_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \ram_read0_q_reg[20]_3\(11),
      Q => \ram_read0_q_reg_n_0_[11]\,
      R => '0'
    );
\ram_read0_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \ram_read0_q_reg[20]_3\(12),
      Q => \ram_read0_q_reg_n_0_[12]\,
      R => '0'
    );
\ram_read0_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \ram_read0_q_reg[20]_3\(13),
      Q => \ram_read0_q_reg_n_0_[13]\,
      R => '0'
    );
\ram_read0_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \ram_read0_q_reg[20]_3\(14),
      Q => \ram_read0_q_reg_n_0_[14]\,
      R => '0'
    );
\ram_read0_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \ram_read0_q_reg[20]_3\(15),
      Q => \ram_read0_q_reg_n_0_[15]\,
      R => '0'
    );
\ram_read0_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \ram_read0_q_reg[20]_3\(16),
      Q => \ram_read0_q_reg_n_0_[16]\,
      R => '0'
    );
\ram_read0_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \ram_read0_q_reg[20]_3\(17),
      Q => \ram_read0_q_reg_n_0_[17]\,
      R => '0'
    );
\ram_read0_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \ram_read0_q_reg[20]_3\(18),
      Q => \ram_read0_q_reg_n_0_[18]\,
      R => '0'
    );
\ram_read0_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \ram_read0_q_reg[20]_3\(19),
      Q => \^ram_read0_q_reg[20]_0\(0),
      R => '0'
    );
\ram_read0_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \ram_read0_q_reg[20]_3\(1),
      Q => \ram_read0_q_reg_n_0_[1]\,
      R => '0'
    );
\ram_read0_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \ram_read0_q_reg[20]_3\(20),
      Q => \^ram_read0_q_reg[20]_0\(1),
      R => '0'
    );
\ram_read0_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \ram_read0_q_reg[20]_3\(2),
      Q => \ram_read0_q_reg_n_0_[2]\,
      R => '0'
    );
\ram_read0_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \ram_read0_q_reg[20]_3\(3),
      Q => \ram_read0_q_reg_n_0_[3]\,
      R => '0'
    );
\ram_read0_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \ram_read0_q_reg[20]_3\(4),
      Q => \ram_read0_q_reg_n_0_[4]\,
      R => '0'
    );
\ram_read0_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \ram_read0_q_reg[20]_3\(5),
      Q => \ram_read0_q_reg_n_0_[5]\,
      R => '0'
    );
\ram_read0_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \ram_read0_q_reg[20]_3\(6),
      Q => \ram_read0_q_reg_n_0_[6]\,
      R => '0'
    );
\ram_read0_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \ram_read0_q_reg[20]_3\(7),
      Q => \ram_read0_q_reg_n_0_[7]\,
      R => '0'
    );
\ram_read0_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \ram_read0_q_reg[20]_3\(8),
      Q => \ram_read0_q_reg_n_0_[8]\,
      R => '0'
    );
\ram_read0_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \ram_read0_q_reg[20]_3\(9),
      Q => \ram_read0_q_reg_n_0_[9]\,
      R => '0'
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => addr0_i(5 downto 0),
      ADDRB(5 downto 0) => addr0_i(5 downto 0),
      ADDRC(5 downto 0) => addr0_i(5 downto 0),
      ADDRD(5 downto 0) => \^addr1_i\(5 downto 0),
      DIA => \^tag_data_in_m_r\(0),
      DIB => \^tag_data_in_m_r\(1),
      DIC => \^tag_data_in_m_r\(2),
      DID => '0',
      DOA => ram_reg_0_63_0_2_n_0,
      DOB => ram_reg_0_63_0_2_n_1,
      DOC => ram_reg_0_63_0_2_n_2,
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_0_63_0_2_i_1_n_0
    );
ram_reg_0_63_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002020000A202A"
    )
        port map (
      I0 => \^fsm_sequential_state_q_reg[3]\,
      I1 => \ram_read0_q_reg[18]_1\(6),
      I2 => \^flushing_q_reg\,
      I3 => Q(6),
      I4 => \ram_read0_q_reg[18]_1\(7),
      I5 => Q(7),
      O => ram_reg_0_63_0_2_i_1_n_0
    );
ram_reg_0_63_0_2_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_read0_q_reg[18]_1\(5),
      I1 => \^flushing_q_reg\,
      I2 => Q(5),
      O => \^addr1_i\(5)
    );
ram_reg_0_63_0_2_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_read0_q_reg[18]_1\(4),
      I1 => \^flushing_q_reg\,
      I2 => Q(4),
      O => \^addr1_i\(4)
    );
ram_reg_0_63_0_2_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_read0_q_reg[18]_1\(3),
      I1 => \^flushing_q_reg\,
      I2 => Q(3),
      O => \^addr1_i\(3)
    );
ram_reg_0_63_0_2_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_read0_q_reg[18]_1\(2),
      I1 => \^flushing_q_reg\,
      I2 => Q(2),
      O => \^addr1_i\(2)
    );
ram_reg_0_63_0_2_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_read0_q_reg[18]_1\(1),
      I1 => \^flushing_q_reg\,
      I2 => Q(1),
      O => \^addr1_i\(1)
    );
ram_reg_0_63_0_2_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_read0_q_reg[18]_1\(0),
      I1 => \^flushing_q_reg\,
      I2 => Q(0),
      O => \^addr1_i\(0)
    );
ram_reg_0_63_0_2_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"003C3302"
    )
        port map (
      I0 => mem_wr_m_q(0),
      I1 => \replace_way_q_reg[0]\(2),
      I2 => \replace_way_q_reg[0]\(3),
      I3 => \replace_way_q_reg[0]\(1),
      I4 => \replace_way_q_reg[0]\(0),
      O => ram_reg_0_63_0_2_i_17_n_0
    );
ram_reg_0_63_0_2_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F7EF"
    )
        port map (
      I0 => \replace_way_q_reg[0]\(0),
      I1 => \replace_way_q_reg[0]\(1),
      I2 => \replace_way_q_reg[0]\(3),
      I3 => \replace_way_q_reg[0]\(2),
      I4 => \data_write_addr_q_reg[3]\,
      O => ram_reg_0_63_0_2_i_18_n_0
    );
ram_reg_0_63_0_2_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555545"
    )
        port map (
      I0 => \data_write_addr_q_reg[3]\,
      I1 => \replace_way_q_reg[0]\(2),
      I2 => \replace_way_q_reg[0]\(3),
      I3 => \replace_way_q_reg[0]\(1),
      I4 => \replace_way_q_reg[0]\(0),
      O => \^flushing_q_reg\
    );
\ram_reg_0_63_0_2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_reg_0_63_0_2_i_17_n_0,
      I1 => ram_reg_0_63_0_2_i_18_n_0,
      I2 => \ram_read0_q_reg[18]_1\(8),
      O => \^tag_data_in_m_r\(0)
    );
ram_reg_0_63_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_reg_0_63_0_2_i_17_n_0,
      I1 => ram_reg_0_63_0_2_i_18_n_0,
      I2 => \ram_read0_q_reg[18]_1\(9),
      O => \^tag_data_in_m_r\(1)
    );
ram_reg_0_63_0_2_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002022AAAAAAAA"
    )
        port map (
      I0 => \^fsm_sequential_state_q_reg[3]_0\,
      I1 => flushing_q_i_4_0,
      I2 => ram_reg_0_63_0_2_i_27_n_0,
      I3 => flushing_q_i_4_1,
      I4 => flushing_q_i_4_2,
      I5 => \ram_q[1][68]_i_2\,
      O => \FSM_sequential_state_q_reg[3]_2\
    );
ram_reg_0_63_0_2_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1115111511155115"
    )
        port map (
      I0 => \replace_way_q_reg[0]\(3),
      I1 => \replace_way_q_reg[0]\(2),
      I2 => \replace_way_q_reg[0]\(0),
      I3 => \replace_way_q_reg[0]\(1),
      I4 => \^flushing_q_reg_0\,
      I5 => \FSM_sequential_state_q[0]_i_5_n_0\,
      O => \^fsm_sequential_state_q_reg[3]_0\
    );
ram_reg_0_63_0_2_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEFE"
    )
        port map (
      I0 => ram_reg_0_63_0_2_i_37_n_0,
      I1 => ram_reg_0_63_0_2_i_38_n_0,
      I2 => flushing_q_reg_2(0),
      I3 => ram_reg_0_63_0_2_i_21_0,
      I4 => flushing_q_i_5_1,
      I5 => ram_reg_0_63_0_2_i_40_n_0,
      O => ram_reg_0_63_0_2_i_27_n_0
    );
ram_reg_0_63_0_2_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_reg_0_63_0_2_i_17_n_0,
      I1 => ram_reg_0_63_0_2_i_18_n_0,
      I2 => \ram_read0_q_reg[18]_1\(10),
      O => \^tag_data_in_m_r\(2)
    );
ram_reg_0_63_0_2_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8AAAAAAA"
    )
        port map (
      I0 => \replace_way_q_reg[0]\(2),
      I1 => ram_reg_0_63_0_2_i_24,
      I2 => \FSM_sequential_state_q[0]_i_5_n_0\,
      I3 => \replace_way_q_reg[0]\(0),
      I4 => \replace_way_q_reg[0]\(1),
      I5 => \replace_way_q_reg[0]\(3),
      O => \FSM_sequential_state_q_reg[2]_0\
    );
ram_reg_0_63_0_2_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F888FFFF"
    )
        port map (
      I0 => \^ram_read0_q_reg[20]_0\(1),
      I1 => ram_reg_1(0),
      I2 => \FSM_sequential_state_q_reg[2]_2\(20),
      I3 => CO(0),
      I4 => mem_wr_m_q(0),
      I5 => ram_reg_0_63_0_2_i_27_0,
      O => ram_reg_0_63_0_2_i_37_n_0
    );
ram_reg_0_63_0_2_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000007770000"
    )
        port map (
      I0 => \^ram_read0_q_reg[20]_0\(1),
      I1 => ram_reg_1(0),
      I2 => \FSM_sequential_state_q_reg[2]_2\(20),
      I3 => CO(0),
      I4 => mem_wr_m_q(0),
      I5 => \^ram_read0_q_reg[20]_2\,
      O => ram_reg_0_63_0_2_i_38_n_0
    );
ram_reg_0_63_0_2_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFBFBFAAAAAAAA"
    )
        port map (
      I0 => \replace_way_q_reg[0]\(0),
      I1 => \^ram_read0_q_reg[20]_0\(1),
      I2 => ram_reg_1(0),
      I3 => \FSM_sequential_state_q_reg[2]_2\(20),
      I4 => CO(0),
      I5 => mem_wr_m_q(0),
      O => ram_reg_0_63_0_2_i_40_n_0
    );
ram_reg_0_63_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => addr0_i(5 downto 0),
      ADDRB(5 downto 0) => addr0_i(5 downto 0),
      ADDRC(5 downto 0) => addr0_i(5 downto 0),
      ADDRD(5 downto 0) => \^addr1_i\(5 downto 0),
      DIA => \^tag_data_in_m_r\(12),
      DIB => \^tag_data_in_m_r\(13),
      DIC => \^tag_data_in_m_r\(14),
      DID => '0',
      DOA => ram_reg_0_63_12_14_n_0,
      DOB => ram_reg_0_63_12_14_n_1,
      DOC => ram_reg_0_63_12_14_n_2,
      DOD => NLW_ram_reg_0_63_12_14_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_0_63_0_2_i_1_n_0
    );
ram_reg_0_63_12_14_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_reg_0_63_0_2_i_17_n_0,
      I1 => ram_reg_0_63_0_2_i_18_n_0,
      I2 => \ram_read0_q_reg[18]_1\(20),
      O => \^tag_data_in_m_r\(12)
    );
ram_reg_0_63_12_14_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_reg_0_63_0_2_i_17_n_0,
      I1 => ram_reg_0_63_0_2_i_18_n_0,
      I2 => \ram_read0_q_reg[18]_1\(21),
      O => \^tag_data_in_m_r\(13)
    );
ram_reg_0_63_12_14_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_reg_0_63_0_2_i_17_n_0,
      I1 => ram_reg_0_63_0_2_i_18_n_0,
      I2 => \ram_read0_q_reg[18]_1\(22),
      O => \^tag_data_in_m_r\(14)
    );
ram_reg_0_63_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => addr0_i(5 downto 0),
      ADDRB(5 downto 0) => addr0_i(5 downto 0),
      ADDRC(5 downto 0) => addr0_i(5 downto 0),
      ADDRD(5 downto 0) => \^addr1_i\(5 downto 0),
      DIA => \^tag_data_in_m_r\(15),
      DIB => \^tag_data_in_m_r\(16),
      DIC => \^tag_data_in_m_r\(17),
      DID => '0',
      DOA => ram_reg_0_63_15_17_n_0,
      DOB => ram_reg_0_63_15_17_n_1,
      DOC => ram_reg_0_63_15_17_n_2,
      DOD => NLW_ram_reg_0_63_15_17_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_0_63_0_2_i_1_n_0
    );
ram_reg_0_63_15_17_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_reg_0_63_0_2_i_17_n_0,
      I1 => ram_reg_0_63_0_2_i_18_n_0,
      I2 => \ram_read0_q_reg[18]_1\(23),
      O => \^tag_data_in_m_r\(15)
    );
ram_reg_0_63_15_17_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_reg_0_63_0_2_i_17_n_0,
      I1 => ram_reg_0_63_0_2_i_18_n_0,
      I2 => \ram_read0_q_reg[18]_1\(24),
      O => \^tag_data_in_m_r\(16)
    );
ram_reg_0_63_15_17_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_reg_0_63_0_2_i_17_n_0,
      I1 => ram_reg_0_63_0_2_i_18_n_0,
      I2 => \ram_read0_q_reg[18]_1\(25),
      O => \^tag_data_in_m_r\(17)
    );
ram_reg_0_63_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => addr0_i(5 downto 0),
      ADDRB(5 downto 0) => addr0_i(5 downto 0),
      ADDRC(5 downto 0) => addr0_i(5 downto 0),
      ADDRD(5 downto 0) => \^addr1_i\(5 downto 0),
      DIA => \^tag_data_in_m_r\(18),
      DIB => \^tag_data_in_m_r\(19),
      DIC => \^tag_data_in_m_r\(20),
      DID => '0',
      DOA => ram_reg_0_63_18_20_n_0,
      DOB => ram_reg_0_63_18_20_n_1,
      DOC => ram_reg_0_63_18_20_n_2,
      DOD => NLW_ram_reg_0_63_18_20_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_0_63_0_2_i_1_n_0
    );
ram_reg_0_63_18_20_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_reg_0_63_0_2_i_17_n_0,
      I1 => ram_reg_0_63_0_2_i_18_n_0,
      I2 => \ram_read0_q_reg[18]_1\(26),
      O => \^tag_data_in_m_r\(18)
    );
ram_reg_0_63_18_20_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100100001000"
    )
        port map (
      I0 => \data_write_addr_q_reg[3]\,
      I1 => \replace_way_q_reg[0]\(0),
      I2 => \replace_way_q_reg[0]\(1),
      I3 => \replace_way_q_reg[0]\(3),
      I4 => \replace_way_q_reg[0]\(2),
      I5 => mem_wr_m_q(0),
      O => \^tag_data_in_m_r\(19)
    );
ram_reg_0_63_18_20_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011100100111000"
    )
        port map (
      I0 => \data_write_addr_q_reg[3]\,
      I1 => \replace_way_q_reg[0]\(2),
      I2 => \replace_way_q_reg[0]\(3),
      I3 => \replace_way_q_reg[0]\(0),
      I4 => \replace_way_q_reg[0]\(1),
      I5 => mem_wr_m_q(0),
      O => \^tag_data_in_m_r\(20)
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => addr0_i(5 downto 0),
      ADDRB(5 downto 0) => addr0_i(5 downto 0),
      ADDRC(5 downto 0) => addr0_i(5 downto 0),
      ADDRD(5 downto 0) => \^addr1_i\(5 downto 0),
      DIA => \^tag_data_in_m_r\(3),
      DIB => \^tag_data_in_m_r\(4),
      DIC => \^tag_data_in_m_r\(5),
      DID => '0',
      DOA => ram_reg_0_63_3_5_n_0,
      DOB => ram_reg_0_63_3_5_n_1,
      DOC => ram_reg_0_63_3_5_n_2,
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_0_63_0_2_i_1_n_0
    );
ram_reg_0_63_3_5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_reg_0_63_0_2_i_17_n_0,
      I1 => ram_reg_0_63_0_2_i_18_n_0,
      I2 => \ram_read0_q_reg[18]_1\(11),
      O => \^tag_data_in_m_r\(3)
    );
ram_reg_0_63_3_5_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_reg_0_63_0_2_i_17_n_0,
      I1 => ram_reg_0_63_0_2_i_18_n_0,
      I2 => \ram_read0_q_reg[18]_1\(12),
      O => \^tag_data_in_m_r\(4)
    );
ram_reg_0_63_3_5_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_reg_0_63_0_2_i_17_n_0,
      I1 => ram_reg_0_63_0_2_i_18_n_0,
      I2 => \ram_read0_q_reg[18]_1\(13),
      O => \^tag_data_in_m_r\(5)
    );
ram_reg_0_63_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => addr0_i(5 downto 0),
      ADDRB(5 downto 0) => addr0_i(5 downto 0),
      ADDRC(5 downto 0) => addr0_i(5 downto 0),
      ADDRD(5 downto 0) => \^addr1_i\(5 downto 0),
      DIA => \^tag_data_in_m_r\(6),
      DIB => \^tag_data_in_m_r\(7),
      DIC => \^tag_data_in_m_r\(8),
      DID => '0',
      DOA => ram_reg_0_63_6_8_n_0,
      DOB => ram_reg_0_63_6_8_n_1,
      DOC => ram_reg_0_63_6_8_n_2,
      DOD => NLW_ram_reg_0_63_6_8_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_0_63_0_2_i_1_n_0
    );
ram_reg_0_63_6_8_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_reg_0_63_0_2_i_17_n_0,
      I1 => ram_reg_0_63_0_2_i_18_n_0,
      I2 => \ram_read0_q_reg[18]_1\(14),
      O => \^tag_data_in_m_r\(6)
    );
ram_reg_0_63_6_8_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_reg_0_63_0_2_i_17_n_0,
      I1 => ram_reg_0_63_0_2_i_18_n_0,
      I2 => \ram_read0_q_reg[18]_1\(15),
      O => \^tag_data_in_m_r\(7)
    );
ram_reg_0_63_6_8_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_reg_0_63_0_2_i_17_n_0,
      I1 => ram_reg_0_63_0_2_i_18_n_0,
      I2 => \ram_read0_q_reg[18]_1\(16),
      O => \^tag_data_in_m_r\(8)
    );
ram_reg_0_63_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => addr0_i(5 downto 0),
      ADDRB(5 downto 0) => addr0_i(5 downto 0),
      ADDRC(5 downto 0) => addr0_i(5 downto 0),
      ADDRD(5 downto 0) => \^addr1_i\(5 downto 0),
      DIA => \^tag_data_in_m_r\(9),
      DIB => \^tag_data_in_m_r\(10),
      DIC => \^tag_data_in_m_r\(11),
      DID => '0',
      DOA => ram_reg_0_63_9_11_n_0,
      DOB => ram_reg_0_63_9_11_n_1,
      DOC => ram_reg_0_63_9_11_n_2,
      DOD => NLW_ram_reg_0_63_9_11_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => ram_reg_0_63_0_2_i_1_n_0
    );
ram_reg_0_63_9_11_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_reg_0_63_0_2_i_17_n_0,
      I1 => ram_reg_0_63_0_2_i_18_n_0,
      I2 => \ram_read0_q_reg[18]_1\(17),
      O => \^tag_data_in_m_r\(9)
    );
ram_reg_0_63_9_11_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_reg_0_63_0_2_i_17_n_0,
      I1 => ram_reg_0_63_0_2_i_18_n_0,
      I2 => \ram_read0_q_reg[18]_1\(18),
      O => \^tag_data_in_m_r\(10)
    );
ram_reg_0_63_9_11_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_reg_0_63_0_2_i_17_n_0,
      I1 => ram_reg_0_63_0_2_i_18_n_0,
      I2 => \ram_read0_q_reg[18]_1\(19),
      O => \^tag_data_in_m_r\(11)
    );
ram_reg_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88888888888888"
    )
        port map (
      I0 => ram_reg_1_0,
      I1 => ram_reg_1_1,
      I2 => ram_reg_1_2,
      I3 => \^ram_read0_q_reg[20]_0\(1),
      I4 => ram_reg_1(0),
      I5 => mem_wr_m_q(0),
      O => p_3_in(0)
    );
ram_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => addr0_i(5 downto 0),
      ADDRB(5 downto 0) => addr0_i(5 downto 0),
      ADDRC(5 downto 0) => addr0_i(5 downto 0),
      ADDRD(5 downto 0) => \^addr1_i\(5 downto 0),
      DIA => \^tag_data_in_m_r\(0),
      DIB => \^tag_data_in_m_r\(1),
      DIC => \^tag_data_in_m_r\(2),
      DID => '0',
      DOA => ram_reg_128_191_0_2_n_0,
      DOB => ram_reg_128_191_0_2_n_1,
      DOC => ram_reg_128_191_0_2_n_2,
      DOD => NLW_ram_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => \ram_reg_128_191_0_2_i_1__0_n_0\
    );
\ram_reg_128_191_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000505030000000"
    )
        port map (
      I0 => Q(6),
      I1 => \ram_read0_q_reg[18]_1\(6),
      I2 => \^fsm_sequential_state_q_reg[3]\,
      I3 => \ram_read0_q_reg[18]_1\(7),
      I4 => \^flushing_q_reg\,
      I5 => Q(7),
      O => \ram_reg_128_191_0_2_i_1__0_n_0\
    );
ram_reg_128_191_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => addr0_i(5 downto 0),
      ADDRB(5 downto 0) => addr0_i(5 downto 0),
      ADDRC(5 downto 0) => addr0_i(5 downto 0),
      ADDRD(5 downto 0) => \^addr1_i\(5 downto 0),
      DIA => \^tag_data_in_m_r\(12),
      DIB => \^tag_data_in_m_r\(13),
      DIC => \^tag_data_in_m_r\(14),
      DID => '0',
      DOA => ram_reg_128_191_12_14_n_0,
      DOB => ram_reg_128_191_12_14_n_1,
      DOC => ram_reg_128_191_12_14_n_2,
      DOD => NLW_ram_reg_128_191_12_14_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => \ram_reg_128_191_0_2_i_1__0_n_0\
    );
ram_reg_128_191_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => addr0_i(5 downto 0),
      ADDRB(5 downto 0) => addr0_i(5 downto 0),
      ADDRC(5 downto 0) => addr0_i(5 downto 0),
      ADDRD(5 downto 0) => \^addr1_i\(5 downto 0),
      DIA => \^tag_data_in_m_r\(15),
      DIB => \^tag_data_in_m_r\(16),
      DIC => \^tag_data_in_m_r\(17),
      DID => '0',
      DOA => ram_reg_128_191_15_17_n_0,
      DOB => ram_reg_128_191_15_17_n_1,
      DOC => ram_reg_128_191_15_17_n_2,
      DOD => NLW_ram_reg_128_191_15_17_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => \ram_reg_128_191_0_2_i_1__0_n_0\
    );
ram_reg_128_191_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => addr0_i(5 downto 0),
      ADDRB(5 downto 0) => addr0_i(5 downto 0),
      ADDRC(5 downto 0) => addr0_i(5 downto 0),
      ADDRD(5 downto 0) => \^addr1_i\(5 downto 0),
      DIA => \^tag_data_in_m_r\(18),
      DIB => \^tag_data_in_m_r\(19),
      DIC => \^tag_data_in_m_r\(20),
      DID => '0',
      DOA => ram_reg_128_191_18_20_n_0,
      DOB => ram_reg_128_191_18_20_n_1,
      DOC => ram_reg_128_191_18_20_n_2,
      DOD => NLW_ram_reg_128_191_18_20_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => \ram_reg_128_191_0_2_i_1__0_n_0\
    );
ram_reg_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => addr0_i(5 downto 0),
      ADDRB(5 downto 0) => addr0_i(5 downto 0),
      ADDRC(5 downto 0) => addr0_i(5 downto 0),
      ADDRD(5 downto 0) => \^addr1_i\(5 downto 0),
      DIA => \^tag_data_in_m_r\(3),
      DIB => \^tag_data_in_m_r\(4),
      DIC => \^tag_data_in_m_r\(5),
      DID => '0',
      DOA => ram_reg_128_191_3_5_n_0,
      DOB => ram_reg_128_191_3_5_n_1,
      DOC => ram_reg_128_191_3_5_n_2,
      DOD => NLW_ram_reg_128_191_3_5_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => \ram_reg_128_191_0_2_i_1__0_n_0\
    );
ram_reg_128_191_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => addr0_i(5 downto 0),
      ADDRB(5 downto 0) => addr0_i(5 downto 0),
      ADDRC(5 downto 0) => addr0_i(5 downto 0),
      ADDRD(5 downto 0) => \^addr1_i\(5 downto 0),
      DIA => \^tag_data_in_m_r\(6),
      DIB => \^tag_data_in_m_r\(7),
      DIC => \^tag_data_in_m_r\(8),
      DID => '0',
      DOA => ram_reg_128_191_6_8_n_0,
      DOB => ram_reg_128_191_6_8_n_1,
      DOC => ram_reg_128_191_6_8_n_2,
      DOD => NLW_ram_reg_128_191_6_8_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => \ram_reg_128_191_0_2_i_1__0_n_0\
    );
ram_reg_128_191_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => addr0_i(5 downto 0),
      ADDRB(5 downto 0) => addr0_i(5 downto 0),
      ADDRC(5 downto 0) => addr0_i(5 downto 0),
      ADDRD(5 downto 0) => \^addr1_i\(5 downto 0),
      DIA => \^tag_data_in_m_r\(9),
      DIB => \^tag_data_in_m_r\(10),
      DIC => \^tag_data_in_m_r\(11),
      DID => '0',
      DOA => ram_reg_128_191_9_11_n_0,
      DOB => ram_reg_128_191_9_11_n_1,
      DOC => ram_reg_128_191_9_11_n_2,
      DOD => NLW_ram_reg_128_191_9_11_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => \ram_reg_128_191_0_2_i_1__0_n_0\
    );
ram_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => addr0_i(5 downto 0),
      ADDRB(5 downto 0) => addr0_i(5 downto 0),
      ADDRC(5 downto 0) => addr0_i(5 downto 0),
      ADDRD(5 downto 0) => \^addr1_i\(5 downto 0),
      DIA => \^tag_data_in_m_r\(0),
      DIB => \^tag_data_in_m_r\(1),
      DIC => \^tag_data_in_m_r\(2),
      DID => '0',
      DOA => ram_reg_192_255_0_2_n_0,
      DOB => ram_reg_192_255_0_2_n_1,
      DOC => ram_reg_192_255_0_2_n_2,
      DOD => NLW_ram_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => \ram_reg_192_255_0_2_i_1__0_n_0\
    );
\ram_reg_192_255_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A800A0080800000"
    )
        port map (
      I0 => \^fsm_sequential_state_q_reg[3]\,
      I1 => \ram_read0_q_reg[18]_1\(7),
      I2 => \^flushing_q_reg\,
      I3 => Q(7),
      I4 => \ram_read0_q_reg[18]_1\(6),
      I5 => Q(6),
      O => \ram_reg_192_255_0_2_i_1__0_n_0\
    );
ram_reg_192_255_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => addr0_i(5 downto 0),
      ADDRB(5 downto 0) => addr0_i(5 downto 0),
      ADDRC(5 downto 0) => addr0_i(5 downto 0),
      ADDRD(5 downto 0) => \^addr1_i\(5 downto 0),
      DIA => \^tag_data_in_m_r\(12),
      DIB => \^tag_data_in_m_r\(13),
      DIC => \^tag_data_in_m_r\(14),
      DID => '0',
      DOA => ram_reg_192_255_12_14_n_0,
      DOB => ram_reg_192_255_12_14_n_1,
      DOC => ram_reg_192_255_12_14_n_2,
      DOD => NLW_ram_reg_192_255_12_14_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => \ram_reg_192_255_0_2_i_1__0_n_0\
    );
ram_reg_192_255_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => addr0_i(5 downto 0),
      ADDRB(5 downto 0) => addr0_i(5 downto 0),
      ADDRC(5 downto 0) => addr0_i(5 downto 0),
      ADDRD(5 downto 0) => \^addr1_i\(5 downto 0),
      DIA => \^tag_data_in_m_r\(15),
      DIB => \^tag_data_in_m_r\(16),
      DIC => \^tag_data_in_m_r\(17),
      DID => '0',
      DOA => ram_reg_192_255_15_17_n_0,
      DOB => ram_reg_192_255_15_17_n_1,
      DOC => ram_reg_192_255_15_17_n_2,
      DOD => NLW_ram_reg_192_255_15_17_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => \ram_reg_192_255_0_2_i_1__0_n_0\
    );
ram_reg_192_255_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => addr0_i(5 downto 0),
      ADDRB(5 downto 0) => addr0_i(5 downto 0),
      ADDRC(5 downto 0) => addr0_i(5 downto 0),
      ADDRD(5 downto 0) => \^addr1_i\(5 downto 0),
      DIA => \^tag_data_in_m_r\(18),
      DIB => \^tag_data_in_m_r\(19),
      DIC => \^tag_data_in_m_r\(20),
      DID => '0',
      DOA => ram_reg_192_255_18_20_n_0,
      DOB => ram_reg_192_255_18_20_n_1,
      DOC => ram_reg_192_255_18_20_n_2,
      DOD => NLW_ram_reg_192_255_18_20_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => \ram_reg_192_255_0_2_i_1__0_n_0\
    );
ram_reg_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => addr0_i(5 downto 0),
      ADDRB(5 downto 0) => addr0_i(5 downto 0),
      ADDRC(5 downto 0) => addr0_i(5 downto 0),
      ADDRD(5 downto 0) => \^addr1_i\(5 downto 0),
      DIA => \^tag_data_in_m_r\(3),
      DIB => \^tag_data_in_m_r\(4),
      DIC => \^tag_data_in_m_r\(5),
      DID => '0',
      DOA => ram_reg_192_255_3_5_n_0,
      DOB => ram_reg_192_255_3_5_n_1,
      DOC => ram_reg_192_255_3_5_n_2,
      DOD => NLW_ram_reg_192_255_3_5_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => \ram_reg_192_255_0_2_i_1__0_n_0\
    );
ram_reg_192_255_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => addr0_i(5 downto 0),
      ADDRB(5 downto 0) => addr0_i(5 downto 0),
      ADDRC(5 downto 0) => addr0_i(5 downto 0),
      ADDRD(5 downto 0) => \^addr1_i\(5 downto 0),
      DIA => \^tag_data_in_m_r\(6),
      DIB => \^tag_data_in_m_r\(7),
      DIC => \^tag_data_in_m_r\(8),
      DID => '0',
      DOA => ram_reg_192_255_6_8_n_0,
      DOB => ram_reg_192_255_6_8_n_1,
      DOC => ram_reg_192_255_6_8_n_2,
      DOD => NLW_ram_reg_192_255_6_8_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => \ram_reg_192_255_0_2_i_1__0_n_0\
    );
ram_reg_192_255_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => addr0_i(5 downto 0),
      ADDRB(5 downto 0) => addr0_i(5 downto 0),
      ADDRC(5 downto 0) => addr0_i(5 downto 0),
      ADDRD(5 downto 0) => \^addr1_i\(5 downto 0),
      DIA => \^tag_data_in_m_r\(9),
      DIB => \^tag_data_in_m_r\(10),
      DIC => \^tag_data_in_m_r\(11),
      DID => '0',
      DOA => ram_reg_192_255_9_11_n_0,
      DOB => ram_reg_192_255_9_11_n_1,
      DOC => ram_reg_192_255_9_11_n_2,
      DOD => NLW_ram_reg_192_255_9_11_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => \ram_reg_192_255_0_2_i_1__0_n_0\
    );
ram_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => addr0_i(5 downto 0),
      ADDRB(5 downto 0) => addr0_i(5 downto 0),
      ADDRC(5 downto 0) => addr0_i(5 downto 0),
      ADDRD(5 downto 0) => \^addr1_i\(5 downto 0),
      DIA => \^tag_data_in_m_r\(0),
      DIB => \^tag_data_in_m_r\(1),
      DIC => \^tag_data_in_m_r\(2),
      DID => '0',
      DOA => ram_reg_64_127_0_2_n_0,
      DOB => ram_reg_64_127_0_2_n_1,
      DOC => ram_reg_64_127_0_2_n_2,
      DOD => NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => \ram_reg_64_127_0_2_i_1__0_n_0\
    );
\ram_reg_64_127_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3055300000000000"
    )
        port map (
      I0 => Q(7),
      I1 => \ram_read0_q_reg[18]_1\(7),
      I2 => \ram_read0_q_reg[18]_1\(6),
      I3 => \^flushing_q_reg\,
      I4 => Q(6),
      I5 => \^fsm_sequential_state_q_reg[3]\,
      O => \ram_reg_64_127_0_2_i_1__0_n_0\
    );
ram_reg_64_127_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => addr0_i(5 downto 0),
      ADDRB(5 downto 0) => addr0_i(5 downto 0),
      ADDRC(5 downto 0) => addr0_i(5 downto 0),
      ADDRD(5 downto 0) => \^addr1_i\(5 downto 0),
      DIA => \^tag_data_in_m_r\(12),
      DIB => \^tag_data_in_m_r\(13),
      DIC => \^tag_data_in_m_r\(14),
      DID => '0',
      DOA => ram_reg_64_127_12_14_n_0,
      DOB => ram_reg_64_127_12_14_n_1,
      DOC => ram_reg_64_127_12_14_n_2,
      DOD => NLW_ram_reg_64_127_12_14_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => \ram_reg_64_127_0_2_i_1__0_n_0\
    );
ram_reg_64_127_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => addr0_i(5 downto 0),
      ADDRB(5 downto 0) => addr0_i(5 downto 0),
      ADDRC(5 downto 0) => addr0_i(5 downto 0),
      ADDRD(5 downto 0) => \^addr1_i\(5 downto 0),
      DIA => \^tag_data_in_m_r\(15),
      DIB => \^tag_data_in_m_r\(16),
      DIC => \^tag_data_in_m_r\(17),
      DID => '0',
      DOA => ram_reg_64_127_15_17_n_0,
      DOB => ram_reg_64_127_15_17_n_1,
      DOC => ram_reg_64_127_15_17_n_2,
      DOD => NLW_ram_reg_64_127_15_17_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => \ram_reg_64_127_0_2_i_1__0_n_0\
    );
ram_reg_64_127_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => addr0_i(5 downto 0),
      ADDRB(5 downto 0) => addr0_i(5 downto 0),
      ADDRC(5 downto 0) => addr0_i(5 downto 0),
      ADDRD(5 downto 0) => \^addr1_i\(5 downto 0),
      DIA => \^tag_data_in_m_r\(18),
      DIB => \^tag_data_in_m_r\(19),
      DIC => \^tag_data_in_m_r\(20),
      DID => '0',
      DOA => ram_reg_64_127_18_20_n_0,
      DOB => ram_reg_64_127_18_20_n_1,
      DOC => ram_reg_64_127_18_20_n_2,
      DOD => NLW_ram_reg_64_127_18_20_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => \ram_reg_64_127_0_2_i_1__0_n_0\
    );
ram_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => addr0_i(5 downto 0),
      ADDRB(5 downto 0) => addr0_i(5 downto 0),
      ADDRC(5 downto 0) => addr0_i(5 downto 0),
      ADDRD(5 downto 0) => \^addr1_i\(5 downto 0),
      DIA => \^tag_data_in_m_r\(3),
      DIB => \^tag_data_in_m_r\(4),
      DIC => \^tag_data_in_m_r\(5),
      DID => '0',
      DOA => ram_reg_64_127_3_5_n_0,
      DOB => ram_reg_64_127_3_5_n_1,
      DOC => ram_reg_64_127_3_5_n_2,
      DOD => NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => \ram_reg_64_127_0_2_i_1__0_n_0\
    );
ram_reg_64_127_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => addr0_i(5 downto 0),
      ADDRB(5 downto 0) => addr0_i(5 downto 0),
      ADDRC(5 downto 0) => addr0_i(5 downto 0),
      ADDRD(5 downto 0) => \^addr1_i\(5 downto 0),
      DIA => \^tag_data_in_m_r\(6),
      DIB => \^tag_data_in_m_r\(7),
      DIC => \^tag_data_in_m_r\(8),
      DID => '0',
      DOA => ram_reg_64_127_6_8_n_0,
      DOB => ram_reg_64_127_6_8_n_1,
      DOC => ram_reg_64_127_6_8_n_2,
      DOD => NLW_ram_reg_64_127_6_8_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => \ram_reg_64_127_0_2_i_1__0_n_0\
    );
ram_reg_64_127_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => addr0_i(5 downto 0),
      ADDRB(5 downto 0) => addr0_i(5 downto 0),
      ADDRC(5 downto 0) => addr0_i(5 downto 0),
      ADDRD(5 downto 0) => \^addr1_i\(5 downto 0),
      DIA => \^tag_data_in_m_r\(9),
      DIB => \^tag_data_in_m_r\(10),
      DIC => \^tag_data_in_m_r\(11),
      DID => '0',
      DOA => ram_reg_64_127_9_11_n_0,
      DOB => ram_reg_64_127_9_11_n_1,
      DOC => ram_reg_64_127_9_11_n_2,
      DOD => NLW_ram_reg_64_127_9_11_DOD_UNCONNECTED,
      WCLK => ACLK,
      WE => \ram_reg_64_127_0_2_i_1__0_n_0\
    );
\replace_way_q[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777770077F77"
    )
        port map (
      I0 => \data_write_addr_q_reg[3]\,
      I1 => \^ram_read0_q_reg[20]_1\,
      I2 => \replace_way_q_reg[0]\(3),
      I3 => \replace_way_q_reg[0]\(2),
      I4 => \replace_way_q_reg[0]\(1),
      I5 => \replace_way_q_reg[0]\(0),
      O => \^flushing_q_reg_1\
    );
\replace_way_q[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \mem_addr_m_q[31]_i_5_n_0\,
      I1 => \replace_way_q_reg[0]\(0),
      I2 => \replace_way_q_reg[0]\(3),
      I3 => \replace_way_q_reg[0]\(2),
      I4 => \replace_way_q_reg[0]\(1),
      O => \FSM_sequential_state_q_reg[0]_2\
    );
\replace_way_q[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBBBBBBBBBBBBB"
    )
        port map (
      I0 => \^slv_reg2_reg[2]\,
      I1 => \^flushing_q_reg_1\,
      I2 => \replace_way_q_reg[0]_0\,
      I3 => \replace_way_q_reg[0]\(2),
      I4 => \replace_way_q_reg[0]\(3),
      I5 => \replace_way_q_reg[0]_1\,
      O => \FSM_sequential_state_q_reg[2]\
    );
\tag1_hit_m_w0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ram_read0_q_reg[18]_1\(26),
      I1 => \ram_read0_q_reg_n_0_[18]\,
      O => S(2)
    );
\tag1_hit_m_w0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ram_read0_q_reg[18]_1\(24),
      I1 => \ram_read0_q_reg_n_0_[16]\,
      I2 => \ram_read0_q_reg_n_0_[17]\,
      I3 => \ram_read0_q_reg[18]_1\(25),
      I4 => \ram_read0_q_reg_n_0_[15]\,
      I5 => \ram_read0_q_reg[18]_1\(23),
      O => S(1)
    );
\tag1_hit_m_w0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ram_read0_q_reg_n_0_[14]\,
      I1 => \ram_read0_q_reg[18]_1\(22),
      I2 => \ram_read0_q_reg_n_0_[12]\,
      I3 => \ram_read0_q_reg[18]_1\(20),
      I4 => \ram_read0_q_reg[18]_1\(21),
      I5 => \ram_read0_q_reg_n_0_[13]\,
      O => S(0)
    );
tag1_hit_m_w0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ram_read0_q_reg_n_0_[11]\,
      I1 => \ram_read0_q_reg[18]_1\(19),
      I2 => \ram_read0_q_reg_n_0_[10]\,
      I3 => \ram_read0_q_reg[18]_1\(18),
      I4 => \ram_read0_q_reg[18]_1\(17),
      I5 => \ram_read0_q_reg_n_0_[9]\,
      O => \ram_read0_q_reg[11]_1\(3)
    );
tag1_hit_m_w0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ram_read0_q_reg[18]_1\(14),
      I1 => \ram_read0_q_reg_n_0_[6]\,
      I2 => \ram_read0_q_reg_n_0_[8]\,
      I3 => \ram_read0_q_reg[18]_1\(16),
      I4 => \ram_read0_q_reg_n_0_[7]\,
      I5 => \ram_read0_q_reg[18]_1\(15),
      O => \ram_read0_q_reg[11]_1\(2)
    );
tag1_hit_m_w0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ram_read0_q_reg[18]_1\(11),
      I1 => \ram_read0_q_reg_n_0_[3]\,
      I2 => \ram_read0_q_reg_n_0_[5]\,
      I3 => \ram_read0_q_reg[18]_1\(13),
      I4 => \ram_read0_q_reg_n_0_[4]\,
      I5 => \ram_read0_q_reg[18]_1\(12),
      O => \ram_read0_q_reg[11]_1\(1)
    );
tag1_hit_m_w0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ram_read0_q_reg[18]_1\(9),
      I1 => \ram_read0_q_reg_n_0_[1]\,
      I2 => \ram_read0_q_reg_n_0_[2]\,
      I3 => \ram_read0_q_reg[18]_1\(10),
      I4 => \ram_read0_q_reg_n_0_[0]\,
      I5 => \ram_read0_q_reg[18]_1\(8),
      O => \ram_read0_q_reg[11]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sgp_renderOutput_0_dcache_if_pmem_fifo is
  port (
    wr_ptr_q : out STD_LOGIC;
    \rd_ptr_q_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_q_reg[0]_0\ : out STD_LOGIC;
    \count_q_reg[0]_1\ : out STD_LOGIC;
    \count_q_reg[1]_0\ : out STD_LOGIC;
    \ram_q_reg[0][64]_0\ : out STD_LOGIC_VECTOR ( 62 downto 0 );
    \ram_q_reg[0][64]_1\ : out STD_LOGIC;
    req_pop_w : out STD_LOGIC;
    req_is_drop_w : out STD_LOGIC;
    S_AXIS_TVALID_0 : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    \wr_ptr_q_reg[0]_0\ : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_ptr_q_reg[0]_1\ : in STD_LOGIC;
    state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_q_reg[1]_1\ : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    \mem_wr_reg[0]\ : in STD_LOGIC;
    \mem_wr_reg[0]_0\ : in STD_LOGIC;
    \mem_wr_reg[0]_1\ : in STD_LOGIC;
    \mem_wr_reg[0]_2\ : in STD_LOGIC;
    \ram_q_reg[0][3]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_q_reg[0][2]_0\ : in STD_LOGIC;
    \ram_q_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \ram_q_reg[0][63]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram_q_reg[1][67]\ : in STD_LOGIC;
    count_q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dropped_q_reg : in STD_LOGIC;
    request_pending_q : in STD_LOGIC;
    S_AXIS_TVALID : in STD_LOGIC;
    mem_ack_o : in STD_LOGIC;
    \mem_wr_reg[0]_3\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sgp_renderOutput_0_dcache_if_pmem_fifo : entity is "dcache_if_pmem_fifo";
end design_1_sgp_renderOutput_0_dcache_if_pmem_fifo;

architecture STRUCTURE of design_1_sgp_renderOutput_0_dcache_if_pmem_fifo is
  signal \count_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_q[1]_i_5_n_0\ : STD_LOGIC;
  signal \^count_q_reg[0]_0\ : STD_LOGIC;
  signal \^count_q_reg[0]_1\ : STD_LOGIC;
  signal \^count_q_reg[1]_0\ : STD_LOGIC;
  signal dropped_q_i_2_n_0 : STD_LOGIC;
  signal \ram_q[0][69]_i_1_n_0\ : STD_LOGIC;
  signal \ram_q[1][69]_i_1_n_0\ : STD_LOGIC;
  signal \^ram_q_reg[0][64]_1\ : STD_LOGIC;
  signal \ram_q_reg[0]_1\ : STD_LOGIC_VECTOR ( 69 downto 2 );
  signal \ram_q_reg[1]_0\ : STD_LOGIC_VECTOR ( 69 downto 2 );
  signal \^rd_ptr_q_reg[0]_0\ : STD_LOGIC;
  signal \^req_is_drop_w\ : STD_LOGIC;
  signal \^req_pop_w\ : STD_LOGIC;
  signal \^wr_ptr_q\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \count_q[0]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \count_q[1]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \mem_addr[31]_i_1\ : label is "soft_lutpair157";
begin
  \count_q_reg[0]_0\ <= \^count_q_reg[0]_0\;
  \count_q_reg[0]_1\ <= \^count_q_reg[0]_1\;
  \count_q_reg[1]_0\ <= \^count_q_reg[1]_0\;
  \ram_q_reg[0][64]_1\ <= \^ram_q_reg[0][64]_1\;
  \rd_ptr_q_reg[0]_0\ <= \^rd_ptr_q_reg[0]_0\;
  req_is_drop_w <= \^req_is_drop_w\;
  req_pop_w <= \^req_pop_w\;
  wr_ptr_q <= \^wr_ptr_q\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"003AF03A"
    )
        port map (
      I0 => S_AXIS_TVALID,
      I1 => \^count_q_reg[0]_0\,
      I2 => state(1),
      I3 => state(0),
      I4 => mem_ack_o,
      O => S_AXIS_TVALID_0
    );
\count_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^req_pop_w\,
      I1 => \count_q_reg[1]_1\,
      I2 => \^count_q_reg[0]_1\,
      O => \count_q[0]_i_1_n_0\
    );
\count_q[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \^count_q_reg[0]_1\,
      I1 => \count_q_reg[1]_1\,
      I2 => \^req_pop_w\,
      I3 => \^count_q_reg[1]_0\,
      O => \count_q[1]_i_1_n_0\
    );
\count_q[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF51"
    )
        port map (
      I0 => \count_q[1]_i_5_n_0\,
      I1 => count_q(1),
      I2 => count_q(0),
      I3 => \^req_is_drop_w\,
      O => \^req_pop_w\
    );
\count_q[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47FFFFFF"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(64),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(64),
      I3 => dropped_q_i_2_n_0,
      I4 => \ram_q_reg[0][3]_0\,
      O => \count_q[1]_i_5_n_0\
    );
\count_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => '1',
      CLR => SR(0),
      D => \count_q[0]_i_1_n_0\,
      Q => \^count_q_reg[0]_1\
    );
\count_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => '1',
      CLR => SR(0),
      D => \count_q[1]_i_1_n_0\,
      Q => \^count_q_reg[1]_0\
    );
dropped_q_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => dropped_q_i_2_n_0,
      I1 => \ram_q_reg[0]_1\(69),
      I2 => \^rd_ptr_q_reg[0]_0\,
      I3 => \ram_q_reg[1]_0\(69),
      O => \^req_is_drop_w\
    );
dropped_q_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => \^count_q_reg[0]_1\,
      I1 => \^count_q_reg[1]_0\,
      I2 => dropped_q_reg,
      I3 => request_pending_q,
      O => dropped_q_i_2_n_0
    );
\mem_addr[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^count_q_reg[0]_0\,
      I1 => state(1),
      I2 => state(0),
      O => E(0)
    );
\mem_wr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F02"
    )
        port map (
      I0 => state(1),
      I1 => \^count_q_reg[0]_0\,
      I2 => state(0),
      I3 => \mem_wr_reg[0]_3\,
      O => \FSM_sequential_state_reg[1]\
    );
\pending_q[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44FFFF00000000"
    )
        port map (
      I0 => \^count_q_reg[0]_1\,
      I1 => \^count_q_reg[1]_0\,
      I2 => \mem_wr_reg[0]\,
      I3 => \mem_wr_reg[0]_0\,
      I4 => \mem_wr_reg[0]_1\,
      I5 => \mem_wr_reg[0]_2\,
      O => \^count_q_reg[0]_0\
    );
\ram_q[0][69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^wr_ptr_q\,
      I1 => \count_q_reg[1]_1\,
      I2 => ARESETN,
      O => \ram_q[0][69]_i_1_n_0\
    );
\ram_q[1][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(10),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(10),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][31]_0\(5),
      O => \ram_q_reg[0][64]_0\(8)
    );
\ram_q[1][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(11),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(11),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][31]_0\(6),
      O => \ram_q_reg[0][64]_0\(9)
    );
\ram_q[1][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(12),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(12),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][31]_0\(7),
      O => \ram_q_reg[0][64]_0\(10)
    );
\ram_q[1][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(13),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(13),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][31]_0\(8),
      O => \ram_q_reg[0][64]_0\(11)
    );
\ram_q[1][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(14),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(14),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][31]_0\(9),
      O => \ram_q_reg[0][64]_0\(12)
    );
\ram_q[1][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(15),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(15),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][31]_0\(10),
      O => \ram_q_reg[0][64]_0\(13)
    );
\ram_q[1][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(16),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(16),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][31]_0\(11),
      O => \ram_q_reg[0][64]_0\(14)
    );
\ram_q[1][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(17),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(17),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][31]_0\(12),
      O => \ram_q_reg[0][64]_0\(15)
    );
\ram_q[1][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(18),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(18),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][31]_0\(13),
      O => \ram_q_reg[0][64]_0\(16)
    );
\ram_q[1][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(19),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(19),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][31]_0\(14),
      O => \ram_q_reg[0][64]_0\(17)
    );
\ram_q[1][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(20),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(20),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][31]_0\(15),
      O => \ram_q_reg[0][64]_0\(18)
    );
\ram_q[1][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(21),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(21),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][31]_0\(16),
      O => \ram_q_reg[0][64]_0\(19)
    );
\ram_q[1][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(22),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(22),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][31]_0\(17),
      O => \ram_q_reg[0][64]_0\(20)
    );
\ram_q[1][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(23),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(23),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][31]_0\(18),
      O => \ram_q_reg[0][64]_0\(21)
    );
\ram_q[1][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(24),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(24),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][31]_0\(19),
      O => \ram_q_reg[0][64]_0\(22)
    );
\ram_q[1][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(25),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(25),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][31]_0\(20),
      O => \ram_q_reg[0][64]_0\(23)
    );
\ram_q[1][26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(26),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(26),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][31]_0\(21),
      O => \ram_q_reg[0][64]_0\(24)
    );
\ram_q[1][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(27),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(27),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][31]_0\(22),
      O => \ram_q_reg[0][64]_0\(25)
    );
\ram_q[1][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(28),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(28),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][31]_0\(23),
      O => \ram_q_reg[0][64]_0\(26)
    );
\ram_q[1][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(29),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(29),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][31]_0\(24),
      O => \ram_q_reg[0][64]_0\(27)
    );
\ram_q[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(2),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(2),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][2]_0\,
      I5 => Q(0),
      O => \ram_q_reg[0][64]_0\(0)
    );
\ram_q[1][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(30),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(30),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][31]_0\(25),
      O => \ram_q_reg[0][64]_0\(28)
    );
\ram_q[1][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(31),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(31),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][31]_0\(26),
      O => \ram_q_reg[0][64]_0\(29)
    );
\ram_q[1][32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(32),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(32),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(0),
      O => \ram_q_reg[0][64]_0\(30)
    );
\ram_q[1][33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(33),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(33),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(1),
      O => \ram_q_reg[0][64]_0\(31)
    );
\ram_q[1][34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(34),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(34),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(2),
      O => \ram_q_reg[0][64]_0\(32)
    );
\ram_q[1][35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(35),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(35),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(3),
      O => \ram_q_reg[0][64]_0\(33)
    );
\ram_q[1][36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(36),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(36),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(4),
      O => \ram_q_reg[0][64]_0\(34)
    );
\ram_q[1][37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(37),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(37),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(5),
      O => \ram_q_reg[0][64]_0\(35)
    );
\ram_q[1][38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(38),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(38),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(6),
      O => \ram_q_reg[0][64]_0\(36)
    );
\ram_q[1][39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(39),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(39),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(7),
      O => \ram_q_reg[0][64]_0\(37)
    );
\ram_q[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(3),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(3),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => Q(1),
      I5 => \ram_q_reg[0][2]_0\,
      O => \ram_q_reg[0][64]_0\(1)
    );
\ram_q[1][40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(40),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(40),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(8),
      O => \ram_q_reg[0][64]_0\(38)
    );
\ram_q[1][41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(41),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(41),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(9),
      O => \ram_q_reg[0][64]_0\(39)
    );
\ram_q[1][42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(42),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(42),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(10),
      O => \ram_q_reg[0][64]_0\(40)
    );
\ram_q[1][43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(43),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(43),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(11),
      O => \ram_q_reg[0][64]_0\(41)
    );
\ram_q[1][44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(44),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(44),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(12),
      O => \ram_q_reg[0][64]_0\(42)
    );
\ram_q[1][45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(45),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(45),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(13),
      O => \ram_q_reg[0][64]_0\(43)
    );
\ram_q[1][46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(46),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(46),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(14),
      O => \ram_q_reg[0][64]_0\(44)
    );
\ram_q[1][47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(47),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(47),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(15),
      O => \ram_q_reg[0][64]_0\(45)
    );
\ram_q[1][48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(48),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(48),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(16),
      O => \ram_q_reg[0][64]_0\(46)
    );
\ram_q[1][49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(49),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(49),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(17),
      O => \ram_q_reg[0][64]_0\(47)
    );
\ram_q[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(4),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(4),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => Q(2),
      I5 => \ram_q_reg[0][2]_0\,
      O => \ram_q_reg[0][64]_0\(2)
    );
\ram_q[1][50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(50),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(50),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(18),
      O => \ram_q_reg[0][64]_0\(48)
    );
\ram_q[1][51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(51),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(51),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(19),
      O => \ram_q_reg[0][64]_0\(49)
    );
\ram_q[1][52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(52),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(52),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(20),
      O => \ram_q_reg[0][64]_0\(50)
    );
\ram_q[1][53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(53),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(53),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(21),
      O => \ram_q_reg[0][64]_0\(51)
    );
\ram_q[1][54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(54),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(54),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(22),
      O => \ram_q_reg[0][64]_0\(52)
    );
\ram_q[1][55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(55),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(55),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(23),
      O => \ram_q_reg[0][64]_0\(53)
    );
\ram_q[1][56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(56),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(56),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(24),
      O => \ram_q_reg[0][64]_0\(54)
    );
\ram_q[1][57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(57),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(57),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(25),
      O => \ram_q_reg[0][64]_0\(55)
    );
\ram_q[1][58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(58),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(58),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(26),
      O => \ram_q_reg[0][64]_0\(56)
    );
\ram_q[1][59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(59),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(59),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(27),
      O => \ram_q_reg[0][64]_0\(57)
    );
\ram_q[1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(5),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(5),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][31]_0\(0),
      O => \ram_q_reg[0][64]_0\(3)
    );
\ram_q[1][60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(60),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(60),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(28),
      O => \ram_q_reg[0][64]_0\(58)
    );
\ram_q[1][61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(61),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(61),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(29),
      O => \ram_q_reg[0][64]_0\(59)
    );
\ram_q[1][62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(62),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(62),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(30),
      O => \ram_q_reg[0][64]_0\(60)
    );
\ram_q[1][63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(63),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(63),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][63]_0\(31),
      O => \ram_q_reg[0][64]_0\(61)
    );
\ram_q[1][67]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ram_q_reg[0][64]_1\,
      O => \ram_q_reg[0][64]_0\(62)
    );
\ram_q[1][67]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F757F7FFFF0000"
    )
        port map (
      I0 => dropped_q_i_2_n_0,
      I1 => \ram_q_reg[0]_1\(64),
      I2 => \^rd_ptr_q_reg[0]_0\,
      I3 => \ram_q_reg[1]_0\(64),
      I4 => \ram_q_reg[1][67]\,
      I5 => \ram_q_reg[0][3]_0\,
      O => \^ram_q_reg[0][64]_1\
    );
\ram_q[1][69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wr_ptr_q\,
      I1 => \count_q_reg[1]_1\,
      I2 => ARESETN,
      O => \ram_q[1][69]_i_1_n_0\
    );
\ram_q[1][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(6),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(6),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][31]_0\(1),
      O => \ram_q_reg[0][64]_0\(4)
    );
\ram_q[1][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(7),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(7),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][31]_0\(2),
      O => \ram_q_reg[0][64]_0\(5)
    );
\ram_q[1][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(8),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(8),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][31]_0\(3),
      O => \ram_q_reg[0][64]_0\(6)
    );
\ram_q[1][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ram_q_reg[1]_0\(9),
      I1 => \^rd_ptr_q_reg[0]_0\,
      I2 => \ram_q_reg[0]_1\(9),
      I3 => \ram_q_reg[0][3]_0\,
      I4 => \ram_q_reg[0][31]_0\(4),
      O => \ram_q_reg[0][64]_0\(7)
    );
\ram_q_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(8),
      Q => \ram_q_reg[0]_1\(10),
      R => '0'
    );
\ram_q_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(9),
      Q => \ram_q_reg[0]_1\(11),
      R => '0'
    );
\ram_q_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(10),
      Q => \ram_q_reg[0]_1\(12),
      R => '0'
    );
\ram_q_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(11),
      Q => \ram_q_reg[0]_1\(13),
      R => '0'
    );
\ram_q_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(12),
      Q => \ram_q_reg[0]_1\(14),
      R => '0'
    );
\ram_q_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(13),
      Q => \ram_q_reg[0]_1\(15),
      R => '0'
    );
\ram_q_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(14),
      Q => \ram_q_reg[0]_1\(16),
      R => '0'
    );
\ram_q_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(15),
      Q => \ram_q_reg[0]_1\(17),
      R => '0'
    );
\ram_q_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(16),
      Q => \ram_q_reg[0]_1\(18),
      R => '0'
    );
\ram_q_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(17),
      Q => \ram_q_reg[0]_1\(19),
      R => '0'
    );
\ram_q_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(18),
      Q => \ram_q_reg[0]_1\(20),
      R => '0'
    );
\ram_q_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(19),
      Q => \ram_q_reg[0]_1\(21),
      R => '0'
    );
\ram_q_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(20),
      Q => \ram_q_reg[0]_1\(22),
      R => '0'
    );
\ram_q_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(21),
      Q => \ram_q_reg[0]_1\(23),
      R => '0'
    );
\ram_q_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(22),
      Q => \ram_q_reg[0]_1\(24),
      R => '0'
    );
\ram_q_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(23),
      Q => \ram_q_reg[0]_1\(25),
      R => '0'
    );
\ram_q_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(24),
      Q => \ram_q_reg[0]_1\(26),
      R => '0'
    );
\ram_q_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(25),
      Q => \ram_q_reg[0]_1\(27),
      R => '0'
    );
\ram_q_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(26),
      Q => \ram_q_reg[0]_1\(28),
      R => '0'
    );
\ram_q_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(27),
      Q => \ram_q_reg[0]_1\(29),
      R => '0'
    );
\ram_q_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(0),
      Q => \ram_q_reg[0]_1\(2),
      R => '0'
    );
\ram_q_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(28),
      Q => \ram_q_reg[0]_1\(30),
      R => '0'
    );
\ram_q_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(29),
      Q => \ram_q_reg[0]_1\(31),
      R => '0'
    );
\ram_q_reg[0][32]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(30),
      Q => \ram_q_reg[0]_1\(32),
      R => '0'
    );
\ram_q_reg[0][33]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(31),
      Q => \ram_q_reg[0]_1\(33),
      R => '0'
    );
\ram_q_reg[0][34]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(32),
      Q => \ram_q_reg[0]_1\(34),
      R => '0'
    );
\ram_q_reg[0][35]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(33),
      Q => \ram_q_reg[0]_1\(35),
      R => '0'
    );
\ram_q_reg[0][36]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(34),
      Q => \ram_q_reg[0]_1\(36),
      R => '0'
    );
\ram_q_reg[0][37]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(35),
      Q => \ram_q_reg[0]_1\(37),
      R => '0'
    );
\ram_q_reg[0][38]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(36),
      Q => \ram_q_reg[0]_1\(38),
      R => '0'
    );
\ram_q_reg[0][39]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(37),
      Q => \ram_q_reg[0]_1\(39),
      R => '0'
    );
\ram_q_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(1),
      Q => \ram_q_reg[0]_1\(3),
      R => '0'
    );
\ram_q_reg[0][40]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(38),
      Q => \ram_q_reg[0]_1\(40),
      R => '0'
    );
\ram_q_reg[0][41]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(39),
      Q => \ram_q_reg[0]_1\(41),
      R => '0'
    );
\ram_q_reg[0][42]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(40),
      Q => \ram_q_reg[0]_1\(42),
      R => '0'
    );
\ram_q_reg[0][43]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(41),
      Q => \ram_q_reg[0]_1\(43),
      R => '0'
    );
\ram_q_reg[0][44]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(42),
      Q => \ram_q_reg[0]_1\(44),
      R => '0'
    );
\ram_q_reg[0][45]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(43),
      Q => \ram_q_reg[0]_1\(45),
      R => '0'
    );
\ram_q_reg[0][46]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(44),
      Q => \ram_q_reg[0]_1\(46),
      R => '0'
    );
\ram_q_reg[0][47]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(45),
      Q => \ram_q_reg[0]_1\(47),
      R => '0'
    );
\ram_q_reg[0][48]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(46),
      Q => \ram_q_reg[0]_1\(48),
      R => '0'
    );
\ram_q_reg[0][49]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(47),
      Q => \ram_q_reg[0]_1\(49),
      R => '0'
    );
\ram_q_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(2),
      Q => \ram_q_reg[0]_1\(4),
      R => '0'
    );
\ram_q_reg[0][50]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(48),
      Q => \ram_q_reg[0]_1\(50),
      R => '0'
    );
\ram_q_reg[0][51]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(49),
      Q => \ram_q_reg[0]_1\(51),
      R => '0'
    );
\ram_q_reg[0][52]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(50),
      Q => \ram_q_reg[0]_1\(52),
      R => '0'
    );
\ram_q_reg[0][53]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(51),
      Q => \ram_q_reg[0]_1\(53),
      R => '0'
    );
\ram_q_reg[0][54]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(52),
      Q => \ram_q_reg[0]_1\(54),
      R => '0'
    );
\ram_q_reg[0][55]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(53),
      Q => \ram_q_reg[0]_1\(55),
      R => '0'
    );
\ram_q_reg[0][56]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(54),
      Q => \ram_q_reg[0]_1\(56),
      R => '0'
    );
\ram_q_reg[0][57]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(55),
      Q => \ram_q_reg[0]_1\(57),
      R => '0'
    );
\ram_q_reg[0][58]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(56),
      Q => \ram_q_reg[0]_1\(58),
      R => '0'
    );
\ram_q_reg[0][59]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(57),
      Q => \ram_q_reg[0]_1\(59),
      R => '0'
    );
\ram_q_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(3),
      Q => \ram_q_reg[0]_1\(5),
      R => '0'
    );
\ram_q_reg[0][60]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(58),
      Q => \ram_q_reg[0]_1\(60),
      R => '0'
    );
\ram_q_reg[0][61]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(59),
      Q => \ram_q_reg[0]_1\(61),
      R => '0'
    );
\ram_q_reg[0][62]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(60),
      Q => \ram_q_reg[0]_1\(62),
      R => '0'
    );
\ram_q_reg[0][63]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(61),
      Q => \ram_q_reg[0]_1\(63),
      R => '0'
    );
\ram_q_reg[0][64]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(62),
      Q => \ram_q_reg[0]_1\(64),
      R => '0'
    );
\ram_q_reg[0][69]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(63),
      Q => \ram_q_reg[0]_1\(69),
      R => '0'
    );
\ram_q_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(4),
      Q => \ram_q_reg[0]_1\(6),
      R => '0'
    );
\ram_q_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(5),
      Q => \ram_q_reg[0]_1\(7),
      R => '0'
    );
\ram_q_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(6),
      Q => \ram_q_reg[0]_1\(8),
      R => '0'
    );
\ram_q_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[0][69]_i_1_n_0\,
      D => D(7),
      Q => \ram_q_reg[0]_1\(9),
      R => '0'
    );
\ram_q_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(8),
      Q => \ram_q_reg[1]_0\(10),
      R => '0'
    );
\ram_q_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(9),
      Q => \ram_q_reg[1]_0\(11),
      R => '0'
    );
\ram_q_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(10),
      Q => \ram_q_reg[1]_0\(12),
      R => '0'
    );
\ram_q_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(11),
      Q => \ram_q_reg[1]_0\(13),
      R => '0'
    );
\ram_q_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(12),
      Q => \ram_q_reg[1]_0\(14),
      R => '0'
    );
\ram_q_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(13),
      Q => \ram_q_reg[1]_0\(15),
      R => '0'
    );
\ram_q_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(14),
      Q => \ram_q_reg[1]_0\(16),
      R => '0'
    );
\ram_q_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(15),
      Q => \ram_q_reg[1]_0\(17),
      R => '0'
    );
\ram_q_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(16),
      Q => \ram_q_reg[1]_0\(18),
      R => '0'
    );
\ram_q_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(17),
      Q => \ram_q_reg[1]_0\(19),
      R => '0'
    );
\ram_q_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(18),
      Q => \ram_q_reg[1]_0\(20),
      R => '0'
    );
\ram_q_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(19),
      Q => \ram_q_reg[1]_0\(21),
      R => '0'
    );
\ram_q_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(20),
      Q => \ram_q_reg[1]_0\(22),
      R => '0'
    );
\ram_q_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(21),
      Q => \ram_q_reg[1]_0\(23),
      R => '0'
    );
\ram_q_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(22),
      Q => \ram_q_reg[1]_0\(24),
      R => '0'
    );
\ram_q_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(23),
      Q => \ram_q_reg[1]_0\(25),
      R => '0'
    );
\ram_q_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(24),
      Q => \ram_q_reg[1]_0\(26),
      R => '0'
    );
\ram_q_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(25),
      Q => \ram_q_reg[1]_0\(27),
      R => '0'
    );
\ram_q_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(26),
      Q => \ram_q_reg[1]_0\(28),
      R => '0'
    );
\ram_q_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(27),
      Q => \ram_q_reg[1]_0\(29),
      R => '0'
    );
\ram_q_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(0),
      Q => \ram_q_reg[1]_0\(2),
      R => '0'
    );
\ram_q_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(28),
      Q => \ram_q_reg[1]_0\(30),
      R => '0'
    );
\ram_q_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(29),
      Q => \ram_q_reg[1]_0\(31),
      R => '0'
    );
\ram_q_reg[1][32]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(30),
      Q => \ram_q_reg[1]_0\(32),
      R => '0'
    );
\ram_q_reg[1][33]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(31),
      Q => \ram_q_reg[1]_0\(33),
      R => '0'
    );
\ram_q_reg[1][34]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(32),
      Q => \ram_q_reg[1]_0\(34),
      R => '0'
    );
\ram_q_reg[1][35]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(33),
      Q => \ram_q_reg[1]_0\(35),
      R => '0'
    );
\ram_q_reg[1][36]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(34),
      Q => \ram_q_reg[1]_0\(36),
      R => '0'
    );
\ram_q_reg[1][37]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(35),
      Q => \ram_q_reg[1]_0\(37),
      R => '0'
    );
\ram_q_reg[1][38]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(36),
      Q => \ram_q_reg[1]_0\(38),
      R => '0'
    );
\ram_q_reg[1][39]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(37),
      Q => \ram_q_reg[1]_0\(39),
      R => '0'
    );
\ram_q_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(1),
      Q => \ram_q_reg[1]_0\(3),
      R => '0'
    );
\ram_q_reg[1][40]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(38),
      Q => \ram_q_reg[1]_0\(40),
      R => '0'
    );
\ram_q_reg[1][41]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(39),
      Q => \ram_q_reg[1]_0\(41),
      R => '0'
    );
\ram_q_reg[1][42]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(40),
      Q => \ram_q_reg[1]_0\(42),
      R => '0'
    );
\ram_q_reg[1][43]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(41),
      Q => \ram_q_reg[1]_0\(43),
      R => '0'
    );
\ram_q_reg[1][44]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(42),
      Q => \ram_q_reg[1]_0\(44),
      R => '0'
    );
\ram_q_reg[1][45]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(43),
      Q => \ram_q_reg[1]_0\(45),
      R => '0'
    );
\ram_q_reg[1][46]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(44),
      Q => \ram_q_reg[1]_0\(46),
      R => '0'
    );
\ram_q_reg[1][47]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(45),
      Q => \ram_q_reg[1]_0\(47),
      R => '0'
    );
\ram_q_reg[1][48]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(46),
      Q => \ram_q_reg[1]_0\(48),
      R => '0'
    );
\ram_q_reg[1][49]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(47),
      Q => \ram_q_reg[1]_0\(49),
      R => '0'
    );
\ram_q_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(2),
      Q => \ram_q_reg[1]_0\(4),
      R => '0'
    );
\ram_q_reg[1][50]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(48),
      Q => \ram_q_reg[1]_0\(50),
      R => '0'
    );
\ram_q_reg[1][51]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(49),
      Q => \ram_q_reg[1]_0\(51),
      R => '0'
    );
\ram_q_reg[1][52]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(50),
      Q => \ram_q_reg[1]_0\(52),
      R => '0'
    );
\ram_q_reg[1][53]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(51),
      Q => \ram_q_reg[1]_0\(53),
      R => '0'
    );
\ram_q_reg[1][54]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(52),
      Q => \ram_q_reg[1]_0\(54),
      R => '0'
    );
\ram_q_reg[1][55]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(53),
      Q => \ram_q_reg[1]_0\(55),
      R => '0'
    );
\ram_q_reg[1][56]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(54),
      Q => \ram_q_reg[1]_0\(56),
      R => '0'
    );
\ram_q_reg[1][57]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(55),
      Q => \ram_q_reg[1]_0\(57),
      R => '0'
    );
\ram_q_reg[1][58]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(56),
      Q => \ram_q_reg[1]_0\(58),
      R => '0'
    );
\ram_q_reg[1][59]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(57),
      Q => \ram_q_reg[1]_0\(59),
      R => '0'
    );
\ram_q_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(3),
      Q => \ram_q_reg[1]_0\(5),
      R => '0'
    );
\ram_q_reg[1][60]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(58),
      Q => \ram_q_reg[1]_0\(60),
      R => '0'
    );
\ram_q_reg[1][61]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(59),
      Q => \ram_q_reg[1]_0\(61),
      R => '0'
    );
\ram_q_reg[1][62]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(60),
      Q => \ram_q_reg[1]_0\(62),
      R => '0'
    );
\ram_q_reg[1][63]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(61),
      Q => \ram_q_reg[1]_0\(63),
      R => '0'
    );
\ram_q_reg[1][64]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(62),
      Q => \ram_q_reg[1]_0\(64),
      R => '0'
    );
\ram_q_reg[1][69]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(63),
      Q => \ram_q_reg[1]_0\(69),
      R => '0'
    );
\ram_q_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(4),
      Q => \ram_q_reg[1]_0\(6),
      R => '0'
    );
\ram_q_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(5),
      Q => \ram_q_reg[1]_0\(7),
      R => '0'
    );
\ram_q_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(6),
      Q => \ram_q_reg[1]_0\(8),
      R => '0'
    );
\ram_q_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ram_q[1][69]_i_1_n_0\,
      D => D(7),
      Q => \ram_q_reg[1]_0\(9),
      R => '0'
    );
\rd_ptr_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => '1',
      CLR => SR(0),
      D => \rd_ptr_q_reg[0]_1\,
      Q => \^rd_ptr_q_reg[0]_0\
    );
\wr_ptr_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => '1',
      CLR => SR(0),
      D => \wr_ptr_q_reg[0]_0\,
      Q => \^wr_ptr_q\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_sgp_renderOutput_0_dcache_if_pmem_fifo__parameterized0\ is
  port (
    \count_q_reg[1]_0\ : out STD_LOGIC;
    \count_q_reg[1]_1\ : out STD_LOGIC;
    \count_q_reg[0]_0\ : out STD_LOGIC;
    dropped_q_reg : out STD_LOGIC;
    \count_q[1]_i_2__1\ : in STD_LOGIC;
    \count_q[1]_i_2__1_0\ : in STD_LOGIC;
    \count_q[1]_i_2__1_1\ : in STD_LOGIC;
    dropped_q : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    select_q : in STD_LOGIC;
    \count_q_reg[1]_2\ : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_sgp_renderOutput_0_dcache_if_pmem_fifo__parameterized0\ : entity is "dcache_if_pmem_fifo";
end \design_1_sgp_renderOutput_0_dcache_if_pmem_fifo__parameterized0\;

architecture STRUCTURE of \design_1_sgp_renderOutput_0_dcache_if_pmem_fifo__parameterized0\ is
  signal \count_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \^count_q_reg[0]_0\ : STD_LOGIC;
  signal \^count_q_reg[1]_1\ : STD_LOGIC;
  signal \^dropped_q_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_q[0]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \count_q[1]_i_1\ : label is "soft_lutpair159";
begin
  \count_q_reg[0]_0\ <= \^count_q_reg[0]_0\;
  \count_q_reg[1]_1\ <= \^count_q_reg[1]_1\;
  dropped_q_reg <= \^dropped_q_reg\;
\count_q[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A578"
    )
        port map (
      I0 => \^dropped_q_reg\,
      I1 => \^count_q_reg[1]_1\,
      I2 => \count_q_reg[1]_2\,
      I3 => \^count_q_reg[0]_0\,
      O => \count_q[0]_i_1_n_0\
    );
\count_q[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C86C"
    )
        port map (
      I0 => \count_q_reg[1]_2\,
      I1 => \^count_q_reg[1]_1\,
      I2 => \^count_q_reg[0]_0\,
      I3 => \^dropped_q_reg\,
      O => \count_q[1]_i_1_n_0\
    );
\count_q[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAFE"
    )
        port map (
      I0 => dropped_q,
      I1 => m_axi_rvalid,
      I2 => m_axi_bvalid,
      I3 => select_q,
      O => \^dropped_q_reg\
    );
\count_q[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D5DFF5D"
    )
        port map (
      I0 => \count_q[1]_i_2__1\,
      I1 => \^count_q_reg[1]_1\,
      I2 => \^count_q_reg[0]_0\,
      I3 => \count_q[1]_i_2__1_0\,
      I4 => \count_q[1]_i_2__1_1\,
      O => \count_q_reg[1]_0\
    );
\count_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => '1',
      CLR => SR(0),
      D => \count_q[0]_i_1_n_0\,
      Q => \^count_q_reg[0]_0\
    );
\count_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => '1',
      CLR => SR(0),
      D => \count_q[1]_i_1_n_0\,
      Q => \^count_q_reg[1]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sgp_renderOutput_0_dcache_mux is
  port (
    cache_access_q_reg_0 : out STD_LOGIC;
    \slv_reg2_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg2_reg[0]_0\ : out STD_LOGIC;
    \slv_reg2_reg[0]_1\ : out STD_LOGIC;
    cache_access_q_reg_1 : out STD_LOGIC;
    \slv_reg2_reg[0]_2\ : out STD_LOGIC;
    pmem_select_w : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    cache_access_q_reg_2 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_q_reg[1][68]\ : in STD_LOGIC;
    \ram_q_reg[1][71]\ : in STD_LOGIC;
    \ram_q_reg[0][64]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pending_q_reg[3]_0\ : in STD_LOGIC;
    \ram_q_reg[0][64]_0\ : in STD_LOGIC;
    \pending_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sgp_renderOutput_0_dcache_mux : entity is "dcache_mux";
end design_1_sgp_renderOutput_0_dcache_mux;

architecture STRUCTURE of design_1_sgp_renderOutput_0_dcache_mux is
  signal \^cache_access_q_reg_0\ : STD_LOGIC;
  signal \^cache_access_q_reg_1\ : STD_LOGIC;
  signal \pending_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \pending_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \pending_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \pending_q[3]_i_1_n_0\ : STD_LOGIC;
  signal \pending_q[4]_i_2_n_0\ : STD_LOGIC;
  signal pending_q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ram_q[1][69]_i_4_n_0\ : STD_LOGIC;
  signal \^slv_reg2_reg[0]_0\ : STD_LOGIC;
  signal \^slv_reg2_reg[0]_2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pending_q[0]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \pending_q[2]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \pending_q[3]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \ram_q[1][68]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \ram_q[1][69]_i_3\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \ram_q[1][69]_i_4\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \ram_q[1][71]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of select_q_i_2 : label is "soft_lutpair154";
begin
  cache_access_q_reg_0 <= \^cache_access_q_reg_0\;
  cache_access_q_reg_1 <= \^cache_access_q_reg_1\;
  \slv_reg2_reg[0]_0\ <= \^slv_reg2_reg[0]_0\;
  \slv_reg2_reg[0]_2\ <= \^slv_reg2_reg[0]_2\;
cache_access_q_reg: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => '1',
      CLR => SR(0),
      D => cache_access_q_reg_2,
      Q => \^cache_access_q_reg_0\
    );
mem_writeback_m_q_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \^cache_access_q_reg_0\,
      I1 => pending_q_reg(0),
      I2 => pending_q_reg(4),
      I3 => pending_q_reg(3),
      I4 => pending_q_reg(1),
      I5 => pending_q_reg(2),
      O => \^cache_access_q_reg_1\
    );
\pending_q[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pending_q_reg(0),
      O => \pending_q[0]_i_1_n_0\
    );
\pending_q[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => pending_q_reg(0),
      I1 => \pending_q_reg[3]_0\,
      I2 => pending_q_reg(1),
      O => \pending_q[1]_i_1_n_0\
    );
\pending_q[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \pending_q_reg[3]_0\,
      I1 => pending_q_reg(0),
      I2 => pending_q_reg(2),
      I3 => pending_q_reg(1),
      O => \pending_q[2]_i_1_n_0\
    );
\pending_q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => pending_q_reg(2),
      I1 => \pending_q_reg[3]_0\,
      I2 => pending_q_reg(1),
      I3 => pending_q_reg(0),
      I4 => pending_q_reg(3),
      O => \pending_q[3]_i_1_n_0\
    );
\pending_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => pending_q_reg(2),
      I1 => \pending_q_reg[3]_0\,
      I2 => pending_q_reg(1),
      I3 => pending_q_reg(0),
      I4 => pending_q_reg(4),
      I5 => pending_q_reg(3),
      O => \pending_q[4]_i_2_n_0\
    );
\pending_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pending_q_reg[0]_0\(0),
      CLR => SR(0),
      D => \pending_q[0]_i_1_n_0\,
      Q => pending_q_reg(0)
    );
\pending_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pending_q_reg[0]_0\(0),
      CLR => SR(0),
      D => \pending_q[1]_i_1_n_0\,
      Q => pending_q_reg(1)
    );
\pending_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pending_q_reg[0]_0\(0),
      CLR => SR(0),
      D => \pending_q[2]_i_1_n_0\,
      Q => pending_q_reg(2)
    );
\pending_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pending_q_reg[0]_0\(0),
      CLR => SR(0),
      D => \pending_q[3]_i_1_n_0\,
      Q => pending_q_reg(3)
    );
\pending_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pending_q_reg[0]_0\(0),
      CLR => SR(0),
      D => \pending_q[4]_i_2_n_0\,
      Q => pending_q_reg(4)
    );
\ram_q[1][64]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ram_q_reg[0][64]_0\,
      I1 => \^slv_reg2_reg[0]_2\,
      O => D(0)
    );
\ram_q[1][68]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^slv_reg2_reg[0]_0\,
      I1 => \ram_q_reg[1][68]\,
      O => \slv_reg2_reg[0]\(0)
    );
\ram_q[1][69]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \ram_q_reg[0][64]\(0),
      I1 => \ram_q[1][69]_i_4_n_0\,
      I2 => \^cache_access_q_reg_0\,
      O => \^slv_reg2_reg[0]_2\
    );
\ram_q[1][69]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => pending_q_reg(2),
      I1 => pending_q_reg(1),
      I2 => pending_q_reg(3),
      I3 => pending_q_reg(4),
      I4 => pending_q_reg(0),
      O => \ram_q[1][69]_i_4_n_0\
    );
\ram_q[1][71]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^slv_reg2_reg[0]_0\,
      I1 => \ram_q_reg[1][71]\,
      O => \slv_reg2_reg[0]\(1)
    );
ram_reg_0_63_0_2_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^cache_access_q_reg_1\,
      I1 => \ram_q_reg[0][64]\(0),
      O => \slv_reg2_reg[0]_1\
    );
select_q_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^slv_reg2_reg[0]_0\,
      O => pmem_select_w
    );
select_q_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \ram_q_reg[0][64]\(0),
      I1 => \ram_q[1][69]_i_4_n_0\,
      I2 => \^cache_access_q_reg_0\,
      O => \^slv_reg2_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sgp_renderOutput_0_dcache_pmem_mux is
  port (
    select_q_reg_0 : out STD_LOGIC;
    m_axi_rvalid_0 : out STD_LOGIC;
    select_q_reg_1 : out STD_LOGIC;
    pmem_select_w : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sgp_renderOutput_0_dcache_pmem_mux : entity is "dcache_pmem_mux";
end design_1_sgp_renderOutput_0_dcache_pmem_mux;

architecture STRUCTURE of design_1_sgp_renderOutput_0_dcache_pmem_mux is
  signal \^select_q_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_0_i_2__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of ram_reg_0_i_40 : label is "soft_lutpair156";
begin
  select_q_reg_0 <= \^select_q_reg_0\;
\ram_reg_0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => m_axi_rvalid,
      I1 => m_axi_bvalid,
      I2 => \^select_q_reg_0\,
      I3 => ram_reg_1,
      O => m_axi_rvalid_0
    );
ram_reg_0_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^select_q_reg_0\,
      I1 => m_axi_bvalid,
      I2 => m_axi_rvalid,
      O => select_q_reg_1
    );
select_q_reg: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => '1',
      CLR => SR(0),
      D => pmem_select_w,
      Q => \^select_q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sgp_renderOutput_0_sgp_renderOutput_axi_lite_regs is
  port (
    axi_awready_reg_0 : out STD_LOGIC;
    axi_wready_reg_0 : out STD_LOGIC;
    axi_arready_reg_0 : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    aw_en_reg_0 : out STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    \slv_reg2_reg[2]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[2]_1\ : out STD_LOGIC;
    \mem_wr_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg2_reg[1]_0\ : out STD_LOGIC;
    in7 : out STD_LOGIC;
    in8 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg2_reg[1]_1\ : out STD_LOGIC;
    \slv_reg0_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ACLK : in STD_LOGIC;
    axi_bvalid_reg_0 : in STD_LOGIC;
    aw_en_reg_1 : in STD_LOGIC;
    axi_rvalid_reg_0 : in STD_LOGIC;
    \pending_q_reg[0]\ : in STD_LOGIC;
    \count_q_reg[1]\ : in STD_LOGIC;
    \pending_q_reg[0]_0\ : in STD_LOGIC;
    mem_ack_o : in STD_LOGIC;
    \FSM_sequential_state_q[3]_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_q[3]_i_3_0\ : in STD_LOGIC;
    mem_flush_m_q_reg : in STD_LOGIC;
    \ram_q_reg[1][69]\ : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_lite_arvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sgp_renderOutput_0_sgp_renderOutput_axi_lite_regs : entity is "sgp_renderOutput_axi_lite_regs";
end design_1_sgp_renderOutput_0_sgp_renderOutput_axi_lite_regs;

architecture STRUCTURE of design_1_sgp_renderOutput_0_sgp_renderOutput_axi_lite_regs is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^aw_en_reg_0\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[7]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[8]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[9]\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \^axi_arready_reg_0\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[7]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[8]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[9]\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal \^axi_awready_reg_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal \^axi_wready_reg_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in0 : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \^s_axi_lite_rvalid\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \slv_reg0[31]_i_4_n_0\ : STD_LOGIC;
  signal \^slv_reg0_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_reg10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg10[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg10[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg10[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg10[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg11 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg11[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg11[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg11[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg11[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg12 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg12[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg12[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg12[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg12[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg12[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg13 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg13[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg13[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg13[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg13[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg13[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg14 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg14[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg14[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg14[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg14[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg3[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg4[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg4[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[9]\ : STD_LOGIC;
  signal slv_reg5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg5[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg5[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg6[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg6[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg7 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg7[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg7[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg8 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg8[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg9 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg9[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg9[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg_rden : STD_LOGIC;
  signal slv_reg_wren : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state_q[2]_i_9\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \count_q[1]_i_2__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of mem_inval_m_q_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ram_q[1][69]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \slv_reg0[31]_i_4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \slv_reg12[31]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \slv_reg13[31]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \slv_reg2[31]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \slv_reg3[31]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \slv_reg4[31]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \slv_reg5[31]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \slv_reg6[31]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \slv_reg7[31]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \slv_reg9[31]_i_2\ : label is "soft_lutpair5";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  aw_en_reg_0 <= \^aw_en_reg_0\;
  axi_arready_reg_0 <= \^axi_arready_reg_0\;
  axi_awready_reg_0 <= \^axi_awready_reg_0\;
  axi_wready_reg_0 <= \^axi_wready_reg_0\;
  s_axi_lite_rvalid <= \^s_axi_lite_rvalid\;
  \slv_reg0_reg[31]_0\(31 downto 0) <= \^slv_reg0_reg[31]_0\(31 downto 0);
\FSM_sequential_state_q[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      O => \slv_reg2_reg[1]_1\
    );
\FSM_sequential_state_q[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0000000F0001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \FSM_sequential_state_q[3]_i_3\(0),
      I3 => \FSM_sequential_state_q[3]_i_3_0\,
      I4 => mem_flush_m_q_reg,
      I5 => \^q\(2),
      O => \slv_reg2_reg[1]_0\
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => '1',
      D => aw_en_reg_1,
      Q => \^aw_en_reg_0\,
      S => SR(0)
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => axi_arready0,
      D => s_axi_lite_araddr(0),
      Q => sel0(0),
      S => SR(0)
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => axi_arready0,
      D => s_axi_lite_araddr(1),
      Q => sel0(1),
      S => SR(0)
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => axi_arready0,
      D => s_axi_lite_araddr(2),
      Q => sel0(2),
      S => SR(0)
    );
\axi_araddr_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => axi_arready0,
      D => s_axi_lite_araddr(3),
      Q => sel0(3),
      S => SR(0)
    );
\axi_araddr_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => axi_arready0,
      D => s_axi_lite_araddr(4),
      Q => \axi_araddr_reg_n_0_[6]\,
      S => SR(0)
    );
\axi_araddr_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => axi_arready0,
      D => s_axi_lite_araddr(5),
      Q => \axi_araddr_reg_n_0_[7]\,
      S => SR(0)
    );
\axi_araddr_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => axi_arready0,
      D => s_axi_lite_araddr(6),
      Q => \axi_araddr_reg_n_0_[8]\,
      S => SR(0)
    );
\axi_araddr_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => axi_arready0,
      D => s_axi_lite_araddr(7),
      Q => \axi_araddr_reg_n_0_[9]\,
      S => SR(0)
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_lite_arvalid,
      I1 => \^axi_arready_reg_0\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => axi_arready0,
      Q => \^axi_arready_reg_0\,
      R => SR(0)
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => axi_awready0,
      D => s_axi_lite_awaddr(0),
      Q => p_0_in(0),
      R => SR(0)
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => axi_awready0,
      D => s_axi_lite_awaddr(1),
      Q => p_0_in(1),
      R => SR(0)
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => axi_awready0,
      D => s_axi_lite_awaddr(2),
      Q => p_0_in(2),
      R => SR(0)
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => axi_awready0,
      D => s_axi_lite_awaddr(3),
      Q => p_0_in(3),
      R => SR(0)
    );
\axi_awaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => axi_awready0,
      D => s_axi_lite_awaddr(4),
      Q => p_0_in0,
      R => SR(0)
    );
\axi_awaddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => axi_awready0,
      D => s_axi_lite_awaddr(5),
      Q => \axi_awaddr_reg_n_0_[7]\,
      R => SR(0)
    );
\axi_awaddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => axi_awready0,
      D => s_axi_lite_awaddr(6),
      Q => \axi_awaddr_reg_n_0_[8]\,
      R => SR(0)
    );
\axi_awaddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => axi_awready0,
      D => s_axi_lite_awaddr(7),
      Q => \axi_awaddr_reg_n_0_[9]\,
      R => SR(0)
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^aw_en_reg_0\,
      I1 => s_axi_lite_wvalid,
      I2 => s_axi_lite_awvalid,
      I3 => \^axi_awready_reg_0\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => axi_awready0,
      Q => \^axi_awready_reg_0\,
      R => SR(0)
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => axi_bvalid_reg_0,
      Q => s_axi_lite_bvalid,
      R => SR(0)
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[0]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[0]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[0]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[0]_i_1_n_0\
    );
\axi_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(0),
      I1 => slv_reg10(0),
      I2 => sel0(1),
      I3 => slv_reg9(0),
      I4 => sel0(0),
      I5 => slv_reg8(0),
      O => \axi_rdata[0]_i_3_n_0\
    );
\axi_rdata[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg14(0),
      I1 => sel0(1),
      I2 => slv_reg13(0),
      I3 => sel0(0),
      I4 => slv_reg12(0),
      O => \axi_rdata[0]_i_4_n_0\
    );
\axi_rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[0]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(0),
      O => \axi_rdata[0]_i_5_n_0\
    );
\axi_rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(0),
      I1 => slv_reg6(0),
      I2 => sel0(1),
      I3 => slv_reg5(0),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[0]\,
      O => \axi_rdata[0]_i_6_n_0\
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[10]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[10]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[10]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[10]_i_1_n_0\
    );
\axi_rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(10),
      I1 => slv_reg10(10),
      I2 => sel0(1),
      I3 => slv_reg9(10),
      I4 => sel0(0),
      I5 => slv_reg8(10),
      O => \axi_rdata[10]_i_3_n_0\
    );
\axi_rdata[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg14(10),
      I1 => sel0(1),
      I2 => slv_reg13(10),
      I3 => sel0(0),
      I4 => slv_reg12(10),
      O => \axi_rdata[10]_i_4_n_0\
    );
\axi_rdata[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[10]\,
      I1 => \slv_reg2_reg_n_0_[10]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[10]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(10),
      O => \axi_rdata[10]_i_5_n_0\
    );
\axi_rdata[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(10),
      I1 => slv_reg6(10),
      I2 => sel0(1),
      I3 => slv_reg5(10),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[10]\,
      O => \axi_rdata[10]_i_6_n_0\
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[11]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[11]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[11]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[11]_i_1_n_0\
    );
\axi_rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(11),
      I1 => slv_reg10(11),
      I2 => sel0(1),
      I3 => slv_reg9(11),
      I4 => sel0(0),
      I5 => slv_reg8(11),
      O => \axi_rdata[11]_i_3_n_0\
    );
\axi_rdata[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg14(11),
      I1 => sel0(1),
      I2 => slv_reg13(11),
      I3 => sel0(0),
      I4 => slv_reg12(11),
      O => \axi_rdata[11]_i_4_n_0\
    );
\axi_rdata[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[11]\,
      I1 => \slv_reg2_reg_n_0_[11]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[11]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(11),
      O => \axi_rdata[11]_i_5_n_0\
    );
\axi_rdata[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(11),
      I1 => slv_reg6(11),
      I2 => sel0(1),
      I3 => slv_reg5(11),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[11]\,
      O => \axi_rdata[11]_i_6_n_0\
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[12]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[12]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[12]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[12]_i_1_n_0\
    );
\axi_rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(12),
      I1 => slv_reg10(12),
      I2 => sel0(1),
      I3 => slv_reg9(12),
      I4 => sel0(0),
      I5 => slv_reg8(12),
      O => \axi_rdata[12]_i_3_n_0\
    );
\axi_rdata[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg14(12),
      I1 => sel0(1),
      I2 => slv_reg13(12),
      I3 => sel0(0),
      I4 => slv_reg12(12),
      O => \axi_rdata[12]_i_4_n_0\
    );
\axi_rdata[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[12]\,
      I1 => \slv_reg2_reg_n_0_[12]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[12]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(12),
      O => \axi_rdata[12]_i_5_n_0\
    );
\axi_rdata[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(12),
      I1 => slv_reg6(12),
      I2 => sel0(1),
      I3 => slv_reg5(12),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[12]\,
      O => \axi_rdata[12]_i_6_n_0\
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[13]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[13]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[13]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[13]_i_1_n_0\
    );
\axi_rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(13),
      I1 => slv_reg10(13),
      I2 => sel0(1),
      I3 => slv_reg9(13),
      I4 => sel0(0),
      I5 => slv_reg8(13),
      O => \axi_rdata[13]_i_3_n_0\
    );
\axi_rdata[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg14(13),
      I1 => sel0(1),
      I2 => slv_reg13(13),
      I3 => sel0(0),
      I4 => slv_reg12(13),
      O => \axi_rdata[13]_i_4_n_0\
    );
\axi_rdata[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[13]\,
      I1 => \slv_reg2_reg_n_0_[13]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[13]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(13),
      O => \axi_rdata[13]_i_5_n_0\
    );
\axi_rdata[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(13),
      I1 => slv_reg6(13),
      I2 => sel0(1),
      I3 => slv_reg5(13),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[13]\,
      O => \axi_rdata[13]_i_6_n_0\
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[14]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[14]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[14]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[14]_i_1_n_0\
    );
\axi_rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(14),
      I1 => slv_reg10(14),
      I2 => sel0(1),
      I3 => slv_reg9(14),
      I4 => sel0(0),
      I5 => slv_reg8(14),
      O => \axi_rdata[14]_i_3_n_0\
    );
\axi_rdata[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg14(14),
      I1 => sel0(1),
      I2 => slv_reg13(14),
      I3 => sel0(0),
      I4 => slv_reg12(14),
      O => \axi_rdata[14]_i_4_n_0\
    );
\axi_rdata[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[14]\,
      I1 => \slv_reg2_reg_n_0_[14]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[14]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(14),
      O => \axi_rdata[14]_i_5_n_0\
    );
\axi_rdata[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(14),
      I1 => slv_reg6(14),
      I2 => sel0(1),
      I3 => slv_reg5(14),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[14]\,
      O => \axi_rdata[14]_i_6_n_0\
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[15]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[15]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[15]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[15]_i_1_n_0\
    );
\axi_rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(15),
      I1 => slv_reg10(15),
      I2 => sel0(1),
      I3 => slv_reg9(15),
      I4 => sel0(0),
      I5 => slv_reg8(15),
      O => \axi_rdata[15]_i_3_n_0\
    );
\axi_rdata[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg14(15),
      I1 => sel0(1),
      I2 => slv_reg13(15),
      I3 => sel0(0),
      I4 => slv_reg12(15),
      O => \axi_rdata[15]_i_4_n_0\
    );
\axi_rdata[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[15]\,
      I1 => \slv_reg2_reg_n_0_[15]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[15]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(15),
      O => \axi_rdata[15]_i_5_n_0\
    );
\axi_rdata[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(15),
      I1 => slv_reg6(15),
      I2 => sel0(1),
      I3 => slv_reg5(15),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[15]\,
      O => \axi_rdata[15]_i_6_n_0\
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[16]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[16]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[16]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[16]_i_1_n_0\
    );
\axi_rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(16),
      I1 => slv_reg10(16),
      I2 => sel0(1),
      I3 => slv_reg9(16),
      I4 => sel0(0),
      I5 => slv_reg8(16),
      O => \axi_rdata[16]_i_3_n_0\
    );
\axi_rdata[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg14(16),
      I1 => sel0(1),
      I2 => slv_reg13(16),
      I3 => sel0(0),
      I4 => slv_reg12(16),
      O => \axi_rdata[16]_i_4_n_0\
    );
\axi_rdata[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[16]\,
      I1 => \slv_reg2_reg_n_0_[16]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[16]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(16),
      O => \axi_rdata[16]_i_5_n_0\
    );
\axi_rdata[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(16),
      I1 => slv_reg6(16),
      I2 => sel0(1),
      I3 => slv_reg5(16),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[16]\,
      O => \axi_rdata[16]_i_6_n_0\
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[17]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[17]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[17]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[17]_i_1_n_0\
    );
\axi_rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(17),
      I1 => slv_reg10(17),
      I2 => sel0(1),
      I3 => slv_reg9(17),
      I4 => sel0(0),
      I5 => slv_reg8(17),
      O => \axi_rdata[17]_i_3_n_0\
    );
\axi_rdata[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg14(17),
      I1 => sel0(1),
      I2 => slv_reg13(17),
      I3 => sel0(0),
      I4 => slv_reg12(17),
      O => \axi_rdata[17]_i_4_n_0\
    );
\axi_rdata[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[17]\,
      I1 => \slv_reg2_reg_n_0_[17]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[17]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(17),
      O => \axi_rdata[17]_i_5_n_0\
    );
\axi_rdata[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(17),
      I1 => slv_reg6(17),
      I2 => sel0(1),
      I3 => slv_reg5(17),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[17]\,
      O => \axi_rdata[17]_i_6_n_0\
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[18]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[18]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[18]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[18]_i_1_n_0\
    );
\axi_rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(18),
      I1 => slv_reg10(18),
      I2 => sel0(1),
      I3 => slv_reg9(18),
      I4 => sel0(0),
      I5 => slv_reg8(18),
      O => \axi_rdata[18]_i_3_n_0\
    );
\axi_rdata[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg14(18),
      I1 => sel0(1),
      I2 => slv_reg13(18),
      I3 => sel0(0),
      I4 => slv_reg12(18),
      O => \axi_rdata[18]_i_4_n_0\
    );
\axi_rdata[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[18]\,
      I1 => \slv_reg2_reg_n_0_[18]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[18]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(18),
      O => \axi_rdata[18]_i_5_n_0\
    );
\axi_rdata[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(18),
      I1 => slv_reg6(18),
      I2 => sel0(1),
      I3 => slv_reg5(18),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[18]\,
      O => \axi_rdata[18]_i_6_n_0\
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[19]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[19]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[19]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[19]_i_1_n_0\
    );
\axi_rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(19),
      I1 => slv_reg10(19),
      I2 => sel0(1),
      I3 => slv_reg9(19),
      I4 => sel0(0),
      I5 => slv_reg8(19),
      O => \axi_rdata[19]_i_3_n_0\
    );
\axi_rdata[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg14(19),
      I1 => sel0(1),
      I2 => slv_reg13(19),
      I3 => sel0(0),
      I4 => slv_reg12(19),
      O => \axi_rdata[19]_i_4_n_0\
    );
\axi_rdata[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[19]\,
      I1 => \slv_reg2_reg_n_0_[19]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[19]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(19),
      O => \axi_rdata[19]_i_5_n_0\
    );
\axi_rdata[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(19),
      I1 => slv_reg6(19),
      I2 => sel0(1),
      I3 => slv_reg5(19),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[19]\,
      O => \axi_rdata[19]_i_6_n_0\
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[1]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[1]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[1]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[1]_i_1_n_0\
    );
\axi_rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(1),
      I1 => slv_reg10(1),
      I2 => sel0(1),
      I3 => slv_reg9(1),
      I4 => sel0(0),
      I5 => slv_reg8(1),
      O => \axi_rdata[1]_i_3_n_0\
    );
\axi_rdata[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => slv_reg14(1),
      I1 => sel0(1),
      I2 => slv_reg13(1),
      I3 => sel0(0),
      I4 => slv_reg12(1),
      O => \axi_rdata[1]_i_4_n_0\
    );
\axi_rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[1]\,
      I1 => \^q\(1),
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[1]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(1),
      O => \axi_rdata[1]_i_5_n_0\
    );
\axi_rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(1),
      I1 => slv_reg6(1),
      I2 => sel0(1),
      I3 => slv_reg5(1),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[1]\,
      O => \axi_rdata[1]_i_6_n_0\
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[20]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[20]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[20]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[20]_i_1_n_0\
    );
\axi_rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(20),
      I1 => slv_reg10(20),
      I2 => sel0(1),
      I3 => slv_reg9(20),
      I4 => sel0(0),
      I5 => slv_reg8(20),
      O => \axi_rdata[20]_i_3_n_0\
    );
\axi_rdata[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg14(20),
      I1 => sel0(1),
      I2 => slv_reg13(20),
      I3 => sel0(0),
      I4 => slv_reg12(20),
      O => \axi_rdata[20]_i_4_n_0\
    );
\axi_rdata[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[20]\,
      I1 => \slv_reg2_reg_n_0_[20]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[20]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(20),
      O => \axi_rdata[20]_i_5_n_0\
    );
\axi_rdata[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(20),
      I1 => slv_reg6(20),
      I2 => sel0(1),
      I3 => slv_reg5(20),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[20]\,
      O => \axi_rdata[20]_i_6_n_0\
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[21]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[21]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[21]_i_1_n_0\
    );
\axi_rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(21),
      I1 => slv_reg10(21),
      I2 => sel0(1),
      I3 => slv_reg9(21),
      I4 => sel0(0),
      I5 => slv_reg8(21),
      O => \axi_rdata[21]_i_3_n_0\
    );
\axi_rdata[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg14(21),
      I1 => sel0(1),
      I2 => slv_reg13(21),
      I3 => sel0(0),
      I4 => slv_reg12(21),
      O => \axi_rdata[21]_i_4_n_0\
    );
\axi_rdata[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[21]\,
      I1 => \slv_reg2_reg_n_0_[21]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[21]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(21),
      O => \axi_rdata[21]_i_5_n_0\
    );
\axi_rdata[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(21),
      I1 => slv_reg6(21),
      I2 => sel0(1),
      I3 => slv_reg5(21),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[21]\,
      O => \axi_rdata[21]_i_6_n_0\
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[22]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[22]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[22]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[22]_i_1_n_0\
    );
\axi_rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(22),
      I1 => slv_reg10(22),
      I2 => sel0(1),
      I3 => slv_reg9(22),
      I4 => sel0(0),
      I5 => slv_reg8(22),
      O => \axi_rdata[22]_i_3_n_0\
    );
\axi_rdata[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg14(22),
      I1 => sel0(1),
      I2 => slv_reg13(22),
      I3 => sel0(0),
      I4 => slv_reg12(22),
      O => \axi_rdata[22]_i_4_n_0\
    );
\axi_rdata[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[22]\,
      I1 => \slv_reg2_reg_n_0_[22]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[22]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(22),
      O => \axi_rdata[22]_i_5_n_0\
    );
\axi_rdata[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(22),
      I1 => slv_reg6(22),
      I2 => sel0(1),
      I3 => slv_reg5(22),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[22]\,
      O => \axi_rdata[22]_i_6_n_0\
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[23]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[23]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[23]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[23]_i_1_n_0\
    );
\axi_rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(23),
      I1 => slv_reg10(23),
      I2 => sel0(1),
      I3 => slv_reg9(23),
      I4 => sel0(0),
      I5 => slv_reg8(23),
      O => \axi_rdata[23]_i_3_n_0\
    );
\axi_rdata[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg14(23),
      I1 => sel0(1),
      I2 => slv_reg13(23),
      I3 => sel0(0),
      I4 => slv_reg12(23),
      O => \axi_rdata[23]_i_4_n_0\
    );
\axi_rdata[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[23]\,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[23]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(23),
      O => \axi_rdata[23]_i_5_n_0\
    );
\axi_rdata[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(23),
      I1 => slv_reg6(23),
      I2 => sel0(1),
      I3 => slv_reg5(23),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[23]\,
      O => \axi_rdata[23]_i_6_n_0\
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[24]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[24]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[24]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[24]_i_1_n_0\
    );
\axi_rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(24),
      I1 => slv_reg10(24),
      I2 => sel0(1),
      I3 => slv_reg9(24),
      I4 => sel0(0),
      I5 => slv_reg8(24),
      O => \axi_rdata[24]_i_3_n_0\
    );
\axi_rdata[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg14(24),
      I1 => sel0(1),
      I2 => slv_reg13(24),
      I3 => sel0(0),
      I4 => slv_reg12(24),
      O => \axi_rdata[24]_i_4_n_0\
    );
\axi_rdata[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[24]\,
      I1 => \slv_reg2_reg_n_0_[24]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[24]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(24),
      O => \axi_rdata[24]_i_5_n_0\
    );
\axi_rdata[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(24),
      I1 => slv_reg6(24),
      I2 => sel0(1),
      I3 => slv_reg5(24),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[24]\,
      O => \axi_rdata[24]_i_6_n_0\
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[25]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[25]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[25]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[25]_i_1_n_0\
    );
\axi_rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(25),
      I1 => slv_reg10(25),
      I2 => sel0(1),
      I3 => slv_reg9(25),
      I4 => sel0(0),
      I5 => slv_reg8(25),
      O => \axi_rdata[25]_i_3_n_0\
    );
\axi_rdata[25]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg14(25),
      I1 => sel0(1),
      I2 => slv_reg13(25),
      I3 => sel0(0),
      I4 => slv_reg12(25),
      O => \axi_rdata[25]_i_4_n_0\
    );
\axi_rdata[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[25]\,
      I1 => \slv_reg2_reg_n_0_[25]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[25]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(25),
      O => \axi_rdata[25]_i_5_n_0\
    );
\axi_rdata[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(25),
      I1 => slv_reg6(25),
      I2 => sel0(1),
      I3 => slv_reg5(25),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[25]\,
      O => \axi_rdata[25]_i_6_n_0\
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[26]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[26]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[26]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[26]_i_1_n_0\
    );
\axi_rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(26),
      I1 => slv_reg10(26),
      I2 => sel0(1),
      I3 => slv_reg9(26),
      I4 => sel0(0),
      I5 => slv_reg8(26),
      O => \axi_rdata[26]_i_3_n_0\
    );
\axi_rdata[26]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg14(26),
      I1 => sel0(1),
      I2 => slv_reg13(26),
      I3 => sel0(0),
      I4 => slv_reg12(26),
      O => \axi_rdata[26]_i_4_n_0\
    );
\axi_rdata[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[26]\,
      I1 => \slv_reg2_reg_n_0_[26]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[26]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(26),
      O => \axi_rdata[26]_i_5_n_0\
    );
\axi_rdata[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(26),
      I1 => slv_reg6(26),
      I2 => sel0(1),
      I3 => slv_reg5(26),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[26]\,
      O => \axi_rdata[26]_i_6_n_0\
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[27]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[27]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[27]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[27]_i_1_n_0\
    );
\axi_rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(27),
      I1 => slv_reg10(27),
      I2 => sel0(1),
      I3 => slv_reg9(27),
      I4 => sel0(0),
      I5 => slv_reg8(27),
      O => \axi_rdata[27]_i_3_n_0\
    );
\axi_rdata[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg14(27),
      I1 => sel0(1),
      I2 => slv_reg13(27),
      I3 => sel0(0),
      I4 => slv_reg12(27),
      O => \axi_rdata[27]_i_4_n_0\
    );
\axi_rdata[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[27]\,
      I1 => \slv_reg2_reg_n_0_[27]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[27]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(27),
      O => \axi_rdata[27]_i_5_n_0\
    );
\axi_rdata[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(27),
      I1 => slv_reg6(27),
      I2 => sel0(1),
      I3 => slv_reg5(27),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[27]\,
      O => \axi_rdata[27]_i_6_n_0\
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[28]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[28]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[28]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[28]_i_1_n_0\
    );
\axi_rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(28),
      I1 => slv_reg10(28),
      I2 => sel0(1),
      I3 => slv_reg9(28),
      I4 => sel0(0),
      I5 => slv_reg8(28),
      O => \axi_rdata[28]_i_3_n_0\
    );
\axi_rdata[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg14(28),
      I1 => sel0(1),
      I2 => slv_reg13(28),
      I3 => sel0(0),
      I4 => slv_reg12(28),
      O => \axi_rdata[28]_i_4_n_0\
    );
\axi_rdata[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[28]\,
      I1 => \slv_reg2_reg_n_0_[28]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[28]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(28),
      O => \axi_rdata[28]_i_5_n_0\
    );
\axi_rdata[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(28),
      I1 => slv_reg6(28),
      I2 => sel0(1),
      I3 => slv_reg5(28),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[28]\,
      O => \axi_rdata[28]_i_6_n_0\
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[29]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[29]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[29]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[29]_i_1_n_0\
    );
\axi_rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(29),
      I1 => slv_reg10(29),
      I2 => sel0(1),
      I3 => slv_reg9(29),
      I4 => sel0(0),
      I5 => slv_reg8(29),
      O => \axi_rdata[29]_i_3_n_0\
    );
\axi_rdata[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg14(29),
      I1 => sel0(1),
      I2 => slv_reg13(29),
      I3 => sel0(0),
      I4 => slv_reg12(29),
      O => \axi_rdata[29]_i_4_n_0\
    );
\axi_rdata[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[29]\,
      I1 => \slv_reg2_reg_n_0_[29]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[29]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(29),
      O => \axi_rdata[29]_i_5_n_0\
    );
\axi_rdata[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(29),
      I1 => slv_reg6(29),
      I2 => sel0(1),
      I3 => slv_reg5(29),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[29]\,
      O => \axi_rdata[29]_i_6_n_0\
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[2]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[2]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[2]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[2]_i_1_n_0\
    );
\axi_rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(2),
      I1 => slv_reg10(2),
      I2 => sel0(1),
      I3 => slv_reg9(2),
      I4 => sel0(0),
      I5 => slv_reg8(2),
      O => \axi_rdata[2]_i_3_n_0\
    );
\axi_rdata[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => slv_reg14(2),
      I1 => sel0(1),
      I2 => slv_reg13(2),
      I3 => sel0(0),
      I4 => slv_reg12(2),
      O => \axi_rdata[2]_i_4_n_0\
    );
\axi_rdata[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[2]\,
      I1 => \^q\(2),
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[2]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(2),
      O => \axi_rdata[2]_i_5_n_0\
    );
\axi_rdata[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(2),
      I1 => slv_reg6(2),
      I2 => sel0(1),
      I3 => slv_reg5(2),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[2]\,
      O => \axi_rdata[2]_i_6_n_0\
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[30]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[30]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[30]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[30]_i_1_n_0\
    );
\axi_rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(30),
      I1 => slv_reg10(30),
      I2 => sel0(1),
      I3 => slv_reg9(30),
      I4 => sel0(0),
      I5 => slv_reg8(30),
      O => \axi_rdata[30]_i_3_n_0\
    );
\axi_rdata[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg14(30),
      I1 => sel0(1),
      I2 => slv_reg13(30),
      I3 => sel0(0),
      I4 => slv_reg12(30),
      O => \axi_rdata[30]_i_4_n_0\
    );
\axi_rdata[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[30]\,
      I1 => \slv_reg2_reg_n_0_[30]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[30]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(30),
      O => \axi_rdata[30]_i_5_n_0\
    );
\axi_rdata[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(30),
      I1 => slv_reg6(30),
      I2 => sel0(1),
      I3 => slv_reg5(30),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[30]\,
      O => \axi_rdata[30]_i_6_n_0\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => s_axi_lite_arvalid,
      I2 => \^s_axi_lite_rvalid\,
      O => slv_reg_rden
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[31]_i_3_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[31]_i_4_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[31]_i_5_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[31]_i_2_n_0\
    );
\axi_rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(31),
      I1 => slv_reg10(31),
      I2 => sel0(1),
      I3 => slv_reg9(31),
      I4 => sel0(0),
      I5 => slv_reg8(31),
      O => \axi_rdata[31]_i_4_n_0\
    );
\axi_rdata[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg14(31),
      I1 => sel0(1),
      I2 => slv_reg13(31),
      I3 => sel0(0),
      I4 => slv_reg12(31),
      O => \axi_rdata[31]_i_5_n_0\
    );
\axi_rdata[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[8]\,
      I1 => \axi_araddr_reg_n_0_[9]\,
      I2 => \axi_araddr_reg_n_0_[6]\,
      I3 => \axi_araddr_reg_n_0_[7]\,
      O => \axi_rdata[31]_i_6_n_0\
    );
\axi_rdata[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[31]\,
      I1 => \slv_reg2_reg_n_0_[31]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[31]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(31),
      O => \axi_rdata[31]_i_7_n_0\
    );
\axi_rdata[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(31),
      I1 => slv_reg6(31),
      I2 => sel0(1),
      I3 => slv_reg5(31),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[31]\,
      O => \axi_rdata[31]_i_8_n_0\
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[3]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[3]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[3]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[3]_i_1_n_0\
    );
\axi_rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(3),
      I1 => slv_reg10(3),
      I2 => sel0(1),
      I3 => slv_reg9(3),
      I4 => sel0(0),
      I5 => slv_reg8(3),
      O => \axi_rdata[3]_i_3_n_0\
    );
\axi_rdata[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg14(3),
      I1 => sel0(1),
      I2 => slv_reg13(3),
      I3 => sel0(0),
      I4 => slv_reg12(3),
      O => \axi_rdata[3]_i_4_n_0\
    );
\axi_rdata[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[3]\,
      I1 => \^q\(3),
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[3]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(3),
      O => \axi_rdata[3]_i_5_n_0\
    );
\axi_rdata[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(3),
      I1 => slv_reg6(3),
      I2 => sel0(1),
      I3 => slv_reg5(3),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[3]\,
      O => \axi_rdata[3]_i_6_n_0\
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[4]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[4]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[4]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[4]_i_1_n_0\
    );
\axi_rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(4),
      I1 => slv_reg10(4),
      I2 => sel0(1),
      I3 => slv_reg9(4),
      I4 => sel0(0),
      I5 => slv_reg8(4),
      O => \axi_rdata[4]_i_3_n_0\
    );
\axi_rdata[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg14(4),
      I1 => sel0(1),
      I2 => slv_reg13(4),
      I3 => sel0(0),
      I4 => slv_reg12(4),
      O => \axi_rdata[4]_i_4_n_0\
    );
\axi_rdata[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[4]\,
      I1 => \slv_reg2_reg_n_0_[4]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[4]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(4),
      O => \axi_rdata[4]_i_5_n_0\
    );
\axi_rdata[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(4),
      I1 => slv_reg6(4),
      I2 => sel0(1),
      I3 => slv_reg5(4),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[4]\,
      O => \axi_rdata[4]_i_6_n_0\
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[5]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[5]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[5]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[5]_i_1_n_0\
    );
\axi_rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(5),
      I1 => slv_reg10(5),
      I2 => sel0(1),
      I3 => slv_reg9(5),
      I4 => sel0(0),
      I5 => slv_reg8(5),
      O => \axi_rdata[5]_i_3_n_0\
    );
\axi_rdata[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg14(5),
      I1 => sel0(1),
      I2 => slv_reg13(5),
      I3 => sel0(0),
      I4 => slv_reg12(5),
      O => \axi_rdata[5]_i_4_n_0\
    );
\axi_rdata[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[5]\,
      I1 => \slv_reg2_reg_n_0_[5]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[5]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(5),
      O => \axi_rdata[5]_i_5_n_0\
    );
\axi_rdata[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(5),
      I1 => slv_reg6(5),
      I2 => sel0(1),
      I3 => slv_reg5(5),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[5]\,
      O => \axi_rdata[5]_i_6_n_0\
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[6]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[6]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[6]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[6]_i_1_n_0\
    );
\axi_rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(6),
      I1 => slv_reg10(6),
      I2 => sel0(1),
      I3 => slv_reg9(6),
      I4 => sel0(0),
      I5 => slv_reg8(6),
      O => \axi_rdata[6]_i_3_n_0\
    );
\axi_rdata[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg14(6),
      I1 => sel0(1),
      I2 => slv_reg13(6),
      I3 => sel0(0),
      I4 => slv_reg12(6),
      O => \axi_rdata[6]_i_4_n_0\
    );
\axi_rdata[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[6]\,
      I1 => \slv_reg2_reg_n_0_[6]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[6]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(6),
      O => \axi_rdata[6]_i_5_n_0\
    );
\axi_rdata[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(6),
      I1 => slv_reg6(6),
      I2 => sel0(1),
      I3 => slv_reg5(6),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[6]\,
      O => \axi_rdata[6]_i_6_n_0\
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[7]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[7]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[7]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[7]_i_1_n_0\
    );
\axi_rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(7),
      I1 => slv_reg10(7),
      I2 => sel0(1),
      I3 => slv_reg9(7),
      I4 => sel0(0),
      I5 => slv_reg8(7),
      O => \axi_rdata[7]_i_3_n_0\
    );
\axi_rdata[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg14(7),
      I1 => sel0(1),
      I2 => slv_reg13(7),
      I3 => sel0(0),
      I4 => slv_reg12(7),
      O => \axi_rdata[7]_i_4_n_0\
    );
\axi_rdata[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[7]\,
      I1 => \slv_reg2_reg_n_0_[7]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[7]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(7),
      O => \axi_rdata[7]_i_5_n_0\
    );
\axi_rdata[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(7),
      I1 => slv_reg6(7),
      I2 => sel0(1),
      I3 => slv_reg5(7),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[7]\,
      O => \axi_rdata[7]_i_6_n_0\
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[8]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[8]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[8]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[8]_i_1_n_0\
    );
\axi_rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(8),
      I1 => slv_reg10(8),
      I2 => sel0(1),
      I3 => slv_reg9(8),
      I4 => sel0(0),
      I5 => slv_reg8(8),
      O => \axi_rdata[8]_i_3_n_0\
    );
\axi_rdata[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg14(8),
      I1 => sel0(1),
      I2 => slv_reg13(8),
      I3 => sel0(0),
      I4 => slv_reg12(8),
      O => \axi_rdata[8]_i_4_n_0\
    );
\axi_rdata[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[8]\,
      I1 => \slv_reg2_reg_n_0_[8]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[8]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(8),
      O => \axi_rdata[8]_i_5_n_0\
    );
\axi_rdata[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(8),
      I1 => slv_reg6(8),
      I2 => sel0(1),
      I3 => slv_reg5(8),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[8]\,
      O => \axi_rdata[8]_i_6_n_0\
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[9]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \axi_rdata[9]_i_3_n_0\,
      I3 => sel0(2),
      I4 => \axi_rdata[9]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[9]_i_1_n_0\
    );
\axi_rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(9),
      I1 => slv_reg10(9),
      I2 => sel0(1),
      I3 => slv_reg9(9),
      I4 => sel0(0),
      I5 => slv_reg8(9),
      O => \axi_rdata[9]_i_3_n_0\
    );
\axi_rdata[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg14(9),
      I1 => sel0(1),
      I2 => slv_reg13(9),
      I3 => sel0(0),
      I4 => slv_reg12(9),
      O => \axi_rdata[9]_i_4_n_0\
    );
\axi_rdata[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[9]\,
      I1 => \slv_reg2_reg_n_0_[9]\,
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[9]\,
      I4 => sel0(0),
      I5 => \^slv_reg0_reg[31]_0\(9),
      O => \axi_rdata[9]_i_5_n_0\
    );
\axi_rdata[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(9),
      I1 => slv_reg6(9),
      I2 => sel0(1),
      I3 => slv_reg5(9),
      I4 => sel0(0),
      I5 => \slv_reg4_reg_n_0_[9]\,
      O => \axi_rdata[9]_i_6_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[0]_i_1_n_0\,
      Q => s_axi_lite_rdata(0),
      R => SR(0)
    );
\axi_rdata_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_5_n_0\,
      I1 => \axi_rdata[0]_i_6_n_0\,
      O => \axi_rdata_reg[0]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[10]_i_1_n_0\,
      Q => s_axi_lite_rdata(10),
      R => SR(0)
    );
\axi_rdata_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_5_n_0\,
      I1 => \axi_rdata[10]_i_6_n_0\,
      O => \axi_rdata_reg[10]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[11]_i_1_n_0\,
      Q => s_axi_lite_rdata(11),
      R => SR(0)
    );
\axi_rdata_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_5_n_0\,
      I1 => \axi_rdata[11]_i_6_n_0\,
      O => \axi_rdata_reg[11]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[12]_i_1_n_0\,
      Q => s_axi_lite_rdata(12),
      R => SR(0)
    );
\axi_rdata_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_5_n_0\,
      I1 => \axi_rdata[12]_i_6_n_0\,
      O => \axi_rdata_reg[12]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[13]_i_1_n_0\,
      Q => s_axi_lite_rdata(13),
      R => SR(0)
    );
\axi_rdata_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_5_n_0\,
      I1 => \axi_rdata[13]_i_6_n_0\,
      O => \axi_rdata_reg[13]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[14]_i_1_n_0\,
      Q => s_axi_lite_rdata(14),
      R => SR(0)
    );
\axi_rdata_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_5_n_0\,
      I1 => \axi_rdata[14]_i_6_n_0\,
      O => \axi_rdata_reg[14]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[15]_i_1_n_0\,
      Q => s_axi_lite_rdata(15),
      R => SR(0)
    );
\axi_rdata_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_5_n_0\,
      I1 => \axi_rdata[15]_i_6_n_0\,
      O => \axi_rdata_reg[15]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[16]_i_1_n_0\,
      Q => s_axi_lite_rdata(16),
      R => SR(0)
    );
\axi_rdata_reg[16]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_5_n_0\,
      I1 => \axi_rdata[16]_i_6_n_0\,
      O => \axi_rdata_reg[16]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[17]_i_1_n_0\,
      Q => s_axi_lite_rdata(17),
      R => SR(0)
    );
\axi_rdata_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[17]_i_5_n_0\,
      I1 => \axi_rdata[17]_i_6_n_0\,
      O => \axi_rdata_reg[17]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[18]_i_1_n_0\,
      Q => s_axi_lite_rdata(18),
      R => SR(0)
    );
\axi_rdata_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[18]_i_5_n_0\,
      I1 => \axi_rdata[18]_i_6_n_0\,
      O => \axi_rdata_reg[18]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[19]_i_1_n_0\,
      Q => s_axi_lite_rdata(19),
      R => SR(0)
    );
\axi_rdata_reg[19]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[19]_i_5_n_0\,
      I1 => \axi_rdata[19]_i_6_n_0\,
      O => \axi_rdata_reg[19]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[1]_i_1_n_0\,
      Q => s_axi_lite_rdata(1),
      R => SR(0)
    );
\axi_rdata_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_5_n_0\,
      I1 => \axi_rdata[1]_i_6_n_0\,
      O => \axi_rdata_reg[1]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[20]_i_1_n_0\,
      Q => s_axi_lite_rdata(20),
      R => SR(0)
    );
\axi_rdata_reg[20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[20]_i_5_n_0\,
      I1 => \axi_rdata[20]_i_6_n_0\,
      O => \axi_rdata_reg[20]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[21]_i_1_n_0\,
      Q => s_axi_lite_rdata(21),
      R => SR(0)
    );
\axi_rdata_reg[21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[21]_i_5_n_0\,
      I1 => \axi_rdata[21]_i_6_n_0\,
      O => \axi_rdata_reg[21]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[22]_i_1_n_0\,
      Q => s_axi_lite_rdata(22),
      R => SR(0)
    );
\axi_rdata_reg[22]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[22]_i_5_n_0\,
      I1 => \axi_rdata[22]_i_6_n_0\,
      O => \axi_rdata_reg[22]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[23]_i_1_n_0\,
      Q => s_axi_lite_rdata(23),
      R => SR(0)
    );
\axi_rdata_reg[23]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[23]_i_5_n_0\,
      I1 => \axi_rdata[23]_i_6_n_0\,
      O => \axi_rdata_reg[23]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[24]_i_1_n_0\,
      Q => s_axi_lite_rdata(24),
      R => SR(0)
    );
\axi_rdata_reg[24]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[24]_i_5_n_0\,
      I1 => \axi_rdata[24]_i_6_n_0\,
      O => \axi_rdata_reg[24]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[25]_i_1_n_0\,
      Q => s_axi_lite_rdata(25),
      R => SR(0)
    );
\axi_rdata_reg[25]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[25]_i_5_n_0\,
      I1 => \axi_rdata[25]_i_6_n_0\,
      O => \axi_rdata_reg[25]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[26]_i_1_n_0\,
      Q => s_axi_lite_rdata(26),
      R => SR(0)
    );
\axi_rdata_reg[26]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[26]_i_5_n_0\,
      I1 => \axi_rdata[26]_i_6_n_0\,
      O => \axi_rdata_reg[26]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[27]_i_1_n_0\,
      Q => s_axi_lite_rdata(27),
      R => SR(0)
    );
\axi_rdata_reg[27]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[27]_i_5_n_0\,
      I1 => \axi_rdata[27]_i_6_n_0\,
      O => \axi_rdata_reg[27]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[28]_i_1_n_0\,
      Q => s_axi_lite_rdata(28),
      R => SR(0)
    );
\axi_rdata_reg[28]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[28]_i_5_n_0\,
      I1 => \axi_rdata[28]_i_6_n_0\,
      O => \axi_rdata_reg[28]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[29]_i_1_n_0\,
      Q => s_axi_lite_rdata(29),
      R => SR(0)
    );
\axi_rdata_reg[29]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[29]_i_5_n_0\,
      I1 => \axi_rdata[29]_i_6_n_0\,
      O => \axi_rdata_reg[29]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[2]_i_1_n_0\,
      Q => s_axi_lite_rdata(2),
      R => SR(0)
    );
\axi_rdata_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_5_n_0\,
      I1 => \axi_rdata[2]_i_6_n_0\,
      O => \axi_rdata_reg[2]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[30]_i_1_n_0\,
      Q => s_axi_lite_rdata(30),
      R => SR(0)
    );
\axi_rdata_reg[30]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[30]_i_5_n_0\,
      I1 => \axi_rdata[30]_i_6_n_0\,
      O => \axi_rdata_reg[30]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[31]_i_2_n_0\,
      Q => s_axi_lite_rdata(31),
      R => SR(0)
    );
\axi_rdata_reg[31]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[31]_i_7_n_0\,
      I1 => \axi_rdata[31]_i_8_n_0\,
      O => \axi_rdata_reg[31]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[3]_i_1_n_0\,
      Q => s_axi_lite_rdata(3),
      R => SR(0)
    );
\axi_rdata_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_5_n_0\,
      I1 => \axi_rdata[3]_i_6_n_0\,
      O => \axi_rdata_reg[3]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[4]_i_1_n_0\,
      Q => s_axi_lite_rdata(4),
      R => SR(0)
    );
\axi_rdata_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_5_n_0\,
      I1 => \axi_rdata[4]_i_6_n_0\,
      O => \axi_rdata_reg[4]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[5]_i_1_n_0\,
      Q => s_axi_lite_rdata(5),
      R => SR(0)
    );
\axi_rdata_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_5_n_0\,
      I1 => \axi_rdata[5]_i_6_n_0\,
      O => \axi_rdata_reg[5]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[6]_i_1_n_0\,
      Q => s_axi_lite_rdata(6),
      R => SR(0)
    );
\axi_rdata_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_5_n_0\,
      I1 => \axi_rdata[6]_i_6_n_0\,
      O => \axi_rdata_reg[6]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[7]_i_1_n_0\,
      Q => s_axi_lite_rdata(7),
      R => SR(0)
    );
\axi_rdata_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_5_n_0\,
      I1 => \axi_rdata[7]_i_6_n_0\,
      O => \axi_rdata_reg[7]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[8]_i_1_n_0\,
      Q => s_axi_lite_rdata(8),
      R => SR(0)
    );
\axi_rdata_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_5_n_0\,
      I1 => \axi_rdata[8]_i_6_n_0\,
      O => \axi_rdata_reg[8]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => slv_reg_rden,
      D => \axi_rdata[9]_i_1_n_0\,
      Q => s_axi_lite_rdata(9),
      R => SR(0)
    );
\axi_rdata_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_5_n_0\,
      I1 => \axi_rdata[9]_i_6_n_0\,
      O => \axi_rdata_reg[9]_i_2_n_0\,
      S => sel0(2)
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => axi_rvalid_reg_0,
      Q => \^s_axi_lite_rvalid\,
      R => SR(0)
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^aw_en_reg_0\,
      I1 => s_axi_lite_wvalid,
      I2 => s_axi_lite_awvalid,
      I3 => \^axi_wready_reg_0\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => axi_wready0,
      Q => \^axi_wready_reg_0\,
      R => SR(0)
    );
cache_access_q_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \pending_q_reg[0]\,
      I4 => \pending_q_reg[0]_0\,
      O => \slv_reg2_reg[2]_1\
    );
\count_q[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \pending_q_reg[0]\,
      I4 => \count_q_reg[1]\,
      O => \slv_reg2_reg[2]_0\
    );
mem_flush_m_q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => mem_flush_m_q_reg,
      O => in7
    );
mem_inval_m_q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => mem_flush_m_q_reg,
      O => in8
    );
\pending_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999999999999999A"
    )
        port map (
      I0 => mem_ack_o,
      I1 => \pending_q_reg[0]_0\,
      I2 => \pending_q_reg[0]\,
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => E(0)
    );
\pending_q[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555554"
    )
        port map (
      I0 => \pending_q_reg[0]_0\,
      I1 => \pending_q_reg[0]\,
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => mem_ack_o,
      O => \mem_wr_reg[0]\
    );
\ram_q[1][69]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \ram_q_reg[1][69]\,
      O => D(0)
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => s_axi_lite_wstrb(1),
      I3 => \slv_reg0[31]_i_4_n_0\,
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_1_in(15)
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => s_axi_lite_wstrb(2),
      I3 => \slv_reg0[31]_i_4_n_0\,
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_1_in(23)
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => s_axi_lite_wstrb(3),
      I3 => \slv_reg0[31]_i_4_n_0\,
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_1_in(31)
    );
\slv_reg0[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_lite_awvalid,
      I1 => \^axi_awready_reg_0\,
      I2 => \^axi_wready_reg_0\,
      I3 => s_axi_lite_wvalid,
      O => slv_reg_wren
    );
\slv_reg0[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[8]\,
      I1 => \axi_awaddr_reg_n_0_[9]\,
      I2 => p_0_in0,
      I3 => \axi_awaddr_reg_n_0_[7]\,
      O => p_0_in1_in
    );
\slv_reg0[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      O => \slv_reg0[31]_i_4_n_0\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => s_axi_lite_wstrb(0),
      I3 => \slv_reg0[31]_i_4_n_0\,
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => p_1_in(7)
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(7),
      D => s_axi_lite_wdata(0),
      Q => \^slv_reg0_reg[31]_0\(0),
      R => SR(0)
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(15),
      D => s_axi_lite_wdata(10),
      Q => \^slv_reg0_reg[31]_0\(10),
      R => SR(0)
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(15),
      D => s_axi_lite_wdata(11),
      Q => \^slv_reg0_reg[31]_0\(11),
      R => SR(0)
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(15),
      D => s_axi_lite_wdata(12),
      Q => \^slv_reg0_reg[31]_0\(12),
      R => SR(0)
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(15),
      D => s_axi_lite_wdata(13),
      Q => \^slv_reg0_reg[31]_0\(13),
      R => SR(0)
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(15),
      D => s_axi_lite_wdata(14),
      Q => \^slv_reg0_reg[31]_0\(14),
      R => SR(0)
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(15),
      D => s_axi_lite_wdata(15),
      Q => \^slv_reg0_reg[31]_0\(15),
      R => SR(0)
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(23),
      D => s_axi_lite_wdata(16),
      Q => \^slv_reg0_reg[31]_0\(16),
      R => SR(0)
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(23),
      D => s_axi_lite_wdata(17),
      Q => \^slv_reg0_reg[31]_0\(17),
      R => SR(0)
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(23),
      D => s_axi_lite_wdata(18),
      Q => \^slv_reg0_reg[31]_0\(18),
      R => SR(0)
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(23),
      D => s_axi_lite_wdata(19),
      Q => \^slv_reg0_reg[31]_0\(19),
      R => SR(0)
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(7),
      D => s_axi_lite_wdata(1),
      Q => \^slv_reg0_reg[31]_0\(1),
      R => SR(0)
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(23),
      D => s_axi_lite_wdata(20),
      Q => \^slv_reg0_reg[31]_0\(20),
      R => SR(0)
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(23),
      D => s_axi_lite_wdata(21),
      Q => \^slv_reg0_reg[31]_0\(21),
      R => SR(0)
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(23),
      D => s_axi_lite_wdata(22),
      Q => \^slv_reg0_reg[31]_0\(22),
      R => SR(0)
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(23),
      D => s_axi_lite_wdata(23),
      Q => \^slv_reg0_reg[31]_0\(23),
      R => SR(0)
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(31),
      D => s_axi_lite_wdata(24),
      Q => \^slv_reg0_reg[31]_0\(24),
      R => SR(0)
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(31),
      D => s_axi_lite_wdata(25),
      Q => \^slv_reg0_reg[31]_0\(25),
      R => SR(0)
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(31),
      D => s_axi_lite_wdata(26),
      Q => \^slv_reg0_reg[31]_0\(26),
      R => SR(0)
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(31),
      D => s_axi_lite_wdata(27),
      Q => \^slv_reg0_reg[31]_0\(27),
      R => SR(0)
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(31),
      D => s_axi_lite_wdata(28),
      Q => \^slv_reg0_reg[31]_0\(28),
      R => SR(0)
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(31),
      D => s_axi_lite_wdata(29),
      Q => \^slv_reg0_reg[31]_0\(29),
      R => SR(0)
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(7),
      D => s_axi_lite_wdata(2),
      Q => \^slv_reg0_reg[31]_0\(2),
      R => SR(0)
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(31),
      D => s_axi_lite_wdata(30),
      Q => \^slv_reg0_reg[31]_0\(30),
      R => SR(0)
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(31),
      D => s_axi_lite_wdata(31),
      Q => \^slv_reg0_reg[31]_0\(31),
      R => SR(0)
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(7),
      D => s_axi_lite_wdata(3),
      Q => \^slv_reg0_reg[31]_0\(3),
      R => SR(0)
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(7),
      D => s_axi_lite_wdata(4),
      Q => \^slv_reg0_reg[31]_0\(4),
      R => SR(0)
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(7),
      D => s_axi_lite_wdata(5),
      Q => \^slv_reg0_reg[31]_0\(5),
      R => SR(0)
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(7),
      D => s_axi_lite_wdata(6),
      Q => \^slv_reg0_reg[31]_0\(6),
      R => SR(0)
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(7),
      D => s_axi_lite_wdata(7),
      Q => \^slv_reg0_reg[31]_0\(7),
      R => SR(0)
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(15),
      D => s_axi_lite_wdata(8),
      Q => \^slv_reg0_reg[31]_0\(8),
      R => SR(0)
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_1_in(15),
      D => s_axi_lite_wdata(9),
      Q => \^slv_reg0_reg[31]_0\(9),
      R => SR(0)
    );
\slv_reg10[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(2),
      I3 => \slv_reg6[31]_i_2_n_0\,
      I4 => s_axi_lite_wstrb(1),
      I5 => p_0_in(3),
      O => \slv_reg10[15]_i_1_n_0\
    );
\slv_reg10[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(2),
      I3 => \slv_reg6[31]_i_2_n_0\,
      I4 => s_axi_lite_wstrb(2),
      I5 => p_0_in(3),
      O => \slv_reg10[23]_i_1_n_0\
    );
\slv_reg10[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(2),
      I3 => \slv_reg6[31]_i_2_n_0\,
      I4 => s_axi_lite_wstrb(3),
      I5 => p_0_in(3),
      O => \slv_reg10[31]_i_1_n_0\
    );
\slv_reg10[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(2),
      I3 => \slv_reg6[31]_i_2_n_0\,
      I4 => s_axi_lite_wstrb(0),
      I5 => p_0_in(3),
      O => \slv_reg10[7]_i_1_n_0\
    );
\slv_reg10_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s_axi_lite_wdata(0),
      Q => slv_reg10(0),
      R => SR(0)
    );
\slv_reg10_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s_axi_lite_wdata(10),
      Q => slv_reg10(10),
      R => SR(0)
    );
\slv_reg10_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s_axi_lite_wdata(11),
      Q => slv_reg10(11),
      R => SR(0)
    );
\slv_reg10_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s_axi_lite_wdata(12),
      Q => slv_reg10(12),
      R => SR(0)
    );
\slv_reg10_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s_axi_lite_wdata(13),
      Q => slv_reg10(13),
      R => SR(0)
    );
\slv_reg10_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s_axi_lite_wdata(14),
      Q => slv_reg10(14),
      R => SR(0)
    );
\slv_reg10_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s_axi_lite_wdata(15),
      Q => slv_reg10(15),
      R => SR(0)
    );
\slv_reg10_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s_axi_lite_wdata(16),
      Q => slv_reg10(16),
      R => SR(0)
    );
\slv_reg10_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s_axi_lite_wdata(17),
      Q => slv_reg10(17),
      R => SR(0)
    );
\slv_reg10_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s_axi_lite_wdata(18),
      Q => slv_reg10(18),
      R => SR(0)
    );
\slv_reg10_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s_axi_lite_wdata(19),
      Q => slv_reg10(19),
      R => SR(0)
    );
\slv_reg10_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s_axi_lite_wdata(1),
      Q => slv_reg10(1),
      R => SR(0)
    );
\slv_reg10_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s_axi_lite_wdata(20),
      Q => slv_reg10(20),
      R => SR(0)
    );
\slv_reg10_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s_axi_lite_wdata(21),
      Q => slv_reg10(21),
      R => SR(0)
    );
\slv_reg10_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s_axi_lite_wdata(22),
      Q => slv_reg10(22),
      R => SR(0)
    );
\slv_reg10_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s_axi_lite_wdata(23),
      Q => slv_reg10(23),
      R => SR(0)
    );
\slv_reg10_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s_axi_lite_wdata(24),
      Q => slv_reg10(24),
      R => SR(0)
    );
\slv_reg10_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s_axi_lite_wdata(25),
      Q => slv_reg10(25),
      R => SR(0)
    );
\slv_reg10_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s_axi_lite_wdata(26),
      Q => slv_reg10(26),
      R => SR(0)
    );
\slv_reg10_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s_axi_lite_wdata(27),
      Q => slv_reg10(27),
      R => SR(0)
    );
\slv_reg10_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s_axi_lite_wdata(28),
      Q => slv_reg10(28),
      R => SR(0)
    );
\slv_reg10_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s_axi_lite_wdata(29),
      Q => slv_reg10(29),
      R => SR(0)
    );
\slv_reg10_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s_axi_lite_wdata(2),
      Q => slv_reg10(2),
      R => SR(0)
    );
\slv_reg10_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s_axi_lite_wdata(30),
      Q => slv_reg10(30),
      R => SR(0)
    );
\slv_reg10_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s_axi_lite_wdata(31),
      Q => slv_reg10(31),
      R => SR(0)
    );
\slv_reg10_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s_axi_lite_wdata(3),
      Q => slv_reg10(3),
      R => SR(0)
    );
\slv_reg10_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s_axi_lite_wdata(4),
      Q => slv_reg10(4),
      R => SR(0)
    );
\slv_reg10_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s_axi_lite_wdata(5),
      Q => slv_reg10(5),
      R => SR(0)
    );
\slv_reg10_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s_axi_lite_wdata(6),
      Q => slv_reg10(6),
      R => SR(0)
    );
\slv_reg10_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s_axi_lite_wdata(7),
      Q => slv_reg10(7),
      R => SR(0)
    );
\slv_reg10_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s_axi_lite_wdata(8),
      Q => slv_reg10(8),
      R => SR(0)
    );
\slv_reg10_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s_axi_lite_wdata(9),
      Q => slv_reg10(9),
      R => SR(0)
    );
\slv_reg11[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(2),
      I3 => \slv_reg7[31]_i_2_n_0\,
      I4 => p_0_in(3),
      I5 => s_axi_lite_wstrb(1),
      O => \slv_reg11[15]_i_1_n_0\
    );
\slv_reg11[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(2),
      I3 => \slv_reg7[31]_i_2_n_0\,
      I4 => p_0_in(3),
      I5 => s_axi_lite_wstrb(2),
      O => \slv_reg11[23]_i_1_n_0\
    );
\slv_reg11[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(2),
      I3 => \slv_reg7[31]_i_2_n_0\,
      I4 => p_0_in(3),
      I5 => s_axi_lite_wstrb(3),
      O => \slv_reg11[31]_i_1_n_0\
    );
\slv_reg11[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(2),
      I3 => \slv_reg7[31]_i_2_n_0\,
      I4 => p_0_in(3),
      I5 => s_axi_lite_wstrb(0),
      O => \slv_reg11[7]_i_1_n_0\
    );
\slv_reg11_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s_axi_lite_wdata(0),
      Q => slv_reg11(0),
      R => SR(0)
    );
\slv_reg11_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s_axi_lite_wdata(10),
      Q => slv_reg11(10),
      R => SR(0)
    );
\slv_reg11_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s_axi_lite_wdata(11),
      Q => slv_reg11(11),
      R => SR(0)
    );
\slv_reg11_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s_axi_lite_wdata(12),
      Q => slv_reg11(12),
      R => SR(0)
    );
\slv_reg11_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s_axi_lite_wdata(13),
      Q => slv_reg11(13),
      R => SR(0)
    );
\slv_reg11_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s_axi_lite_wdata(14),
      Q => slv_reg11(14),
      R => SR(0)
    );
\slv_reg11_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s_axi_lite_wdata(15),
      Q => slv_reg11(15),
      R => SR(0)
    );
\slv_reg11_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s_axi_lite_wdata(16),
      Q => slv_reg11(16),
      R => SR(0)
    );
\slv_reg11_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s_axi_lite_wdata(17),
      Q => slv_reg11(17),
      R => SR(0)
    );
\slv_reg11_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s_axi_lite_wdata(18),
      Q => slv_reg11(18),
      R => SR(0)
    );
\slv_reg11_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s_axi_lite_wdata(19),
      Q => slv_reg11(19),
      R => SR(0)
    );
\slv_reg11_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s_axi_lite_wdata(1),
      Q => slv_reg11(1),
      R => SR(0)
    );
\slv_reg11_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s_axi_lite_wdata(20),
      Q => slv_reg11(20),
      R => SR(0)
    );
\slv_reg11_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s_axi_lite_wdata(21),
      Q => slv_reg11(21),
      R => SR(0)
    );
\slv_reg11_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s_axi_lite_wdata(22),
      Q => slv_reg11(22),
      R => SR(0)
    );
\slv_reg11_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s_axi_lite_wdata(23),
      Q => slv_reg11(23),
      R => SR(0)
    );
\slv_reg11_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s_axi_lite_wdata(24),
      Q => slv_reg11(24),
      R => SR(0)
    );
\slv_reg11_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s_axi_lite_wdata(25),
      Q => slv_reg11(25),
      R => SR(0)
    );
\slv_reg11_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s_axi_lite_wdata(26),
      Q => slv_reg11(26),
      R => SR(0)
    );
\slv_reg11_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s_axi_lite_wdata(27),
      Q => slv_reg11(27),
      R => SR(0)
    );
\slv_reg11_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s_axi_lite_wdata(28),
      Q => slv_reg11(28),
      R => SR(0)
    );
\slv_reg11_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s_axi_lite_wdata(29),
      Q => slv_reg11(29),
      R => SR(0)
    );
\slv_reg11_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s_axi_lite_wdata(2),
      Q => slv_reg11(2),
      R => SR(0)
    );
\slv_reg11_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s_axi_lite_wdata(30),
      Q => slv_reg11(30),
      R => SR(0)
    );
\slv_reg11_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s_axi_lite_wdata(31),
      Q => slv_reg11(31),
      R => SR(0)
    );
\slv_reg11_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s_axi_lite_wdata(3),
      Q => slv_reg11(3),
      R => SR(0)
    );
\slv_reg11_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s_axi_lite_wdata(4),
      Q => slv_reg11(4),
      R => SR(0)
    );
\slv_reg11_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s_axi_lite_wdata(5),
      Q => slv_reg11(5),
      R => SR(0)
    );
\slv_reg11_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s_axi_lite_wdata(6),
      Q => slv_reg11(6),
      R => SR(0)
    );
\slv_reg11_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s_axi_lite_wdata(7),
      Q => slv_reg11(7),
      R => SR(0)
    );
\slv_reg11_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s_axi_lite_wdata(8),
      Q => slv_reg11(8),
      R => SR(0)
    );
\slv_reg11_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s_axi_lite_wdata(9),
      Q => slv_reg11(9),
      R => SR(0)
    );
\slv_reg12[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(1),
      I3 => \slv_reg12[31]_i_2_n_0\,
      I4 => s_axi_lite_wstrb(1),
      I5 => p_0_in(3),
      O => \slv_reg12[15]_i_1_n_0\
    );
\slv_reg12[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(1),
      I3 => \slv_reg12[31]_i_2_n_0\,
      I4 => s_axi_lite_wstrb(2),
      I5 => p_0_in(3),
      O => \slv_reg12[23]_i_1_n_0\
    );
\slv_reg12[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(1),
      I3 => \slv_reg12[31]_i_2_n_0\,
      I4 => s_axi_lite_wstrb(3),
      I5 => p_0_in(3),
      O => \slv_reg12[31]_i_1_n_0\
    );
\slv_reg12[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(2),
      O => \slv_reg12[31]_i_2_n_0\
    );
\slv_reg12[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(1),
      I3 => \slv_reg12[31]_i_2_n_0\,
      I4 => s_axi_lite_wstrb(0),
      I5 => p_0_in(3),
      O => \slv_reg12[7]_i_1_n_0\
    );
\slv_reg12_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s_axi_lite_wdata(0),
      Q => slv_reg12(0),
      R => SR(0)
    );
\slv_reg12_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s_axi_lite_wdata(10),
      Q => slv_reg12(10),
      R => SR(0)
    );
\slv_reg12_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s_axi_lite_wdata(11),
      Q => slv_reg12(11),
      R => SR(0)
    );
\slv_reg12_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s_axi_lite_wdata(12),
      Q => slv_reg12(12),
      R => SR(0)
    );
\slv_reg12_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s_axi_lite_wdata(13),
      Q => slv_reg12(13),
      R => SR(0)
    );
\slv_reg12_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s_axi_lite_wdata(14),
      Q => slv_reg12(14),
      R => SR(0)
    );
\slv_reg12_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s_axi_lite_wdata(15),
      Q => slv_reg12(15),
      R => SR(0)
    );
\slv_reg12_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s_axi_lite_wdata(16),
      Q => slv_reg12(16),
      R => SR(0)
    );
\slv_reg12_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s_axi_lite_wdata(17),
      Q => slv_reg12(17),
      R => SR(0)
    );
\slv_reg12_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s_axi_lite_wdata(18),
      Q => slv_reg12(18),
      R => SR(0)
    );
\slv_reg12_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s_axi_lite_wdata(19),
      Q => slv_reg12(19),
      R => SR(0)
    );
\slv_reg12_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s_axi_lite_wdata(1),
      Q => slv_reg12(1),
      R => SR(0)
    );
\slv_reg12_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s_axi_lite_wdata(20),
      Q => slv_reg12(20),
      R => SR(0)
    );
\slv_reg12_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s_axi_lite_wdata(21),
      Q => slv_reg12(21),
      R => SR(0)
    );
\slv_reg12_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s_axi_lite_wdata(22),
      Q => slv_reg12(22),
      R => SR(0)
    );
\slv_reg12_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s_axi_lite_wdata(23),
      Q => slv_reg12(23),
      R => SR(0)
    );
\slv_reg12_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s_axi_lite_wdata(24),
      Q => slv_reg12(24),
      R => SR(0)
    );
\slv_reg12_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s_axi_lite_wdata(25),
      Q => slv_reg12(25),
      R => SR(0)
    );
\slv_reg12_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s_axi_lite_wdata(26),
      Q => slv_reg12(26),
      R => SR(0)
    );
\slv_reg12_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s_axi_lite_wdata(27),
      Q => slv_reg12(27),
      R => SR(0)
    );
\slv_reg12_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s_axi_lite_wdata(28),
      Q => slv_reg12(28),
      R => SR(0)
    );
\slv_reg12_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s_axi_lite_wdata(29),
      Q => slv_reg12(29),
      R => SR(0)
    );
\slv_reg12_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s_axi_lite_wdata(2),
      Q => slv_reg12(2),
      R => SR(0)
    );
\slv_reg12_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s_axi_lite_wdata(30),
      Q => slv_reg12(30),
      R => SR(0)
    );
\slv_reg12_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s_axi_lite_wdata(31),
      Q => slv_reg12(31),
      R => SR(0)
    );
\slv_reg12_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s_axi_lite_wdata(3),
      Q => slv_reg12(3),
      R => SR(0)
    );
\slv_reg12_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s_axi_lite_wdata(4),
      Q => slv_reg12(4),
      R => SR(0)
    );
\slv_reg12_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s_axi_lite_wdata(5),
      Q => slv_reg12(5),
      R => SR(0)
    );
\slv_reg12_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s_axi_lite_wdata(6),
      Q => slv_reg12(6),
      R => SR(0)
    );
\slv_reg12_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s_axi_lite_wdata(7),
      Q => slv_reg12(7),
      R => SR(0)
    );
\slv_reg12_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s_axi_lite_wdata(8),
      Q => slv_reg12(8),
      R => SR(0)
    );
\slv_reg12_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s_axi_lite_wdata(9),
      Q => slv_reg12(9),
      R => SR(0)
    );
\slv_reg13[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(1),
      I3 => s_axi_lite_wstrb(1),
      I4 => p_0_in(0),
      I5 => \slv_reg13[31]_i_2_n_0\,
      O => \slv_reg13[15]_i_1_n_0\
    );
\slv_reg13[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(1),
      I3 => s_axi_lite_wstrb(2),
      I4 => p_0_in(0),
      I5 => \slv_reg13[31]_i_2_n_0\,
      O => \slv_reg13[23]_i_1_n_0\
    );
\slv_reg13[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(1),
      I3 => s_axi_lite_wstrb(3),
      I4 => p_0_in(0),
      I5 => \slv_reg13[31]_i_2_n_0\,
      O => \slv_reg13[31]_i_1_n_0\
    );
\slv_reg13[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(2),
      O => \slv_reg13[31]_i_2_n_0\
    );
\slv_reg13[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(1),
      I3 => s_axi_lite_wstrb(0),
      I4 => p_0_in(0),
      I5 => \slv_reg13[31]_i_2_n_0\,
      O => \slv_reg13[7]_i_1_n_0\
    );
\slv_reg13_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s_axi_lite_wdata(0),
      Q => slv_reg13(0),
      R => SR(0)
    );
\slv_reg13_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s_axi_lite_wdata(10),
      Q => slv_reg13(10),
      R => SR(0)
    );
\slv_reg13_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s_axi_lite_wdata(11),
      Q => slv_reg13(11),
      R => SR(0)
    );
\slv_reg13_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s_axi_lite_wdata(12),
      Q => slv_reg13(12),
      R => SR(0)
    );
\slv_reg13_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s_axi_lite_wdata(13),
      Q => slv_reg13(13),
      R => SR(0)
    );
\slv_reg13_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s_axi_lite_wdata(14),
      Q => slv_reg13(14),
      R => SR(0)
    );
\slv_reg13_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s_axi_lite_wdata(15),
      Q => slv_reg13(15),
      R => SR(0)
    );
\slv_reg13_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s_axi_lite_wdata(16),
      Q => slv_reg13(16),
      R => SR(0)
    );
\slv_reg13_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s_axi_lite_wdata(17),
      Q => slv_reg13(17),
      R => SR(0)
    );
\slv_reg13_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s_axi_lite_wdata(18),
      Q => slv_reg13(18),
      R => SR(0)
    );
\slv_reg13_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s_axi_lite_wdata(19),
      Q => slv_reg13(19),
      R => SR(0)
    );
\slv_reg13_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s_axi_lite_wdata(1),
      Q => slv_reg13(1),
      R => SR(0)
    );
\slv_reg13_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s_axi_lite_wdata(20),
      Q => slv_reg13(20),
      R => SR(0)
    );
\slv_reg13_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s_axi_lite_wdata(21),
      Q => slv_reg13(21),
      R => SR(0)
    );
\slv_reg13_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s_axi_lite_wdata(22),
      Q => slv_reg13(22),
      R => SR(0)
    );
\slv_reg13_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s_axi_lite_wdata(23),
      Q => slv_reg13(23),
      R => SR(0)
    );
\slv_reg13_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s_axi_lite_wdata(24),
      Q => slv_reg13(24),
      R => SR(0)
    );
\slv_reg13_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s_axi_lite_wdata(25),
      Q => slv_reg13(25),
      R => SR(0)
    );
\slv_reg13_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s_axi_lite_wdata(26),
      Q => slv_reg13(26),
      R => SR(0)
    );
\slv_reg13_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s_axi_lite_wdata(27),
      Q => slv_reg13(27),
      R => SR(0)
    );
\slv_reg13_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s_axi_lite_wdata(28),
      Q => slv_reg13(28),
      R => SR(0)
    );
\slv_reg13_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s_axi_lite_wdata(29),
      Q => slv_reg13(29),
      R => SR(0)
    );
\slv_reg13_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s_axi_lite_wdata(2),
      Q => slv_reg13(2),
      R => SR(0)
    );
\slv_reg13_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s_axi_lite_wdata(30),
      Q => slv_reg13(30),
      R => SR(0)
    );
\slv_reg13_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s_axi_lite_wdata(31),
      Q => slv_reg13(31),
      R => SR(0)
    );
\slv_reg13_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s_axi_lite_wdata(3),
      Q => slv_reg13(3),
      R => SR(0)
    );
\slv_reg13_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s_axi_lite_wdata(4),
      Q => slv_reg13(4),
      R => SR(0)
    );
\slv_reg13_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s_axi_lite_wdata(5),
      Q => slv_reg13(5),
      R => SR(0)
    );
\slv_reg13_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s_axi_lite_wdata(6),
      Q => slv_reg13(6),
      R => SR(0)
    );
\slv_reg13_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s_axi_lite_wdata(7),
      Q => slv_reg13(7),
      R => SR(0)
    );
\slv_reg13_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s_axi_lite_wdata(8),
      Q => slv_reg13(8),
      R => SR(0)
    );
\slv_reg13_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s_axi_lite_wdata(9),
      Q => slv_reg13(9),
      R => SR(0)
    );
\slv_reg14[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => s_axi_lite_wstrb(1),
      I5 => \slv_reg13[31]_i_2_n_0\,
      O => \slv_reg14[15]_i_1_n_0\
    );
\slv_reg14[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => s_axi_lite_wstrb(2),
      I5 => \slv_reg13[31]_i_2_n_0\,
      O => \slv_reg14[23]_i_1_n_0\
    );
\slv_reg14[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => s_axi_lite_wstrb(3),
      I5 => \slv_reg13[31]_i_2_n_0\,
      O => \slv_reg14[31]_i_1_n_0\
    );
\slv_reg14[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => s_axi_lite_wstrb(0),
      I5 => \slv_reg13[31]_i_2_n_0\,
      O => \slv_reg14[7]_i_1_n_0\
    );
\slv_reg14_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s_axi_lite_wdata(0),
      Q => slv_reg14(0),
      R => SR(0)
    );
\slv_reg14_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s_axi_lite_wdata(10),
      Q => slv_reg14(10),
      R => SR(0)
    );
\slv_reg14_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s_axi_lite_wdata(11),
      Q => slv_reg14(11),
      R => SR(0)
    );
\slv_reg14_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s_axi_lite_wdata(12),
      Q => slv_reg14(12),
      R => SR(0)
    );
\slv_reg14_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s_axi_lite_wdata(13),
      Q => slv_reg14(13),
      R => SR(0)
    );
\slv_reg14_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s_axi_lite_wdata(14),
      Q => slv_reg14(14),
      R => SR(0)
    );
\slv_reg14_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s_axi_lite_wdata(15),
      Q => slv_reg14(15),
      R => SR(0)
    );
\slv_reg14_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s_axi_lite_wdata(16),
      Q => slv_reg14(16),
      R => SR(0)
    );
\slv_reg14_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s_axi_lite_wdata(17),
      Q => slv_reg14(17),
      R => SR(0)
    );
\slv_reg14_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s_axi_lite_wdata(18),
      Q => slv_reg14(18),
      R => SR(0)
    );
\slv_reg14_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s_axi_lite_wdata(19),
      Q => slv_reg14(19),
      R => SR(0)
    );
\slv_reg14_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s_axi_lite_wdata(1),
      Q => slv_reg14(1),
      R => SR(0)
    );
\slv_reg14_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s_axi_lite_wdata(20),
      Q => slv_reg14(20),
      R => SR(0)
    );
\slv_reg14_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s_axi_lite_wdata(21),
      Q => slv_reg14(21),
      R => SR(0)
    );
\slv_reg14_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s_axi_lite_wdata(22),
      Q => slv_reg14(22),
      R => SR(0)
    );
\slv_reg14_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s_axi_lite_wdata(23),
      Q => slv_reg14(23),
      R => SR(0)
    );
\slv_reg14_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s_axi_lite_wdata(24),
      Q => slv_reg14(24),
      R => SR(0)
    );
\slv_reg14_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s_axi_lite_wdata(25),
      Q => slv_reg14(25),
      R => SR(0)
    );
\slv_reg14_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s_axi_lite_wdata(26),
      Q => slv_reg14(26),
      R => SR(0)
    );
\slv_reg14_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s_axi_lite_wdata(27),
      Q => slv_reg14(27),
      R => SR(0)
    );
\slv_reg14_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s_axi_lite_wdata(28),
      Q => slv_reg14(28),
      R => SR(0)
    );
\slv_reg14_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s_axi_lite_wdata(29),
      Q => slv_reg14(29),
      R => SR(0)
    );
\slv_reg14_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s_axi_lite_wdata(2),
      Q => slv_reg14(2),
      R => SR(0)
    );
\slv_reg14_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s_axi_lite_wdata(30),
      Q => slv_reg14(30),
      R => SR(0)
    );
\slv_reg14_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s_axi_lite_wdata(31),
      Q => slv_reg14(31),
      R => SR(0)
    );
\slv_reg14_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s_axi_lite_wdata(3),
      Q => slv_reg14(3),
      R => SR(0)
    );
\slv_reg14_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s_axi_lite_wdata(4),
      Q => slv_reg14(4),
      R => SR(0)
    );
\slv_reg14_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s_axi_lite_wdata(5),
      Q => slv_reg14(5),
      R => SR(0)
    );
\slv_reg14_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s_axi_lite_wdata(6),
      Q => slv_reg14(6),
      R => SR(0)
    );
\slv_reg14_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s_axi_lite_wdata(7),
      Q => slv_reg14(7),
      R => SR(0)
    );
\slv_reg14_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s_axi_lite_wdata(8),
      Q => slv_reg14(8),
      R => SR(0)
    );
\slv_reg14_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s_axi_lite_wdata(9),
      Q => slv_reg14(9),
      R => SR(0)
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(0),
      I3 => \slv_reg0[31]_i_4_n_0\,
      I4 => p_0_in(3),
      I5 => s_axi_lite_wstrb(1),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(0),
      I3 => \slv_reg0[31]_i_4_n_0\,
      I4 => p_0_in(3),
      I5 => s_axi_lite_wstrb(2),
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(0),
      I3 => \slv_reg0[31]_i_4_n_0\,
      I4 => p_0_in(3),
      I5 => s_axi_lite_wstrb(3),
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(0),
      I3 => \slv_reg0[31]_i_4_n_0\,
      I4 => p_0_in(3),
      I5 => s_axi_lite_wstrb(0),
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_lite_wdata(0),
      Q => \slv_reg1_reg_n_0_[0]\,
      R => SR(0)
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_lite_wdata(10),
      Q => \slv_reg1_reg_n_0_[10]\,
      R => SR(0)
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_lite_wdata(11),
      Q => \slv_reg1_reg_n_0_[11]\,
      R => SR(0)
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_lite_wdata(12),
      Q => \slv_reg1_reg_n_0_[12]\,
      R => SR(0)
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_lite_wdata(13),
      Q => \slv_reg1_reg_n_0_[13]\,
      R => SR(0)
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_lite_wdata(14),
      Q => \slv_reg1_reg_n_0_[14]\,
      R => SR(0)
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_lite_wdata(15),
      Q => \slv_reg1_reg_n_0_[15]\,
      R => SR(0)
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_lite_wdata(16),
      Q => \slv_reg1_reg_n_0_[16]\,
      R => SR(0)
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_lite_wdata(17),
      Q => \slv_reg1_reg_n_0_[17]\,
      R => SR(0)
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_lite_wdata(18),
      Q => \slv_reg1_reg_n_0_[18]\,
      R => SR(0)
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_lite_wdata(19),
      Q => \slv_reg1_reg_n_0_[19]\,
      R => SR(0)
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_lite_wdata(1),
      Q => \slv_reg1_reg_n_0_[1]\,
      R => SR(0)
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_lite_wdata(20),
      Q => \slv_reg1_reg_n_0_[20]\,
      R => SR(0)
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_lite_wdata(21),
      Q => \slv_reg1_reg_n_0_[21]\,
      R => SR(0)
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_lite_wdata(22),
      Q => \slv_reg1_reg_n_0_[22]\,
      R => SR(0)
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_lite_wdata(23),
      Q => \slv_reg1_reg_n_0_[23]\,
      R => SR(0)
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_lite_wdata(24),
      Q => \slv_reg1_reg_n_0_[24]\,
      R => SR(0)
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_lite_wdata(25),
      Q => \slv_reg1_reg_n_0_[25]\,
      R => SR(0)
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_lite_wdata(26),
      Q => \slv_reg1_reg_n_0_[26]\,
      R => SR(0)
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_lite_wdata(27),
      Q => \slv_reg1_reg_n_0_[27]\,
      R => SR(0)
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_lite_wdata(28),
      Q => \slv_reg1_reg_n_0_[28]\,
      R => SR(0)
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_lite_wdata(29),
      Q => \slv_reg1_reg_n_0_[29]\,
      R => SR(0)
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_lite_wdata(2),
      Q => \slv_reg1_reg_n_0_[2]\,
      R => SR(0)
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_lite_wdata(30),
      Q => \slv_reg1_reg_n_0_[30]\,
      R => SR(0)
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_lite_wdata(31),
      Q => \slv_reg1_reg_n_0_[31]\,
      R => SR(0)
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_lite_wdata(3),
      Q => \slv_reg1_reg_n_0_[3]\,
      R => SR(0)
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_lite_wdata(4),
      Q => \slv_reg1_reg_n_0_[4]\,
      R => SR(0)
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_lite_wdata(5),
      Q => \slv_reg1_reg_n_0_[5]\,
      R => SR(0)
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_lite_wdata(6),
      Q => \slv_reg1_reg_n_0_[6]\,
      R => SR(0)
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_lite_wdata(7),
      Q => \slv_reg1_reg_n_0_[7]\,
      R => SR(0)
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_lite_wdata(8),
      Q => \slv_reg1_reg_n_0_[8]\,
      R => SR(0)
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_lite_wdata(9),
      Q => \slv_reg1_reg_n_0_[9]\,
      R => SR(0)
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(1),
      I3 => \slv_reg2[31]_i_2_n_0\,
      I4 => p_0_in(3),
      I5 => s_axi_lite_wstrb(1),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(1),
      I3 => \slv_reg2[31]_i_2_n_0\,
      I4 => p_0_in(3),
      I5 => s_axi_lite_wstrb(2),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(1),
      I3 => \slv_reg2[31]_i_2_n_0\,
      I4 => p_0_in(3),
      I5 => s_axi_lite_wstrb(3),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(0),
      O => \slv_reg2[31]_i_2_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(1),
      I3 => \slv_reg2[31]_i_2_n_0\,
      I4 => p_0_in(3),
      I5 => s_axi_lite_wstrb(0),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_lite_wdata(0),
      Q => \^q\(0),
      R => SR(0)
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_lite_wdata(10),
      Q => \slv_reg2_reg_n_0_[10]\,
      R => SR(0)
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_lite_wdata(11),
      Q => \slv_reg2_reg_n_0_[11]\,
      R => SR(0)
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_lite_wdata(12),
      Q => \slv_reg2_reg_n_0_[12]\,
      R => SR(0)
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_lite_wdata(13),
      Q => \slv_reg2_reg_n_0_[13]\,
      R => SR(0)
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_lite_wdata(14),
      Q => \slv_reg2_reg_n_0_[14]\,
      R => SR(0)
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_lite_wdata(15),
      Q => \slv_reg2_reg_n_0_[15]\,
      R => SR(0)
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_lite_wdata(16),
      Q => \slv_reg2_reg_n_0_[16]\,
      R => SR(0)
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_lite_wdata(17),
      Q => \slv_reg2_reg_n_0_[17]\,
      R => SR(0)
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_lite_wdata(18),
      Q => \slv_reg2_reg_n_0_[18]\,
      R => SR(0)
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_lite_wdata(19),
      Q => \slv_reg2_reg_n_0_[19]\,
      R => SR(0)
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_lite_wdata(1),
      Q => \^q\(1),
      R => SR(0)
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_lite_wdata(20),
      Q => \slv_reg2_reg_n_0_[20]\,
      R => SR(0)
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_lite_wdata(21),
      Q => \slv_reg2_reg_n_0_[21]\,
      R => SR(0)
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_lite_wdata(22),
      Q => \slv_reg2_reg_n_0_[22]\,
      R => SR(0)
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_lite_wdata(23),
      Q => \slv_reg2_reg_n_0_[23]\,
      R => SR(0)
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_lite_wdata(24),
      Q => \slv_reg2_reg_n_0_[24]\,
      R => SR(0)
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_lite_wdata(25),
      Q => \slv_reg2_reg_n_0_[25]\,
      R => SR(0)
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_lite_wdata(26),
      Q => \slv_reg2_reg_n_0_[26]\,
      R => SR(0)
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_lite_wdata(27),
      Q => \slv_reg2_reg_n_0_[27]\,
      R => SR(0)
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_lite_wdata(28),
      Q => \slv_reg2_reg_n_0_[28]\,
      R => SR(0)
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_lite_wdata(29),
      Q => \slv_reg2_reg_n_0_[29]\,
      R => SR(0)
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_lite_wdata(2),
      Q => \^q\(2),
      R => SR(0)
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_lite_wdata(30),
      Q => \slv_reg2_reg_n_0_[30]\,
      R => SR(0)
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_lite_wdata(31),
      Q => \slv_reg2_reg_n_0_[31]\,
      R => SR(0)
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_lite_wdata(3),
      Q => \^q\(3),
      R => SR(0)
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_lite_wdata(4),
      Q => \slv_reg2_reg_n_0_[4]\,
      R => SR(0)
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_lite_wdata(5),
      Q => \slv_reg2_reg_n_0_[5]\,
      R => SR(0)
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_lite_wdata(6),
      Q => \slv_reg2_reg_n_0_[6]\,
      R => SR(0)
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_lite_wdata(7),
      Q => \slv_reg2_reg_n_0_[7]\,
      R => SR(0)
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_lite_wdata(8),
      Q => \slv_reg2_reg_n_0_[8]\,
      R => SR(0)
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_lite_wdata(9),
      Q => \slv_reg2_reg_n_0_[9]\,
      R => SR(0)
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(3),
      I3 => \slv_reg3[31]_i_2_n_0\,
      I4 => p_0_in(0),
      I5 => s_axi_lite_wstrb(1),
      O => \slv_reg3[15]_i_1_n_0\
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(3),
      I3 => \slv_reg3[31]_i_2_n_0\,
      I4 => p_0_in(0),
      I5 => s_axi_lite_wstrb(2),
      O => \slv_reg3[23]_i_1_n_0\
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(3),
      I3 => \slv_reg3[31]_i_2_n_0\,
      I4 => p_0_in(0),
      I5 => s_axi_lite_wstrb(3),
      O => \slv_reg3[31]_i_1_n_0\
    );
\slv_reg3[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      O => \slv_reg3[31]_i_2_n_0\
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(3),
      I3 => \slv_reg3[31]_i_2_n_0\,
      I4 => p_0_in(0),
      I5 => s_axi_lite_wstrb(0),
      O => \slv_reg3[7]_i_1_n_0\
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_lite_wdata(0),
      Q => \slv_reg3_reg_n_0_[0]\,
      R => SR(0)
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_lite_wdata(10),
      Q => \slv_reg3_reg_n_0_[10]\,
      R => SR(0)
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_lite_wdata(11),
      Q => \slv_reg3_reg_n_0_[11]\,
      R => SR(0)
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_lite_wdata(12),
      Q => \slv_reg3_reg_n_0_[12]\,
      R => SR(0)
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_lite_wdata(13),
      Q => \slv_reg3_reg_n_0_[13]\,
      R => SR(0)
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_lite_wdata(14),
      Q => \slv_reg3_reg_n_0_[14]\,
      R => SR(0)
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_lite_wdata(15),
      Q => \slv_reg3_reg_n_0_[15]\,
      R => SR(0)
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_lite_wdata(16),
      Q => \slv_reg3_reg_n_0_[16]\,
      R => SR(0)
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_lite_wdata(17),
      Q => \slv_reg3_reg_n_0_[17]\,
      R => SR(0)
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_lite_wdata(18),
      Q => \slv_reg3_reg_n_0_[18]\,
      R => SR(0)
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_lite_wdata(19),
      Q => \slv_reg3_reg_n_0_[19]\,
      R => SR(0)
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_lite_wdata(1),
      Q => \slv_reg3_reg_n_0_[1]\,
      R => SR(0)
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_lite_wdata(20),
      Q => \slv_reg3_reg_n_0_[20]\,
      R => SR(0)
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_lite_wdata(21),
      Q => \slv_reg3_reg_n_0_[21]\,
      R => SR(0)
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_lite_wdata(22),
      Q => \slv_reg3_reg_n_0_[22]\,
      R => SR(0)
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_lite_wdata(23),
      Q => \slv_reg3_reg_n_0_[23]\,
      R => SR(0)
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_lite_wdata(24),
      Q => \slv_reg3_reg_n_0_[24]\,
      R => SR(0)
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_lite_wdata(25),
      Q => \slv_reg3_reg_n_0_[25]\,
      R => SR(0)
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_lite_wdata(26),
      Q => \slv_reg3_reg_n_0_[26]\,
      R => SR(0)
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_lite_wdata(27),
      Q => \slv_reg3_reg_n_0_[27]\,
      R => SR(0)
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_lite_wdata(28),
      Q => \slv_reg3_reg_n_0_[28]\,
      R => SR(0)
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_lite_wdata(29),
      Q => \slv_reg3_reg_n_0_[29]\,
      R => SR(0)
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_lite_wdata(2),
      Q => \slv_reg3_reg_n_0_[2]\,
      R => SR(0)
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_lite_wdata(30),
      Q => \slv_reg3_reg_n_0_[30]\,
      R => SR(0)
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_lite_wdata(31),
      Q => \slv_reg3_reg_n_0_[31]\,
      R => SR(0)
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_lite_wdata(3),
      Q => \slv_reg3_reg_n_0_[3]\,
      R => SR(0)
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_lite_wdata(4),
      Q => \slv_reg3_reg_n_0_[4]\,
      R => SR(0)
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_lite_wdata(5),
      Q => \slv_reg3_reg_n_0_[5]\,
      R => SR(0)
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_lite_wdata(6),
      Q => \slv_reg3_reg_n_0_[6]\,
      R => SR(0)
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_lite_wdata(7),
      Q => \slv_reg3_reg_n_0_[7]\,
      R => SR(0)
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_lite_wdata(8),
      Q => \slv_reg3_reg_n_0_[8]\,
      R => SR(0)
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_lite_wdata(9),
      Q => \slv_reg3_reg_n_0_[9]\,
      R => SR(0)
    );
\slv_reg4[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(2),
      I3 => \slv_reg4[31]_i_2_n_0\,
      I4 => p_0_in(3),
      I5 => s_axi_lite_wstrb(1),
      O => \slv_reg4[15]_i_1_n_0\
    );
\slv_reg4[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(2),
      I3 => \slv_reg4[31]_i_2_n_0\,
      I4 => p_0_in(3),
      I5 => s_axi_lite_wstrb(2),
      O => \slv_reg4[23]_i_1_n_0\
    );
\slv_reg4[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(2),
      I3 => \slv_reg4[31]_i_2_n_0\,
      I4 => p_0_in(3),
      I5 => s_axi_lite_wstrb(3),
      O => \slv_reg4[31]_i_1_n_0\
    );
\slv_reg4[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      O => \slv_reg4[31]_i_2_n_0\
    );
\slv_reg4[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(2),
      I3 => \slv_reg4[31]_i_2_n_0\,
      I4 => p_0_in(3),
      I5 => s_axi_lite_wstrb(0),
      O => \slv_reg4[7]_i_1_n_0\
    );
\slv_reg4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_lite_wdata(0),
      Q => \slv_reg4_reg_n_0_[0]\,
      R => SR(0)
    );
\slv_reg4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_lite_wdata(10),
      Q => \slv_reg4_reg_n_0_[10]\,
      R => SR(0)
    );
\slv_reg4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_lite_wdata(11),
      Q => \slv_reg4_reg_n_0_[11]\,
      R => SR(0)
    );
\slv_reg4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_lite_wdata(12),
      Q => \slv_reg4_reg_n_0_[12]\,
      R => SR(0)
    );
\slv_reg4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_lite_wdata(13),
      Q => \slv_reg4_reg_n_0_[13]\,
      R => SR(0)
    );
\slv_reg4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_lite_wdata(14),
      Q => \slv_reg4_reg_n_0_[14]\,
      R => SR(0)
    );
\slv_reg4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_lite_wdata(15),
      Q => \slv_reg4_reg_n_0_[15]\,
      R => SR(0)
    );
\slv_reg4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_lite_wdata(16),
      Q => \slv_reg4_reg_n_0_[16]\,
      R => SR(0)
    );
\slv_reg4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_lite_wdata(17),
      Q => \slv_reg4_reg_n_0_[17]\,
      R => SR(0)
    );
\slv_reg4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_lite_wdata(18),
      Q => \slv_reg4_reg_n_0_[18]\,
      R => SR(0)
    );
\slv_reg4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_lite_wdata(19),
      Q => \slv_reg4_reg_n_0_[19]\,
      R => SR(0)
    );
\slv_reg4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_lite_wdata(1),
      Q => \slv_reg4_reg_n_0_[1]\,
      R => SR(0)
    );
\slv_reg4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_lite_wdata(20),
      Q => \slv_reg4_reg_n_0_[20]\,
      R => SR(0)
    );
\slv_reg4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_lite_wdata(21),
      Q => \slv_reg4_reg_n_0_[21]\,
      R => SR(0)
    );
\slv_reg4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_lite_wdata(22),
      Q => \slv_reg4_reg_n_0_[22]\,
      R => SR(0)
    );
\slv_reg4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_lite_wdata(23),
      Q => \slv_reg4_reg_n_0_[23]\,
      R => SR(0)
    );
\slv_reg4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_lite_wdata(24),
      Q => \slv_reg4_reg_n_0_[24]\,
      R => SR(0)
    );
\slv_reg4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_lite_wdata(25),
      Q => \slv_reg4_reg_n_0_[25]\,
      R => SR(0)
    );
\slv_reg4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_lite_wdata(26),
      Q => \slv_reg4_reg_n_0_[26]\,
      R => SR(0)
    );
\slv_reg4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_lite_wdata(27),
      Q => \slv_reg4_reg_n_0_[27]\,
      R => SR(0)
    );
\slv_reg4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_lite_wdata(28),
      Q => \slv_reg4_reg_n_0_[28]\,
      R => SR(0)
    );
\slv_reg4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_lite_wdata(29),
      Q => \slv_reg4_reg_n_0_[29]\,
      R => SR(0)
    );
\slv_reg4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_lite_wdata(2),
      Q => \slv_reg4_reg_n_0_[2]\,
      R => SR(0)
    );
\slv_reg4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_lite_wdata(30),
      Q => \slv_reg4_reg_n_0_[30]\,
      R => SR(0)
    );
\slv_reg4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_lite_wdata(31),
      Q => \slv_reg4_reg_n_0_[31]\,
      R => SR(0)
    );
\slv_reg4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_lite_wdata(3),
      Q => \slv_reg4_reg_n_0_[3]\,
      R => SR(0)
    );
\slv_reg4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_lite_wdata(4),
      Q => \slv_reg4_reg_n_0_[4]\,
      R => SR(0)
    );
\slv_reg4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_lite_wdata(5),
      Q => \slv_reg4_reg_n_0_[5]\,
      R => SR(0)
    );
\slv_reg4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_lite_wdata(6),
      Q => \slv_reg4_reg_n_0_[6]\,
      R => SR(0)
    );
\slv_reg4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_lite_wdata(7),
      Q => \slv_reg4_reg_n_0_[7]\,
      R => SR(0)
    );
\slv_reg4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_lite_wdata(8),
      Q => \slv_reg4_reg_n_0_[8]\,
      R => SR(0)
    );
\slv_reg4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_lite_wdata(9),
      Q => \slv_reg4_reg_n_0_[9]\,
      R => SR(0)
    );
\slv_reg5[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(3),
      I3 => \slv_reg5[31]_i_2_n_0\,
      I4 => p_0_in(0),
      I5 => s_axi_lite_wstrb(1),
      O => \slv_reg5[15]_i_1_n_0\
    );
\slv_reg5[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(3),
      I3 => \slv_reg5[31]_i_2_n_0\,
      I4 => p_0_in(0),
      I5 => s_axi_lite_wstrb(2),
      O => \slv_reg5[23]_i_1_n_0\
    );
\slv_reg5[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(3),
      I3 => \slv_reg5[31]_i_2_n_0\,
      I4 => p_0_in(0),
      I5 => s_axi_lite_wstrb(3),
      O => \slv_reg5[31]_i_1_n_0\
    );
\slv_reg5[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      O => \slv_reg5[31]_i_2_n_0\
    );
\slv_reg5[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(3),
      I3 => \slv_reg5[31]_i_2_n_0\,
      I4 => p_0_in(0),
      I5 => s_axi_lite_wstrb(0),
      O => \slv_reg5[7]_i_1_n_0\
    );
\slv_reg5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_lite_wdata(0),
      Q => slv_reg5(0),
      R => SR(0)
    );
\slv_reg5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_lite_wdata(10),
      Q => slv_reg5(10),
      R => SR(0)
    );
\slv_reg5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_lite_wdata(11),
      Q => slv_reg5(11),
      R => SR(0)
    );
\slv_reg5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_lite_wdata(12),
      Q => slv_reg5(12),
      R => SR(0)
    );
\slv_reg5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_lite_wdata(13),
      Q => slv_reg5(13),
      R => SR(0)
    );
\slv_reg5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_lite_wdata(14),
      Q => slv_reg5(14),
      R => SR(0)
    );
\slv_reg5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_lite_wdata(15),
      Q => slv_reg5(15),
      R => SR(0)
    );
\slv_reg5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_lite_wdata(16),
      Q => slv_reg5(16),
      R => SR(0)
    );
\slv_reg5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_lite_wdata(17),
      Q => slv_reg5(17),
      R => SR(0)
    );
\slv_reg5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_lite_wdata(18),
      Q => slv_reg5(18),
      R => SR(0)
    );
\slv_reg5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_lite_wdata(19),
      Q => slv_reg5(19),
      R => SR(0)
    );
\slv_reg5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_lite_wdata(1),
      Q => slv_reg5(1),
      R => SR(0)
    );
\slv_reg5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_lite_wdata(20),
      Q => slv_reg5(20),
      R => SR(0)
    );
\slv_reg5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_lite_wdata(21),
      Q => slv_reg5(21),
      R => SR(0)
    );
\slv_reg5_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_lite_wdata(22),
      Q => slv_reg5(22),
      R => SR(0)
    );
\slv_reg5_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_lite_wdata(23),
      Q => slv_reg5(23),
      R => SR(0)
    );
\slv_reg5_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_lite_wdata(24),
      Q => slv_reg5(24),
      R => SR(0)
    );
\slv_reg5_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_lite_wdata(25),
      Q => slv_reg5(25),
      R => SR(0)
    );
\slv_reg5_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_lite_wdata(26),
      Q => slv_reg5(26),
      R => SR(0)
    );
\slv_reg5_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_lite_wdata(27),
      Q => slv_reg5(27),
      R => SR(0)
    );
\slv_reg5_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_lite_wdata(28),
      Q => slv_reg5(28),
      R => SR(0)
    );
\slv_reg5_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_lite_wdata(29),
      Q => slv_reg5(29),
      R => SR(0)
    );
\slv_reg5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_lite_wdata(2),
      Q => slv_reg5(2),
      R => SR(0)
    );
\slv_reg5_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_lite_wdata(30),
      Q => slv_reg5(30),
      R => SR(0)
    );
\slv_reg5_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_lite_wdata(31),
      Q => slv_reg5(31),
      R => SR(0)
    );
\slv_reg5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_lite_wdata(3),
      Q => slv_reg5(3),
      R => SR(0)
    );
\slv_reg5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_lite_wdata(4),
      Q => slv_reg5(4),
      R => SR(0)
    );
\slv_reg5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_lite_wdata(5),
      Q => slv_reg5(5),
      R => SR(0)
    );
\slv_reg5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_lite_wdata(6),
      Q => slv_reg5(6),
      R => SR(0)
    );
\slv_reg5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_lite_wdata(7),
      Q => slv_reg5(7),
      R => SR(0)
    );
\slv_reg5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_lite_wdata(8),
      Q => slv_reg5(8),
      R => SR(0)
    );
\slv_reg5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_lite_wdata(9),
      Q => slv_reg5(9),
      R => SR(0)
    );
\slv_reg6[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(3),
      I3 => \slv_reg6[31]_i_2_n_0\,
      I4 => p_0_in(2),
      I5 => s_axi_lite_wstrb(1),
      O => \slv_reg6[15]_i_1_n_0\
    );
\slv_reg6[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(3),
      I3 => \slv_reg6[31]_i_2_n_0\,
      I4 => p_0_in(2),
      I5 => s_axi_lite_wstrb(2),
      O => \slv_reg6[23]_i_1_n_0\
    );
\slv_reg6[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(3),
      I3 => \slv_reg6[31]_i_2_n_0\,
      I4 => p_0_in(2),
      I5 => s_axi_lite_wstrb(3),
      O => \slv_reg6[31]_i_1_n_0\
    );
\slv_reg6[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      O => \slv_reg6[31]_i_2_n_0\
    );
\slv_reg6[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(3),
      I3 => \slv_reg6[31]_i_2_n_0\,
      I4 => p_0_in(2),
      I5 => s_axi_lite_wstrb(0),
      O => \slv_reg6[7]_i_1_n_0\
    );
\slv_reg6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_lite_wdata(0),
      Q => slv_reg6(0),
      R => SR(0)
    );
\slv_reg6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_lite_wdata(10),
      Q => slv_reg6(10),
      R => SR(0)
    );
\slv_reg6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_lite_wdata(11),
      Q => slv_reg6(11),
      R => SR(0)
    );
\slv_reg6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_lite_wdata(12),
      Q => slv_reg6(12),
      R => SR(0)
    );
\slv_reg6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_lite_wdata(13),
      Q => slv_reg6(13),
      R => SR(0)
    );
\slv_reg6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_lite_wdata(14),
      Q => slv_reg6(14),
      R => SR(0)
    );
\slv_reg6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_lite_wdata(15),
      Q => slv_reg6(15),
      R => SR(0)
    );
\slv_reg6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_lite_wdata(16),
      Q => slv_reg6(16),
      R => SR(0)
    );
\slv_reg6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_lite_wdata(17),
      Q => slv_reg6(17),
      R => SR(0)
    );
\slv_reg6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_lite_wdata(18),
      Q => slv_reg6(18),
      R => SR(0)
    );
\slv_reg6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_lite_wdata(19),
      Q => slv_reg6(19),
      R => SR(0)
    );
\slv_reg6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_lite_wdata(1),
      Q => slv_reg6(1),
      R => SR(0)
    );
\slv_reg6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_lite_wdata(20),
      Q => slv_reg6(20),
      R => SR(0)
    );
\slv_reg6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_lite_wdata(21),
      Q => slv_reg6(21),
      R => SR(0)
    );
\slv_reg6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_lite_wdata(22),
      Q => slv_reg6(22),
      R => SR(0)
    );
\slv_reg6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_lite_wdata(23),
      Q => slv_reg6(23),
      R => SR(0)
    );
\slv_reg6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_lite_wdata(24),
      Q => slv_reg6(24),
      R => SR(0)
    );
\slv_reg6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_lite_wdata(25),
      Q => slv_reg6(25),
      R => SR(0)
    );
\slv_reg6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_lite_wdata(26),
      Q => slv_reg6(26),
      R => SR(0)
    );
\slv_reg6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_lite_wdata(27),
      Q => slv_reg6(27),
      R => SR(0)
    );
\slv_reg6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_lite_wdata(28),
      Q => slv_reg6(28),
      R => SR(0)
    );
\slv_reg6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_lite_wdata(29),
      Q => slv_reg6(29),
      R => SR(0)
    );
\slv_reg6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_lite_wdata(2),
      Q => slv_reg6(2),
      R => SR(0)
    );
\slv_reg6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_lite_wdata(30),
      Q => slv_reg6(30),
      R => SR(0)
    );
\slv_reg6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_lite_wdata(31),
      Q => slv_reg6(31),
      R => SR(0)
    );
\slv_reg6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_lite_wdata(3),
      Q => slv_reg6(3),
      R => SR(0)
    );
\slv_reg6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_lite_wdata(4),
      Q => slv_reg6(4),
      R => SR(0)
    );
\slv_reg6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_lite_wdata(5),
      Q => slv_reg6(5),
      R => SR(0)
    );
\slv_reg6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_lite_wdata(6),
      Q => slv_reg6(6),
      R => SR(0)
    );
\slv_reg6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_lite_wdata(7),
      Q => slv_reg6(7),
      R => SR(0)
    );
\slv_reg6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_lite_wdata(8),
      Q => slv_reg6(8),
      R => SR(0)
    );
\slv_reg6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_lite_wdata(9),
      Q => slv_reg6(9),
      R => SR(0)
    );
\slv_reg7[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(3),
      I3 => \slv_reg7[31]_i_2_n_0\,
      I4 => s_axi_lite_wstrb(1),
      I5 => p_0_in(2),
      O => \slv_reg7[15]_i_1_n_0\
    );
\slv_reg7[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(3),
      I3 => \slv_reg7[31]_i_2_n_0\,
      I4 => s_axi_lite_wstrb(2),
      I5 => p_0_in(2),
      O => \slv_reg7[23]_i_1_n_0\
    );
\slv_reg7[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(3),
      I3 => \slv_reg7[31]_i_2_n_0\,
      I4 => s_axi_lite_wstrb(3),
      I5 => p_0_in(2),
      O => \slv_reg7[31]_i_1_n_0\
    );
\slv_reg7[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      O => \slv_reg7[31]_i_2_n_0\
    );
\slv_reg7[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(3),
      I3 => \slv_reg7[31]_i_2_n_0\,
      I4 => s_axi_lite_wstrb(0),
      I5 => p_0_in(2),
      O => \slv_reg7[7]_i_1_n_0\
    );
\slv_reg7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_lite_wdata(0),
      Q => slv_reg7(0),
      R => SR(0)
    );
\slv_reg7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_lite_wdata(10),
      Q => slv_reg7(10),
      R => SR(0)
    );
\slv_reg7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_lite_wdata(11),
      Q => slv_reg7(11),
      R => SR(0)
    );
\slv_reg7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_lite_wdata(12),
      Q => slv_reg7(12),
      R => SR(0)
    );
\slv_reg7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_lite_wdata(13),
      Q => slv_reg7(13),
      R => SR(0)
    );
\slv_reg7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_lite_wdata(14),
      Q => slv_reg7(14),
      R => SR(0)
    );
\slv_reg7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_lite_wdata(15),
      Q => slv_reg7(15),
      R => SR(0)
    );
\slv_reg7_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_lite_wdata(16),
      Q => slv_reg7(16),
      R => SR(0)
    );
\slv_reg7_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_lite_wdata(17),
      Q => slv_reg7(17),
      R => SR(0)
    );
\slv_reg7_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_lite_wdata(18),
      Q => slv_reg7(18),
      R => SR(0)
    );
\slv_reg7_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_lite_wdata(19),
      Q => slv_reg7(19),
      R => SR(0)
    );
\slv_reg7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_lite_wdata(1),
      Q => slv_reg7(1),
      R => SR(0)
    );
\slv_reg7_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_lite_wdata(20),
      Q => slv_reg7(20),
      R => SR(0)
    );
\slv_reg7_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_lite_wdata(21),
      Q => slv_reg7(21),
      R => SR(0)
    );
\slv_reg7_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_lite_wdata(22),
      Q => slv_reg7(22),
      R => SR(0)
    );
\slv_reg7_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_lite_wdata(23),
      Q => slv_reg7(23),
      R => SR(0)
    );
\slv_reg7_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_lite_wdata(24),
      Q => slv_reg7(24),
      R => SR(0)
    );
\slv_reg7_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_lite_wdata(25),
      Q => slv_reg7(25),
      R => SR(0)
    );
\slv_reg7_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_lite_wdata(26),
      Q => slv_reg7(26),
      R => SR(0)
    );
\slv_reg7_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_lite_wdata(27),
      Q => slv_reg7(27),
      R => SR(0)
    );
\slv_reg7_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_lite_wdata(28),
      Q => slv_reg7(28),
      R => SR(0)
    );
\slv_reg7_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_lite_wdata(29),
      Q => slv_reg7(29),
      R => SR(0)
    );
\slv_reg7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_lite_wdata(2),
      Q => slv_reg7(2),
      R => SR(0)
    );
\slv_reg7_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_lite_wdata(30),
      Q => slv_reg7(30),
      R => SR(0)
    );
\slv_reg7_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_lite_wdata(31),
      Q => slv_reg7(31),
      R => SR(0)
    );
\slv_reg7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_lite_wdata(3),
      Q => slv_reg7(3),
      R => SR(0)
    );
\slv_reg7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_lite_wdata(4),
      Q => slv_reg7(4),
      R => SR(0)
    );
\slv_reg7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_lite_wdata(5),
      Q => slv_reg7(5),
      R => SR(0)
    );
\slv_reg7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_lite_wdata(6),
      Q => slv_reg7(6),
      R => SR(0)
    );
\slv_reg7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_lite_wdata(7),
      Q => slv_reg7(7),
      R => SR(0)
    );
\slv_reg7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_lite_wdata(8),
      Q => slv_reg7(8),
      R => SR(0)
    );
\slv_reg7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_lite_wdata(9),
      Q => slv_reg7(9),
      R => SR(0)
    );
\slv_reg8[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => s_axi_lite_wstrb(1),
      I3 => \slv_reg2[31]_i_2_n_0\,
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg8[15]_i_1_n_0\
    );
\slv_reg8[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => s_axi_lite_wstrb(2),
      I3 => \slv_reg2[31]_i_2_n_0\,
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg8[23]_i_1_n_0\
    );
\slv_reg8[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => s_axi_lite_wstrb(3),
      I3 => \slv_reg2[31]_i_2_n_0\,
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg8[31]_i_1_n_0\
    );
\slv_reg8[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => s_axi_lite_wstrb(0),
      I3 => \slv_reg2[31]_i_2_n_0\,
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg8[7]_i_1_n_0\
    );
\slv_reg8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s_axi_lite_wdata(0),
      Q => slv_reg8(0),
      R => SR(0)
    );
\slv_reg8_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s_axi_lite_wdata(10),
      Q => slv_reg8(10),
      R => SR(0)
    );
\slv_reg8_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s_axi_lite_wdata(11),
      Q => slv_reg8(11),
      R => SR(0)
    );
\slv_reg8_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s_axi_lite_wdata(12),
      Q => slv_reg8(12),
      R => SR(0)
    );
\slv_reg8_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s_axi_lite_wdata(13),
      Q => slv_reg8(13),
      R => SR(0)
    );
\slv_reg8_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s_axi_lite_wdata(14),
      Q => slv_reg8(14),
      R => SR(0)
    );
\slv_reg8_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s_axi_lite_wdata(15),
      Q => slv_reg8(15),
      R => SR(0)
    );
\slv_reg8_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s_axi_lite_wdata(16),
      Q => slv_reg8(16),
      R => SR(0)
    );
\slv_reg8_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s_axi_lite_wdata(17),
      Q => slv_reg8(17),
      R => SR(0)
    );
\slv_reg8_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s_axi_lite_wdata(18),
      Q => slv_reg8(18),
      R => SR(0)
    );
\slv_reg8_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s_axi_lite_wdata(19),
      Q => slv_reg8(19),
      R => SR(0)
    );
\slv_reg8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s_axi_lite_wdata(1),
      Q => slv_reg8(1),
      R => SR(0)
    );
\slv_reg8_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s_axi_lite_wdata(20),
      Q => slv_reg8(20),
      R => SR(0)
    );
\slv_reg8_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s_axi_lite_wdata(21),
      Q => slv_reg8(21),
      R => SR(0)
    );
\slv_reg8_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s_axi_lite_wdata(22),
      Q => slv_reg8(22),
      R => SR(0)
    );
\slv_reg8_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s_axi_lite_wdata(23),
      Q => slv_reg8(23),
      R => SR(0)
    );
\slv_reg8_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s_axi_lite_wdata(24),
      Q => slv_reg8(24),
      R => SR(0)
    );
\slv_reg8_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s_axi_lite_wdata(25),
      Q => slv_reg8(25),
      R => SR(0)
    );
\slv_reg8_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s_axi_lite_wdata(26),
      Q => slv_reg8(26),
      R => SR(0)
    );
\slv_reg8_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s_axi_lite_wdata(27),
      Q => slv_reg8(27),
      R => SR(0)
    );
\slv_reg8_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s_axi_lite_wdata(28),
      Q => slv_reg8(28),
      R => SR(0)
    );
\slv_reg8_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s_axi_lite_wdata(29),
      Q => slv_reg8(29),
      R => SR(0)
    );
\slv_reg8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s_axi_lite_wdata(2),
      Q => slv_reg8(2),
      R => SR(0)
    );
\slv_reg8_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s_axi_lite_wdata(30),
      Q => slv_reg8(30),
      R => SR(0)
    );
\slv_reg8_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s_axi_lite_wdata(31),
      Q => slv_reg8(31),
      R => SR(0)
    );
\slv_reg8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s_axi_lite_wdata(3),
      Q => slv_reg8(3),
      R => SR(0)
    );
\slv_reg8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s_axi_lite_wdata(4),
      Q => slv_reg8(4),
      R => SR(0)
    );
\slv_reg8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s_axi_lite_wdata(5),
      Q => slv_reg8(5),
      R => SR(0)
    );
\slv_reg8_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s_axi_lite_wdata(6),
      Q => slv_reg8(6),
      R => SR(0)
    );
\slv_reg8_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s_axi_lite_wdata(7),
      Q => slv_reg8(7),
      R => SR(0)
    );
\slv_reg8_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s_axi_lite_wdata(8),
      Q => slv_reg8(8),
      R => SR(0)
    );
\slv_reg8_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s_axi_lite_wdata(9),
      Q => slv_reg8(9),
      R => SR(0)
    );
\slv_reg9[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => s_axi_lite_wstrb(1),
      I5 => \slv_reg9[31]_i_2_n_0\,
      O => \slv_reg9[15]_i_1_n_0\
    );
\slv_reg9[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => s_axi_lite_wstrb(2),
      I5 => \slv_reg9[31]_i_2_n_0\,
      O => \slv_reg9[23]_i_1_n_0\
    );
\slv_reg9[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => s_axi_lite_wstrb(3),
      I5 => \slv_reg9[31]_i_2_n_0\,
      O => \slv_reg9[31]_i_1_n_0\
    );
\slv_reg9[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(3),
      O => \slv_reg9[31]_i_2_n_0\
    );
\slv_reg9[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in1_in,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => s_axi_lite_wstrb(0),
      I5 => \slv_reg9[31]_i_2_n_0\,
      O => \slv_reg9[7]_i_1_n_0\
    );
\slv_reg9_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s_axi_lite_wdata(0),
      Q => slv_reg9(0),
      R => SR(0)
    );
\slv_reg9_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s_axi_lite_wdata(10),
      Q => slv_reg9(10),
      R => SR(0)
    );
\slv_reg9_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s_axi_lite_wdata(11),
      Q => slv_reg9(11),
      R => SR(0)
    );
\slv_reg9_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s_axi_lite_wdata(12),
      Q => slv_reg9(12),
      R => SR(0)
    );
\slv_reg9_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s_axi_lite_wdata(13),
      Q => slv_reg9(13),
      R => SR(0)
    );
\slv_reg9_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s_axi_lite_wdata(14),
      Q => slv_reg9(14),
      R => SR(0)
    );
\slv_reg9_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s_axi_lite_wdata(15),
      Q => slv_reg9(15),
      R => SR(0)
    );
\slv_reg9_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s_axi_lite_wdata(16),
      Q => slv_reg9(16),
      R => SR(0)
    );
\slv_reg9_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s_axi_lite_wdata(17),
      Q => slv_reg9(17),
      R => SR(0)
    );
\slv_reg9_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s_axi_lite_wdata(18),
      Q => slv_reg9(18),
      R => SR(0)
    );
\slv_reg9_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s_axi_lite_wdata(19),
      Q => slv_reg9(19),
      R => SR(0)
    );
\slv_reg9_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s_axi_lite_wdata(1),
      Q => slv_reg9(1),
      R => SR(0)
    );
\slv_reg9_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s_axi_lite_wdata(20),
      Q => slv_reg9(20),
      R => SR(0)
    );
\slv_reg9_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s_axi_lite_wdata(21),
      Q => slv_reg9(21),
      R => SR(0)
    );
\slv_reg9_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s_axi_lite_wdata(22),
      Q => slv_reg9(22),
      R => SR(0)
    );
\slv_reg9_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s_axi_lite_wdata(23),
      Q => slv_reg9(23),
      R => SR(0)
    );
\slv_reg9_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s_axi_lite_wdata(24),
      Q => slv_reg9(24),
      R => SR(0)
    );
\slv_reg9_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s_axi_lite_wdata(25),
      Q => slv_reg9(25),
      R => SR(0)
    );
\slv_reg9_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s_axi_lite_wdata(26),
      Q => slv_reg9(26),
      R => SR(0)
    );
\slv_reg9_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s_axi_lite_wdata(27),
      Q => slv_reg9(27),
      R => SR(0)
    );
\slv_reg9_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s_axi_lite_wdata(28),
      Q => slv_reg9(28),
      R => SR(0)
    );
\slv_reg9_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s_axi_lite_wdata(29),
      Q => slv_reg9(29),
      R => SR(0)
    );
\slv_reg9_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s_axi_lite_wdata(2),
      Q => slv_reg9(2),
      R => SR(0)
    );
\slv_reg9_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s_axi_lite_wdata(30),
      Q => slv_reg9(30),
      R => SR(0)
    );
\slv_reg9_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s_axi_lite_wdata(31),
      Q => slv_reg9(31),
      R => SR(0)
    );
\slv_reg9_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s_axi_lite_wdata(3),
      Q => slv_reg9(3),
      R => SR(0)
    );
\slv_reg9_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s_axi_lite_wdata(4),
      Q => slv_reg9(4),
      R => SR(0)
    );
\slv_reg9_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s_axi_lite_wdata(5),
      Q => slv_reg9(5),
      R => SR(0)
    );
\slv_reg9_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s_axi_lite_wdata(6),
      Q => slv_reg9(6),
      R => SR(0)
    );
\slv_reg9_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s_axi_lite_wdata(7),
      Q => slv_reg9(7),
      R => SR(0)
    );
\slv_reg9_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s_axi_lite_wdata(8),
      Q => slv_reg9(8),
      R => SR(0)
    );
\slv_reg9_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s_axi_lite_wdata(9),
      Q => slv_reg9(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sgp_renderOutput_0_dcache_axi is
  port (
    \rd_ptr_q_reg[0]\ : out STD_LOGIC;
    wlast_q : out STD_LOGIC;
    awvalid_q_reg : out STD_LOGIC;
    wvalid_q_reg : out STD_LOGIC;
    valid_q_reg_inv : out STD_LOGIC;
    valid_q_reg_inv_0 : out STD_LOGIC;
    \count_q_reg[1]\ : out STD_LOGIC;
    \count_q_reg[0]\ : out STD_LOGIC;
    \count_q_reg[1]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_q_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    inport_accept_o2 : out STD_LOGIC;
    m_axi_wready_0 : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready_0 : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \count_q_reg[1]_1\ : out STD_LOGIC;
    ACLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_ptr_q_reg[0]_0\ : in STD_LOGIC;
    wlast_q_reg : in STD_LOGIC;
    awvalid_q_reg_0 : in STD_LOGIC;
    wvalid_q_reg_0 : in STD_LOGIC;
    valid_q_reg_inv_1 : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    \ram_q_reg[0][2]\ : in STD_LOGIC;
    \pmem_wr_q_reg[3]\ : in STD_LOGIC;
    \ram_q_reg[0][2]_0\ : in STD_LOGIC;
    \FSM_sequential_state_q[3]_i_3\ : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    \pmem_wr_q_reg[3]_0\ : in STD_LOGIC;
    pmem_wr_q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_q_reg[1][71]\ : in STD_LOGIC_VECTOR ( 64 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sgp_renderOutput_0_dcache_axi : entity is "dcache_axi";
end design_1_sgp_renderOutput_0_dcache_axi;

architecture STRUCTURE of design_1_sgp_renderOutput_0_dcache_axi is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^awvalid_q_reg\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ram_q_reg[0]_3\ : STD_LOGIC_VECTOR ( 71 to 71 );
  signal \ram_q_reg[1]_2\ : STD_LOGIC_VECTOR ( 71 to 71 );
  signal \^rd_ptr_q_reg[0]\ : STD_LOGIC;
  signal req_cnt_q : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal req_cnt_q0 : STD_LOGIC;
  signal \req_cnt_q[7]_i_5_n_0\ : STD_LOGIC;
  signal \req_cnt_q[7]_i_6_n_0\ : STD_LOGIC;
  signal req_cnt_q_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal req_cnt_q_reg_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal resp_outstanding_q : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal u_axi_n_12 : STD_LOGIC;
  signal u_axi_n_13 : STD_LOGIC;
  signal u_axi_n_14 : STD_LOGIC;
  signal u_axi_n_15 : STD_LOGIC;
  signal u_axi_n_16 : STD_LOGIC;
  signal u_axi_n_17 : STD_LOGIC;
  signal u_axi_n_18 : STD_LOGIC;
  signal u_axi_n_19 : STD_LOGIC;
  signal u_axi_n_20 : STD_LOGIC;
  signal u_axi_n_21 : STD_LOGIC;
  signal u_axi_n_22 : STD_LOGIC;
  signal u_axi_n_23 : STD_LOGIC;
  signal u_axi_n_24 : STD_LOGIC;
  signal u_axi_n_25 : STD_LOGIC;
  signal u_axi_n_26 : STD_LOGIC;
  signal u_axi_n_27 : STD_LOGIC;
  signal u_axi_n_28 : STD_LOGIC;
  signal u_axi_n_29 : STD_LOGIC;
  signal u_axi_n_30 : STD_LOGIC;
  signal u_axi_n_31 : STD_LOGIC;
  signal u_axi_n_32 : STD_LOGIC;
  signal u_axi_n_33 : STD_LOGIC;
  signal u_axi_n_34 : STD_LOGIC;
  signal u_axi_n_35 : STD_LOGIC;
  signal u_axi_n_36 : STD_LOGIC;
  signal u_axi_n_37 : STD_LOGIC;
  signal u_axi_n_38 : STD_LOGIC;
  signal u_axi_n_39 : STD_LOGIC;
  signal u_axi_n_40 : STD_LOGIC;
  signal u_axi_n_41 : STD_LOGIC;
  signal u_axi_n_42 : STD_LOGIC;
  signal u_axi_n_43 : STD_LOGIC;
  signal u_axi_n_44 : STD_LOGIC;
  signal u_axi_n_45 : STD_LOGIC;
  signal u_axi_n_46 : STD_LOGIC;
  signal u_axi_n_47 : STD_LOGIC;
  signal u_axi_n_48 : STD_LOGIC;
  signal u_axi_n_49 : STD_LOGIC;
  signal u_axi_n_5 : STD_LOGIC;
  signal u_axi_n_50 : STD_LOGIC;
  signal u_axi_n_51 : STD_LOGIC;
  signal u_axi_n_52 : STD_LOGIC;
  signal u_axi_n_53 : STD_LOGIC;
  signal u_axi_n_54 : STD_LOGIC;
  signal u_axi_n_55 : STD_LOGIC;
  signal u_axi_n_56 : STD_LOGIC;
  signal u_axi_n_57 : STD_LOGIC;
  signal u_axi_n_58 : STD_LOGIC;
  signal u_axi_n_59 : STD_LOGIC;
  signal u_axi_n_6 : STD_LOGIC;
  signal u_axi_n_60 : STD_LOGIC;
  signal u_axi_n_61 : STD_LOGIC;
  signal u_axi_n_62 : STD_LOGIC;
  signal u_axi_n_63 : STD_LOGIC;
  signal u_axi_n_64 : STD_LOGIC;
  signal u_axi_n_65 : STD_LOGIC;
  signal u_axi_n_66 : STD_LOGIC;
  signal u_axi_n_67 : STD_LOGIC;
  signal u_axi_n_68 : STD_LOGIC;
  signal u_axi_n_69 : STD_LOGIC;
  signal u_axi_n_70 : STD_LOGIC;
  signal u_axi_n_71 : STD_LOGIC;
  signal u_axi_n_72 : STD_LOGIC;
  signal u_axi_n_73 : STD_LOGIC;
  signal u_axi_n_74 : STD_LOGIC;
  signal u_axi_n_75 : STD_LOGIC;
  signal u_axi_n_76 : STD_LOGIC;
  signal u_axi_n_77 : STD_LOGIC;
  signal u_axi_n_78 : STD_LOGIC;
  signal u_req_n_123 : STD_LOGIC;
  signal u_req_n_124 : STD_LOGIC;
  signal u_req_n_125 : STD_LOGIC;
  signal u_req_n_126 : STD_LOGIC;
  signal u_req_n_127 : STD_LOGIC;
  signal u_req_n_128 : STD_LOGIC;
  signal u_req_n_129 : STD_LOGIC;
  signal u_req_n_130 : STD_LOGIC;
  signal u_req_n_131 : STD_LOGIC;
  signal u_req_n_132 : STD_LOGIC;
  signal u_req_n_133 : STD_LOGIC;
  signal u_req_n_134 : STD_LOGIC;
  signal u_req_n_135 : STD_LOGIC;
  signal u_req_n_136 : STD_LOGIC;
  signal u_req_n_137 : STD_LOGIC;
  signal u_req_n_138 : STD_LOGIC;
  signal u_req_n_139 : STD_LOGIC;
  signal u_req_n_140 : STD_LOGIC;
  signal u_req_n_141 : STD_LOGIC;
  signal u_req_n_142 : STD_LOGIC;
  signal u_req_n_143 : STD_LOGIC;
  signal u_req_n_144 : STD_LOGIC;
  signal u_req_n_145 : STD_LOGIC;
  signal u_req_n_146 : STD_LOGIC;
  signal u_req_n_147 : STD_LOGIC;
  signal u_req_n_148 : STD_LOGIC;
  signal u_req_n_149 : STD_LOGIC;
  signal u_req_n_150 : STD_LOGIC;
  signal u_req_n_151 : STD_LOGIC;
  signal u_req_n_152 : STD_LOGIC;
  signal u_req_n_17 : STD_LOGIC;
  signal u_req_n_21 : STD_LOGIC;
  signal u_req_n_26 : STD_LOGIC;
  signal u_req_n_28 : STD_LOGIC;
  signal u_req_n_61 : STD_LOGIC;
  signal u_req_n_62 : STD_LOGIC;
  signal u_req_n_63 : STD_LOGIC;
  signal u_req_n_64 : STD_LOGIC;
  signal u_req_n_65 : STD_LOGIC;
  signal u_req_n_66 : STD_LOGIC;
  signal u_req_n_67 : STD_LOGIC;
  signal u_req_n_68 : STD_LOGIC;
  signal u_req_n_69 : STD_LOGIC;
  signal u_req_n_70 : STD_LOGIC;
  signal u_req_n_71 : STD_LOGIC;
  signal u_req_n_72 : STD_LOGIC;
  signal u_req_n_73 : STD_LOGIC;
  signal u_req_n_74 : STD_LOGIC;
  signal u_req_n_75 : STD_LOGIC;
  signal u_req_n_76 : STD_LOGIC;
  signal u_req_n_77 : STD_LOGIC;
  signal u_req_n_78 : STD_LOGIC;
  signal u_req_n_79 : STD_LOGIC;
  signal u_req_n_8 : STD_LOGIC;
  signal u_req_n_80 : STD_LOGIC;
  signal u_req_n_81 : STD_LOGIC;
  signal u_req_n_82 : STD_LOGIC;
  signal u_req_n_83 : STD_LOGIC;
  signal u_req_n_84 : STD_LOGIC;
  signal u_req_n_85 : STD_LOGIC;
  signal u_req_n_86 : STD_LOGIC;
  signal u_req_n_87 : STD_LOGIC;
  signal u_req_n_88 : STD_LOGIC;
  signal u_req_n_89 : STD_LOGIC;
  signal u_req_n_90 : STD_LOGIC;
  signal u_req_n_91 : STD_LOGIC;
  signal u_req_n_92 : STD_LOGIC;
  signal \^valid_q_reg_inv\ : STD_LOGIC;
  signal \^valid_q_reg_inv_0\ : STD_LOGIC;
  signal \^wvalid_q_reg\ : STD_LOGIC;
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  awvalid_q_reg <= \^awvalid_q_reg\;
  \rd_ptr_q_reg[0]\ <= \^rd_ptr_q_reg[0]\;
  valid_q_reg_inv <= \^valid_q_reg_inv\;
  valid_q_reg_inv_0 <= \^valid_q_reg_inv_0\;
  wvalid_q_reg <= \^wvalid_q_reg\;
\req_cnt_q[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => req_cnt_q_reg(0),
      I1 => req_cnt_q_reg(3),
      I2 => req_cnt_q_reg(1),
      I3 => req_cnt_q_reg(2),
      I4 => \req_cnt_q[7]_i_6_n_0\,
      O => \req_cnt_q[7]_i_5_n_0\
    );
\req_cnt_q[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => req_cnt_q_reg(4),
      I1 => req_cnt_q_reg(5),
      I2 => req_cnt_q_reg(7),
      I3 => req_cnt_q_reg(6),
      O => \req_cnt_q[7]_i_6_n_0\
    );
\req_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_axi_n_6,
      CLR => SR(0),
      D => req_cnt_q(0),
      Q => req_cnt_q_reg(0)
    );
\req_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_axi_n_6,
      CLR => SR(0),
      D => req_cnt_q(1),
      Q => req_cnt_q_reg(1)
    );
\req_cnt_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_axi_n_6,
      CLR => SR(0),
      D => req_cnt_q(2),
      Q => req_cnt_q_reg(2)
    );
\req_cnt_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_axi_n_6,
      CLR => SR(0),
      D => req_cnt_q(3),
      Q => req_cnt_q_reg(3)
    );
\req_cnt_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_axi_n_6,
      CLR => SR(0),
      D => req_cnt_q(4),
      Q => req_cnt_q_reg(4)
    );
\req_cnt_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_axi_n_6,
      CLR => SR(0),
      D => u_req_n_8,
      Q => req_cnt_q_reg(5)
    );
\req_cnt_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_axi_n_6,
      CLR => SR(0),
      D => req_cnt_q(6),
      Q => req_cnt_q_reg(6)
    );
\req_cnt_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_axi_n_6,
      CLR => SR(0),
      D => req_cnt_q(7),
      Q => req_cnt_q_reg(7)
    );
\resp_outstanding_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => '1',
      CLR => SR(0),
      D => u_axi_n_5,
      Q => resp_outstanding_q(0)
    );
\resp_outstanding_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => '1',
      CLR => SR(0),
      D => u_axi_n_13,
      Q => resp_outstanding_q(1)
    );
u_axi: entity work.design_1_sgp_renderOutput_0_dcache_axi_axi
     port map (
      ACLK => ACLK,
      D(1 downto 0) => \^d\(2 downto 1),
      E(0) => u_axi_n_6,
      Q(0) => req_cnt_q_reg_0(0),
      SR(0) => SR(0),
      awvalid_q_reg_0 => \^awvalid_q_reg\,
      awvalid_q_reg_1 => awvalid_q_reg_0,
      \buf_q_reg[0]_0\(0) => u_axi_n_14,
      \buf_q_reg[0]_1\ => \^d\(0),
      \buf_q_reg[10]_0\ => u_axi_n_71,
      \buf_q_reg[10]_1\ => u_req_n_145,
      \buf_q_reg[11]_0\ => u_axi_n_70,
      \buf_q_reg[11]_1\ => u_req_n_144,
      \buf_q_reg[12]_0\ => u_axi_n_69,
      \buf_q_reg[12]_1\ => u_req_n_143,
      \buf_q_reg[13]_0\ => u_axi_n_68,
      \buf_q_reg[13]_1\ => u_req_n_142,
      \buf_q_reg[14]_0\ => u_axi_n_67,
      \buf_q_reg[14]_1\ => u_req_n_141,
      \buf_q_reg[15]_0\ => u_axi_n_66,
      \buf_q_reg[15]_1\ => u_req_n_140,
      \buf_q_reg[16]_0\ => u_axi_n_65,
      \buf_q_reg[16]_1\ => u_req_n_139,
      \buf_q_reg[17]_0\ => u_axi_n_64,
      \buf_q_reg[17]_1\ => u_req_n_138,
      \buf_q_reg[18]_0\ => u_axi_n_63,
      \buf_q_reg[18]_1\ => u_req_n_137,
      \buf_q_reg[19]_0\ => u_axi_n_62,
      \buf_q_reg[19]_1\ => u_req_n_136,
      \buf_q_reg[20]_0\ => u_axi_n_61,
      \buf_q_reg[20]_1\ => u_req_n_135,
      \buf_q_reg[21]_0\ => u_axi_n_60,
      \buf_q_reg[21]_1\ => u_req_n_134,
      \buf_q_reg[22]_0\ => u_axi_n_59,
      \buf_q_reg[22]_1\ => u_req_n_133,
      \buf_q_reg[23]_0\ => u_axi_n_58,
      \buf_q_reg[23]_1\ => u_req_n_132,
      \buf_q_reg[24]_0\ => u_axi_n_57,
      \buf_q_reg[24]_1\ => u_req_n_131,
      \buf_q_reg[25]_0\ => u_axi_n_56,
      \buf_q_reg[25]_1\ => u_req_n_130,
      \buf_q_reg[26]_0\ => u_axi_n_55,
      \buf_q_reg[26]_1\ => u_req_n_129,
      \buf_q_reg[27]_0\ => u_axi_n_54,
      \buf_q_reg[27]_1\ => u_req_n_128,
      \buf_q_reg[28]_0\ => u_axi_n_53,
      \buf_q_reg[28]_1\ => u_req_n_127,
      \buf_q_reg[29]_0\ => u_axi_n_52,
      \buf_q_reg[29]_1\ => u_req_n_126,
      \buf_q_reg[30]_0\ => u_axi_n_51,
      \buf_q_reg[30]_1\ => u_req_n_125,
      \buf_q_reg[31]_0\ => u_axi_n_50,
      \buf_q_reg[31]_1\ => u_req_n_124,
      \buf_q_reg[32]_0\ => u_axi_n_49,
      \buf_q_reg[32]_1\ => u_req_n_123,
      \buf_q_reg[39]_0\ => u_axi_n_48,
      \buf_q_reg[39]_1\ => u_req_n_26,
      \buf_q_reg[3]_0\ => u_axi_n_78,
      \buf_q_reg[3]_1\ => u_req_n_152,
      \buf_q_reg[47]_0\ => u_axi_n_47,
      \buf_q_reg[47]_1\ => u_req_n_92,
      \buf_q_reg[48]_0\ => u_axi_n_46,
      \buf_q_reg[48]_1\ => u_req_n_91,
      \buf_q_reg[49]_0\ => u_axi_n_45,
      \buf_q_reg[49]_1\ => u_req_n_90,
      \buf_q_reg[4]_0\ => u_axi_n_77,
      \buf_q_reg[4]_1\ => u_req_n_151,
      \buf_q_reg[50]_0\ => u_axi_n_44,
      \buf_q_reg[50]_1\ => u_req_n_89,
      \buf_q_reg[51]_0\ => u_axi_n_43,
      \buf_q_reg[51]_1\ => u_req_n_88,
      \buf_q_reg[52]_0\ => u_axi_n_42,
      \buf_q_reg[52]_1\ => u_req_n_87,
      \buf_q_reg[53]_0\ => u_axi_n_41,
      \buf_q_reg[53]_1\ => u_req_n_86,
      \buf_q_reg[54]_0\ => u_axi_n_40,
      \buf_q_reg[54]_1\ => u_req_n_85,
      \buf_q_reg[55]_0\ => u_axi_n_39,
      \buf_q_reg[55]_1\ => u_req_n_84,
      \buf_q_reg[56]_0\ => u_axi_n_38,
      \buf_q_reg[56]_1\ => u_req_n_83,
      \buf_q_reg[57]_0\ => u_axi_n_37,
      \buf_q_reg[57]_1\ => u_req_n_82,
      \buf_q_reg[58]_0\ => u_axi_n_36,
      \buf_q_reg[58]_1\ => u_req_n_81,
      \buf_q_reg[59]_0\ => u_axi_n_35,
      \buf_q_reg[59]_1\ => u_req_n_80,
      \buf_q_reg[5]_0\ => u_axi_n_76,
      \buf_q_reg[5]_1\ => u_req_n_150,
      \buf_q_reg[60]_0\ => u_axi_n_34,
      \buf_q_reg[60]_1\ => u_req_n_79,
      \buf_q_reg[61]_0\ => u_axi_n_33,
      \buf_q_reg[61]_1\ => u_req_n_78,
      \buf_q_reg[62]_0\ => u_axi_n_32,
      \buf_q_reg[62]_1\ => u_req_n_77,
      \buf_q_reg[63]_0\ => u_axi_n_31,
      \buf_q_reg[63]_1\ => u_req_n_76,
      \buf_q_reg[64]_0\ => u_axi_n_30,
      \buf_q_reg[64]_1\ => u_req_n_75,
      \buf_q_reg[65]_0\ => u_axi_n_29,
      \buf_q_reg[65]_1\ => u_req_n_74,
      \buf_q_reg[66]_0\ => u_axi_n_28,
      \buf_q_reg[66]_1\ => u_req_n_73,
      \buf_q_reg[67]_0\ => u_axi_n_27,
      \buf_q_reg[67]_1\ => u_req_n_72,
      \buf_q_reg[68]_0\ => u_axi_n_26,
      \buf_q_reg[68]_1\ => u_req_n_71,
      \buf_q_reg[69]_0\ => u_axi_n_25,
      \buf_q_reg[69]_1\ => u_req_n_70,
      \buf_q_reg[6]_0\ => u_axi_n_75,
      \buf_q_reg[6]_1\ => u_req_n_149,
      \buf_q_reg[70]_0\ => u_axi_n_24,
      \buf_q_reg[70]_1\ => u_req_n_69,
      \buf_q_reg[71]_0\ => u_axi_n_23,
      \buf_q_reg[71]_1\ => u_req_n_68,
      \buf_q_reg[72]_0\ => u_axi_n_22,
      \buf_q_reg[72]_1\ => u_req_n_67,
      \buf_q_reg[73]_0\ => u_axi_n_21,
      \buf_q_reg[73]_1\ => u_req_n_66,
      \buf_q_reg[74]_0\ => u_axi_n_20,
      \buf_q_reg[74]_1\ => u_req_n_65,
      \buf_q_reg[75]_0\ => u_axi_n_19,
      \buf_q_reg[75]_1\ => u_req_n_64,
      \buf_q_reg[76]_0\ => u_axi_n_18,
      \buf_q_reg[76]_1\ => u_req_n_63,
      \buf_q_reg[77]_0\ => u_axi_n_17,
      \buf_q_reg[77]_1\ => u_req_n_62,
      \buf_q_reg[78]_0\ => u_axi_n_16,
      \buf_q_reg[78]_1\ => u_req_n_61,
      \buf_q_reg[7]_0\ => u_axi_n_74,
      \buf_q_reg[7]_1\ => u_req_n_148,
      \buf_q_reg[82]_0\ => u_axi_n_15,
      \buf_q_reg[82]_1\ => u_req_n_28,
      \buf_q_reg[8]_0\ => u_axi_n_73,
      \buf_q_reg[8]_1\ => u_req_n_147,
      \buf_q_reg[9]_0\ => u_axi_n_72,
      \buf_q_reg[9]_1\ => u_req_n_146,
      inport_accept_o2 => inport_accept_o2,
      m_axi_arready => m_axi_arready,
      m_axi_awready => m_axi_awready,
      m_axi_awready_0 => m_axi_awready_0,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rlast => m_axi_rlast,
      m_axi_rvalid => m_axi_rvalid,
      m_axi_rvalid_0 => u_axi_n_5,
      m_axi_rvalid_1 => u_axi_n_13,
      m_axi_wready => m_axi_wready,
      \req_cnt_q_reg[0]_0\ => u_req_n_21,
      \req_cnt_q_reg[0]_1\ => u_req_n_17,
      \req_cnt_q_reg[0]_2\(0) => p_0_in(0),
      \req_cnt_q_reg[1]_0\(0) => \ram_q_reg[1]_2\(71),
      \req_cnt_q_reg[1]_1\ => \^rd_ptr_q_reg[0]\,
      \req_cnt_q_reg[1]_2\(0) => \ram_q_reg[0]_3\(71),
      \req_cnt_q_reg[6]_0\ => u_axi_n_12,
      \req_cnt_q_reg[6]_1\(0) => req_cnt_q0,
      resp_outstanding_q(1 downto 0) => resp_outstanding_q(1 downto 0),
      valid_q_reg_inv_0 => \^valid_q_reg_inv\,
      valid_q_reg_inv_1 => \^valid_q_reg_inv_0\,
      valid_q_reg_inv_2 => valid_q_reg_inv_1,
      wlast_q => wlast_q,
      wlast_q_reg_0 => wlast_q_reg,
      wvalid_q_reg_0 => \^wvalid_q_reg\,
      wvalid_q_reg_1 => wvalid_q_reg_0
    );
u_req: entity work.design_1_sgp_renderOutput_0_dcache_axi_fifo
     port map (
      ACLK => ACLK,
      ARESETN => ARESETN,
      D(0) => u_req_n_8,
      E(0) => E(0),
      \FSM_sequential_state_q[3]_i_3\ => \FSM_sequential_state_q[3]_i_3\,
      Q(7 downto 0) => req_cnt_q_reg(7 downto 0),
      SR(0) => SR(0),
      \buf_q_reg[0]\ => \^d\(0),
      \buf_q_reg[0]_0\(0) => u_axi_n_14,
      \count_q_reg[0]_0\ => \count_q_reg[0]\,
      \count_q_reg[0]_1\ => \count_q_reg[0]_0\,
      \count_q_reg[0]_2\ => u_req_n_21,
      \count_q_reg[1]_0\ => \count_q_reg[1]\,
      \count_q_reg[1]_1\ => \count_q_reg[1]_0\,
      \count_q_reg[1]_2\ => \count_q_reg[1]_1\,
      \count_q_reg[1]_3\ => \^valid_q_reg_inv_0\,
      m_axi_araddr(29 downto 0) => m_axi_araddr(29 downto 0),
      \m_axi_araddr[30]\ => u_axi_n_50,
      \m_axi_araddr[31]\ => u_axi_n_49,
      m_axi_araddr_10_sp_1 => u_axi_n_70,
      m_axi_araddr_11_sp_1 => u_axi_n_69,
      m_axi_araddr_12_sp_1 => u_axi_n_68,
      m_axi_araddr_13_sp_1 => u_axi_n_67,
      m_axi_araddr_14_sp_1 => u_axi_n_66,
      m_axi_araddr_15_sp_1 => u_axi_n_65,
      m_axi_araddr_16_sp_1 => u_axi_n_64,
      m_axi_araddr_17_sp_1 => u_axi_n_63,
      m_axi_araddr_18_sp_1 => u_axi_n_62,
      m_axi_araddr_19_sp_1 => u_axi_n_61,
      m_axi_araddr_20_sp_1 => u_axi_n_60,
      m_axi_araddr_21_sp_1 => u_axi_n_59,
      m_axi_araddr_22_sp_1 => u_axi_n_58,
      m_axi_araddr_23_sp_1 => u_axi_n_57,
      m_axi_araddr_24_sp_1 => u_axi_n_56,
      m_axi_araddr_25_sp_1 => u_axi_n_55,
      m_axi_araddr_26_sp_1 => u_axi_n_54,
      m_axi_araddr_27_sp_1 => u_axi_n_53,
      m_axi_araddr_28_sp_1 => u_axi_n_52,
      m_axi_araddr_29_sp_1 => u_axi_n_51,
      m_axi_araddr_2_sp_1 => u_axi_n_78,
      m_axi_araddr_3_sp_1 => u_axi_n_77,
      m_axi_araddr_4_sp_1 => u_axi_n_76,
      m_axi_araddr_5_sp_1 => u_axi_n_75,
      m_axi_araddr_6_sp_1 => u_axi_n_74,
      m_axi_araddr_7_sp_1 => u_axi_n_73,
      m_axi_araddr_8_sp_1 => u_axi_n_72,
      m_axi_araddr_9_sp_1 => u_axi_n_71,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_arvalid_0 => \^valid_q_reg_inv\,
      m_axi_awlen(0) => m_axi_awlen(0),
      m_axi_awlen_0_sp_1 => u_axi_n_48,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_0 => \^awvalid_q_reg\,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wdata_0_sp_1 => u_axi_n_47,
      m_axi_wdata_10_sp_1 => u_axi_n_37,
      m_axi_wdata_11_sp_1 => u_axi_n_36,
      m_axi_wdata_12_sp_1 => u_axi_n_35,
      m_axi_wdata_13_sp_1 => u_axi_n_34,
      m_axi_wdata_14_sp_1 => u_axi_n_33,
      m_axi_wdata_15_sp_1 => u_axi_n_32,
      m_axi_wdata_16_sp_1 => u_axi_n_31,
      m_axi_wdata_17_sp_1 => u_axi_n_30,
      m_axi_wdata_18_sp_1 => u_axi_n_29,
      m_axi_wdata_19_sp_1 => u_axi_n_28,
      m_axi_wdata_1_sp_1 => u_axi_n_46,
      m_axi_wdata_20_sp_1 => u_axi_n_27,
      m_axi_wdata_21_sp_1 => u_axi_n_26,
      m_axi_wdata_22_sp_1 => u_axi_n_25,
      m_axi_wdata_23_sp_1 => u_axi_n_24,
      m_axi_wdata_24_sp_1 => u_axi_n_23,
      m_axi_wdata_25_sp_1 => u_axi_n_22,
      m_axi_wdata_26_sp_1 => u_axi_n_21,
      m_axi_wdata_27_sp_1 => u_axi_n_20,
      m_axi_wdata_28_sp_1 => u_axi_n_19,
      m_axi_wdata_29_sp_1 => u_axi_n_18,
      m_axi_wdata_2_sp_1 => u_axi_n_45,
      m_axi_wdata_30_sp_1 => u_axi_n_17,
      m_axi_wdata_31_sp_1 => u_axi_n_16,
      m_axi_wdata_3_sp_1 => u_axi_n_44,
      m_axi_wdata_4_sp_1 => u_axi_n_43,
      m_axi_wdata_5_sp_1 => u_axi_n_42,
      m_axi_wdata_6_sp_1 => u_axi_n_41,
      m_axi_wdata_7_sp_1 => u_axi_n_40,
      m_axi_wdata_8_sp_1 => u_axi_n_39,
      m_axi_wdata_9_sp_1 => u_axi_n_38,
      m_axi_wready => m_axi_wready,
      m_axi_wready_0 => m_axi_wready_0,
      m_axi_wstrb(0) => m_axi_wstrb(0),
      m_axi_wstrb_0_sp_1 => u_axi_n_15,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_0 => \^wvalid_q_reg\,
      pmem_wr_q(0) => pmem_wr_q(0),
      \pmem_wr_q_reg[3]\ => \pmem_wr_q_reg[3]\,
      \pmem_wr_q_reg[3]_0\ => \pmem_wr_q_reg[3]_0\,
      \ram_q_reg[0][2]_0\ => \ram_q_reg[0][2]\,
      \ram_q_reg[0][2]_1\ => \ram_q_reg[0][2]_0\,
      \ram_q_reg[0][68]_0\(0) => req_cnt_q0,
      \ram_q_reg[0][68]_1\ => u_req_n_17,
      \ram_q_reg[0][71]_0\(0) => \ram_q_reg[0]_3\(71),
      \ram_q_reg[1][10]_0\ => u_req_n_144,
      \ram_q_reg[1][11]_0\ => u_req_n_143,
      \ram_q_reg[1][12]_0\ => u_req_n_142,
      \ram_q_reg[1][13]_0\ => u_req_n_141,
      \ram_q_reg[1][14]_0\ => u_req_n_140,
      \ram_q_reg[1][15]_0\ => u_req_n_139,
      \ram_q_reg[1][16]_0\ => u_req_n_138,
      \ram_q_reg[1][17]_0\ => u_req_n_137,
      \ram_q_reg[1][18]_0\ => u_req_n_136,
      \ram_q_reg[1][19]_0\ => u_req_n_135,
      \ram_q_reg[1][20]_0\ => u_req_n_134,
      \ram_q_reg[1][21]_0\ => u_req_n_133,
      \ram_q_reg[1][22]_0\ => u_req_n_132,
      \ram_q_reg[1][23]_0\ => u_req_n_131,
      \ram_q_reg[1][24]_0\ => u_req_n_130,
      \ram_q_reg[1][25]_0\ => u_req_n_129,
      \ram_q_reg[1][26]_0\ => u_req_n_128,
      \ram_q_reg[1][27]_0\ => u_req_n_127,
      \ram_q_reg[1][28]_0\ => u_req_n_126,
      \ram_q_reg[1][29]_0\ => u_req_n_125,
      \ram_q_reg[1][2]_0\ => u_req_n_152,
      \ram_q_reg[1][30]_0\ => u_req_n_124,
      \ram_q_reg[1][31]_0\ => u_req_n_123,
      \ram_q_reg[1][32]_0\ => u_req_n_92,
      \ram_q_reg[1][33]_0\ => u_req_n_91,
      \ram_q_reg[1][34]_0\ => u_req_n_90,
      \ram_q_reg[1][35]_0\ => u_req_n_89,
      \ram_q_reg[1][36]_0\ => u_req_n_88,
      \ram_q_reg[1][37]_0\ => u_req_n_87,
      \ram_q_reg[1][38]_0\ => u_req_n_86,
      \ram_q_reg[1][39]_0\ => u_req_n_85,
      \ram_q_reg[1][3]_0\ => u_req_n_151,
      \ram_q_reg[1][40]_0\ => u_req_n_84,
      \ram_q_reg[1][41]_0\ => u_req_n_83,
      \ram_q_reg[1][42]_0\ => u_req_n_82,
      \ram_q_reg[1][43]_0\ => u_req_n_81,
      \ram_q_reg[1][44]_0\ => u_req_n_80,
      \ram_q_reg[1][45]_0\ => u_req_n_79,
      \ram_q_reg[1][46]_0\ => u_req_n_78,
      \ram_q_reg[1][47]_0\ => u_req_n_77,
      \ram_q_reg[1][48]_0\ => u_req_n_76,
      \ram_q_reg[1][49]_0\ => u_req_n_75,
      \ram_q_reg[1][4]_0\ => u_req_n_150,
      \ram_q_reg[1][50]_0\ => u_req_n_74,
      \ram_q_reg[1][51]_0\ => u_req_n_73,
      \ram_q_reg[1][52]_0\ => u_req_n_72,
      \ram_q_reg[1][53]_0\ => u_req_n_71,
      \ram_q_reg[1][54]_0\ => u_req_n_70,
      \ram_q_reg[1][55]_0\ => u_req_n_69,
      \ram_q_reg[1][56]_0\ => u_req_n_68,
      \ram_q_reg[1][57]_0\ => u_req_n_67,
      \ram_q_reg[1][58]_0\ => u_req_n_66,
      \ram_q_reg[1][59]_0\ => u_req_n_65,
      \ram_q_reg[1][5]_0\ => u_req_n_149,
      \ram_q_reg[1][60]_0\ => u_req_n_64,
      \ram_q_reg[1][61]_0\ => u_req_n_63,
      \ram_q_reg[1][62]_0\ => u_req_n_62,
      \ram_q_reg[1][63]_0\ => u_req_n_61,
      \ram_q_reg[1][67]_0\ => u_req_n_28,
      \ram_q_reg[1][6]_0\ => u_req_n_148,
      \ram_q_reg[1][71]_0\(0) => \ram_q_reg[1]_2\(71),
      \ram_q_reg[1][71]_1\ => u_req_n_26,
      \ram_q_reg[1][71]_2\(64 downto 0) => \ram_q_reg[1][71]\(64 downto 0),
      \ram_q_reg[1][7]_0\ => u_req_n_147,
      \ram_q_reg[1][8]_0\ => u_req_n_146,
      \ram_q_reg[1][9]_0\ => u_req_n_145,
      \rd_ptr_q_reg[0]_0\ => \^rd_ptr_q_reg[0]\,
      \rd_ptr_q_reg[0]_1\ => \rd_ptr_q_reg[0]_0\,
      req_cnt_q(6 downto 5) => req_cnt_q(7 downto 6),
      req_cnt_q(4 downto 0) => req_cnt_q(4 downto 0),
      \req_cnt_q_reg[0]\(0) => p_0_in(0),
      \req_cnt_q_reg[0]_0\ => \req_cnt_q[7]_i_5_n_0\,
      \req_cnt_q_reg[0]_1\(0) => req_cnt_q_reg_0(0),
      \req_cnt_q_reg[0]_2\ => u_axi_n_12,
      resp_outstanding_q(1 downto 0) => resp_outstanding_q(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sgp_renderOutput_0_dcache_core is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pmem_addr_q_reg[31]_0\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    flushing_q_reg_0 : out STD_LOGIC;
    flush_last_q_reg_0 : out STD_LOGIC;
    pmem_rd_q : out STD_LOGIC;
    pmem_wr0_q_reg_0 : out STD_LOGIC;
    \replace_way_q_reg[0]_0\ : out STD_LOGIC;
    pmem_wr_q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \flush_addr_q_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg2_reg[2]\ : out STD_LOGIC;
    pmem_rd_q_reg_0 : out STD_LOGIC;
    \FSM_sequential_state_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pmem_rd_q_reg_1 : out STD_LOGIC;
    \mem_wr_m_q_reg[2]_0\ : out STD_LOGIC;
    \FSM_sequential_state_q_reg[0]_0\ : out STD_LOGIC;
    ram_read0_q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pmem_len_q_reg[7]_0\ : out STD_LOGIC;
    \flush_addr_q_reg[4]_0\ : out STD_LOGIC;
    \FSM_sequential_state_q_reg[0]_1\ : out STD_LOGIC;
    \FSM_sequential_state_q_reg[2]_0\ : out STD_LOGIC;
    \slv_reg2_reg[2]_0\ : out STD_LOGIC;
    flushing_q_reg_1 : out STD_LOGIC;
    \FSM_sequential_state_q_reg[0]_2\ : out STD_LOGIC;
    mem_ack_o : out STD_LOGIC;
    \pmem_wr_q_reg[3]_0\ : out STD_LOGIC;
    \FSM_sequential_state_q_reg[0]_3\ : out STD_LOGIC;
    \pmem_write_data_q_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    ACLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    in8 : in STD_LOGIC;
    in7 : in STD_LOGIC;
    flushing_q_reg_2 : in STD_LOGIC;
    flush_last_q_reg_1 : in STD_LOGIC;
    pmem_rd_q_reg_2 : in STD_LOGIC;
    pmem_wr0_q_reg_1 : in STD_LOGIC;
    \replace_way_q_reg[0]_1\ : in STD_LOGIC;
    \pmem_wr_q_reg[3]_1\ : in STD_LOGIC;
    \pmem_addr_q_reg[31]_1\ : in STD_LOGIC;
    \pmem_addr_q_reg[31]_2\ : in STD_LOGIC;
    \pmem_addr_q_reg[31]_3\ : in STD_LOGIC;
    flushing_q_reg_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_writeback_m_q_reg_0 : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    \pmem_write_data_q_reg[31]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \FSM_sequential_state_q_reg[3]_0\ : in STD_LOGIC;
    \FSM_sequential_state_q_reg[3]_1\ : in STD_LOGIC;
    \mem_wr_m_q_reg[2]_1\ : in STD_LOGIC;
    \FSM_sequential_state_q_reg[2]_1\ : in STD_LOGIC;
    ram_reg_0_63_0_2_i_21 : in STD_LOGIC;
    ram_reg_1_0 : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC;
    dropped_q : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sgp_renderOutput_0_dcache_core : entity is "dcache_core";
end design_1_sgp_renderOutput_0_dcache_core;

architecture STRUCTURE of design_1_sgp_renderOutput_0_dcache_core is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_sequential_state_q[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_q[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_q[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_q[1]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_q[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_q[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_q[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_q[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_q[3]_i_4_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_q_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_q_reg[0]_1\ : STD_LOGIC;
  signal \^fsm_sequential_state_q_reg[0]_2\ : STD_LOGIC;
  signal \^fsm_sequential_state_q_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr0_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal addr1_i : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal data0_data_out_m_w : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal data1_write_m_r : STD_LOGIC_VECTOR ( 3 to 3 );
  signal data_addr_m_r : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \data_write_addr_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_write_addr_q_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_write_addr_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_write_addr_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_write_addr_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_write_addr_q_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_write_addr_q_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_write_addr_q_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_write_addr_q_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_write_addr_q_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_write_addr_q_reg_n_0_[9]\ : STD_LOGIC;
  signal \flush_addr_q[5]_i_2_n_0\ : STD_LOGIC;
  signal \^flush_addr_q_reg[4]_0\ : STD_LOGIC;
  signal \^flush_addr_q_reg[7]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^flush_last_q_reg_0\ : STD_LOGIC;
  signal flushing_q_i_3_n_0 : STD_LOGIC;
  signal \^flushing_q_reg_0\ : STD_LOGIC;
  signal in6 : STD_LOGIC;
  signal \mem_addr_m_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \mem_addr_m_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \mem_addr_m_q_reg_n_0_[4]\ : STD_LOGIC;
  signal mem_data_m_q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mem_flush_m_q_reg_n_0 : STD_LOGIC;
  signal mem_inval_m_q : STD_LOGIC;
  signal mem_tag_m_q : STD_LOGIC;
  signal mem_wr_m_q : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^mem_wr_m_q_reg[2]_0\ : STD_LOGIC;
  signal mem_writeback_m_q : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal p_3_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_3_in1_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal pmem_addr_q : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal pmem_addr_q0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal pmem_addr_q00_in : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \pmem_addr_q0_carry__0_n_0\ : STD_LOGIC;
  signal \pmem_addr_q0_carry__0_n_1\ : STD_LOGIC;
  signal \pmem_addr_q0_carry__0_n_2\ : STD_LOGIC;
  signal \pmem_addr_q0_carry__0_n_3\ : STD_LOGIC;
  signal \pmem_addr_q0_carry__1_n_0\ : STD_LOGIC;
  signal \pmem_addr_q0_carry__1_n_1\ : STD_LOGIC;
  signal \pmem_addr_q0_carry__1_n_2\ : STD_LOGIC;
  signal \pmem_addr_q0_carry__1_n_3\ : STD_LOGIC;
  signal \pmem_addr_q0_carry__2_n_0\ : STD_LOGIC;
  signal \pmem_addr_q0_carry__2_n_1\ : STD_LOGIC;
  signal \pmem_addr_q0_carry__2_n_2\ : STD_LOGIC;
  signal \pmem_addr_q0_carry__2_n_3\ : STD_LOGIC;
  signal \pmem_addr_q0_carry__3_n_0\ : STD_LOGIC;
  signal \pmem_addr_q0_carry__3_n_1\ : STD_LOGIC;
  signal \pmem_addr_q0_carry__3_n_2\ : STD_LOGIC;
  signal \pmem_addr_q0_carry__3_n_3\ : STD_LOGIC;
  signal \pmem_addr_q0_carry__4_n_0\ : STD_LOGIC;
  signal \pmem_addr_q0_carry__4_n_1\ : STD_LOGIC;
  signal \pmem_addr_q0_carry__4_n_2\ : STD_LOGIC;
  signal \pmem_addr_q0_carry__4_n_3\ : STD_LOGIC;
  signal \pmem_addr_q0_carry__5_n_0\ : STD_LOGIC;
  signal \pmem_addr_q0_carry__5_n_1\ : STD_LOGIC;
  signal \pmem_addr_q0_carry__5_n_2\ : STD_LOGIC;
  signal \pmem_addr_q0_carry__5_n_3\ : STD_LOGIC;
  signal \pmem_addr_q0_carry__6_n_2\ : STD_LOGIC;
  signal \pmem_addr_q0_carry__6_n_3\ : STD_LOGIC;
  signal pmem_addr_q0_carry_i_1_n_0 : STD_LOGIC;
  signal pmem_addr_q0_carry_n_0 : STD_LOGIC;
  signal pmem_addr_q0_carry_n_1 : STD_LOGIC;
  signal pmem_addr_q0_carry_n_2 : STD_LOGIC;
  signal pmem_addr_q0_carry_n_3 : STD_LOGIC;
  signal \pmem_addr_q0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \pmem_addr_q0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \pmem_addr_q0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \pmem_addr_q0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \pmem_addr_q0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \pmem_addr_q0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \pmem_addr_q0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \pmem_addr_q0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \pmem_addr_q0_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \pmem_addr_q0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \pmem_addr_q0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \pmem_addr_q0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \pmem_addr_q0_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \pmem_addr_q0_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \pmem_addr_q0_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \pmem_addr_q0_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \pmem_addr_q0_inferred__0/i__carry__4_n_0\ : STD_LOGIC;
  signal \pmem_addr_q0_inferred__0/i__carry__4_n_1\ : STD_LOGIC;
  signal \pmem_addr_q0_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \pmem_addr_q0_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \pmem_addr_q0_inferred__0/i__carry__5_n_0\ : STD_LOGIC;
  signal \pmem_addr_q0_inferred__0/i__carry__5_n_1\ : STD_LOGIC;
  signal \pmem_addr_q0_inferred__0/i__carry__5_n_2\ : STD_LOGIC;
  signal \pmem_addr_q0_inferred__0/i__carry__5_n_3\ : STD_LOGIC;
  signal \pmem_addr_q0_inferred__0/i__carry__6_n_2\ : STD_LOGIC;
  signal \pmem_addr_q0_inferred__0/i__carry__6_n_3\ : STD_LOGIC;
  signal \pmem_addr_q0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \pmem_addr_q0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \pmem_addr_q0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \pmem_addr_q0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \pmem_addr_q[31]_i_11_n_0\ : STD_LOGIC;
  signal \pmem_addr_q[31]_i_6_n_0\ : STD_LOGIC;
  signal \^pmem_addr_q_reg[31]_0\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal pmem_cache_addr_w : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \pmem_len_q[5]_i_2_n_0\ : STD_LOGIC;
  signal \pmem_len_q[7]_i_3_n_0\ : STD_LOGIC;
  signal \pmem_len_q__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^pmem_len_q_reg[7]_0\ : STD_LOGIC;
  signal \^pmem_rd_q\ : STD_LOGIC;
  signal \^pmem_rd_q_reg_0\ : STD_LOGIC;
  signal \^pmem_wr0_q_reg_0\ : STD_LOGIC;
  signal \^pmem_wr_q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pmem_write_data_q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^pmem_write_data_q_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ram_read0_q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ram_read0_q0__0\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \ram_read0_q2__0\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal ram_reg_0_63_0_2_i_22_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_i_29_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_i_30_n_0 : STD_LOGIC;
  signal \replace_way_q[0]_i_5_n_0\ : STD_LOGIC;
  signal \^replace_way_q_reg[0]_0\ : STD_LOGIC;
  signal \^slv_reg2_reg[2]\ : STD_LOGIC;
  signal state_q : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tag0_data_out_m_w : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \tag0_hit_m_w0_carry__0_n_2\ : STD_LOGIC;
  signal \tag0_hit_m_w0_carry__0_n_3\ : STD_LOGIC;
  signal tag0_hit_m_w0_carry_n_0 : STD_LOGIC;
  signal tag0_hit_m_w0_carry_n_1 : STD_LOGIC;
  signal tag0_hit_m_w0_carry_n_2 : STD_LOGIC;
  signal tag0_hit_m_w0_carry_n_3 : STD_LOGIC;
  signal tag1_data_out_m_w : STD_LOGIC_VECTOR ( 20 downto 19 );
  signal tag1_hit_m_w0 : STD_LOGIC;
  signal \tag1_hit_m_w0_carry__0_n_2\ : STD_LOGIC;
  signal \tag1_hit_m_w0_carry__0_n_3\ : STD_LOGIC;
  signal tag1_hit_m_w0_carry_n_0 : STD_LOGIC;
  signal tag1_hit_m_w0_carry_n_1 : STD_LOGIC;
  signal tag1_hit_m_w0_carry_n_2 : STD_LOGIC;
  signal tag1_hit_m_w0_carry_n_3 : STD_LOGIC;
  signal tag_data_in_m_r : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal u_data0_n_0 : STD_LOGIC;
  signal u_data1_n_0 : STD_LOGIC;
  signal u_data1_n_10 : STD_LOGIC;
  signal u_data1_n_19 : STD_LOGIC;
  signal u_data1_n_2 : STD_LOGIC;
  signal u_data1_n_20 : STD_LOGIC;
  signal u_data1_n_21 : STD_LOGIC;
  signal u_data1_n_22 : STD_LOGIC;
  signal u_data1_n_23 : STD_LOGIC;
  signal u_data1_n_24 : STD_LOGIC;
  signal u_data1_n_25 : STD_LOGIC;
  signal u_data1_n_26 : STD_LOGIC;
  signal u_data1_n_27 : STD_LOGIC;
  signal u_data1_n_28 : STD_LOGIC;
  signal u_data1_n_29 : STD_LOGIC;
  signal u_data1_n_3 : STD_LOGIC;
  signal u_data1_n_30 : STD_LOGIC;
  signal u_data1_n_4 : STD_LOGIC;
  signal u_data1_n_5 : STD_LOGIC;
  signal u_data1_n_55 : STD_LOGIC;
  signal u_data1_n_56 : STD_LOGIC;
  signal u_data1_n_57 : STD_LOGIC;
  signal u_data1_n_58 : STD_LOGIC;
  signal u_data1_n_59 : STD_LOGIC;
  signal u_data1_n_6 : STD_LOGIC;
  signal u_data1_n_60 : STD_LOGIC;
  signal u_data1_n_61 : STD_LOGIC;
  signal u_data1_n_62 : STD_LOGIC;
  signal u_data1_n_63 : STD_LOGIC;
  signal u_data1_n_7 : STD_LOGIC;
  signal u_data1_n_8 : STD_LOGIC;
  signal u_data1_n_9 : STD_LOGIC;
  signal u_tag0_n_10 : STD_LOGIC;
  signal u_tag0_n_109 : STD_LOGIC;
  signal u_tag0_n_11 : STD_LOGIC;
  signal u_tag0_n_110 : STD_LOGIC;
  signal u_tag0_n_111 : STD_LOGIC;
  signal u_tag0_n_112 : STD_LOGIC;
  signal u_tag0_n_115 : STD_LOGIC;
  signal u_tag0_n_116 : STD_LOGIC;
  signal u_tag0_n_117 : STD_LOGIC;
  signal u_tag0_n_118 : STD_LOGIC;
  signal u_tag0_n_119 : STD_LOGIC;
  signal u_tag0_n_12 : STD_LOGIC;
  signal u_tag0_n_120 : STD_LOGIC;
  signal u_tag0_n_121 : STD_LOGIC;
  signal u_tag0_n_122 : STD_LOGIC;
  signal u_tag0_n_123 : STD_LOGIC;
  signal u_tag0_n_124 : STD_LOGIC;
  signal u_tag0_n_125 : STD_LOGIC;
  signal u_tag0_n_126 : STD_LOGIC;
  signal u_tag0_n_127 : STD_LOGIC;
  signal u_tag0_n_128 : STD_LOGIC;
  signal u_tag0_n_129 : STD_LOGIC;
  signal u_tag0_n_13 : STD_LOGIC;
  signal u_tag0_n_130 : STD_LOGIC;
  signal u_tag0_n_131 : STD_LOGIC;
  signal u_tag0_n_132 : STD_LOGIC;
  signal u_tag0_n_133 : STD_LOGIC;
  signal u_tag0_n_134 : STD_LOGIC;
  signal u_tag0_n_135 : STD_LOGIC;
  signal u_tag0_n_136 : STD_LOGIC;
  signal u_tag0_n_137 : STD_LOGIC;
  signal u_tag0_n_138 : STD_LOGIC;
  signal u_tag0_n_139 : STD_LOGIC;
  signal u_tag0_n_14 : STD_LOGIC;
  signal u_tag0_n_140 : STD_LOGIC;
  signal u_tag0_n_141 : STD_LOGIC;
  signal u_tag0_n_142 : STD_LOGIC;
  signal u_tag0_n_143 : STD_LOGIC;
  signal u_tag0_n_144 : STD_LOGIC;
  signal u_tag0_n_145 : STD_LOGIC;
  signal u_tag0_n_146 : STD_LOGIC;
  signal u_tag0_n_147 : STD_LOGIC;
  signal u_tag0_n_148 : STD_LOGIC;
  signal u_tag0_n_149 : STD_LOGIC;
  signal u_tag0_n_15 : STD_LOGIC;
  signal u_tag0_n_150 : STD_LOGIC;
  signal u_tag0_n_151 : STD_LOGIC;
  signal u_tag0_n_152 : STD_LOGIC;
  signal u_tag0_n_153 : STD_LOGIC;
  signal u_tag0_n_154 : STD_LOGIC;
  signal u_tag0_n_155 : STD_LOGIC;
  signal u_tag0_n_156 : STD_LOGIC;
  signal u_tag0_n_157 : STD_LOGIC;
  signal u_tag0_n_158 : STD_LOGIC;
  signal u_tag0_n_159 : STD_LOGIC;
  signal u_tag0_n_16 : STD_LOGIC;
  signal u_tag0_n_160 : STD_LOGIC;
  signal u_tag0_n_161 : STD_LOGIC;
  signal u_tag0_n_162 : STD_LOGIC;
  signal u_tag0_n_163 : STD_LOGIC;
  signal u_tag0_n_164 : STD_LOGIC;
  signal u_tag0_n_165 : STD_LOGIC;
  signal u_tag0_n_166 : STD_LOGIC;
  signal u_tag0_n_167 : STD_LOGIC;
  signal u_tag0_n_168 : STD_LOGIC;
  signal u_tag0_n_169 : STD_LOGIC;
  signal u_tag0_n_17 : STD_LOGIC;
  signal u_tag0_n_170 : STD_LOGIC;
  signal u_tag0_n_171 : STD_LOGIC;
  signal u_tag0_n_172 : STD_LOGIC;
  signal u_tag0_n_173 : STD_LOGIC;
  signal u_tag0_n_174 : STD_LOGIC;
  signal u_tag0_n_175 : STD_LOGIC;
  signal u_tag0_n_176 : STD_LOGIC;
  signal u_tag0_n_177 : STD_LOGIC;
  signal u_tag0_n_178 : STD_LOGIC;
  signal u_tag0_n_179 : STD_LOGIC;
  signal u_tag0_n_18 : STD_LOGIC;
  signal u_tag0_n_180 : STD_LOGIC;
  signal u_tag0_n_181 : STD_LOGIC;
  signal u_tag0_n_182 : STD_LOGIC;
  signal u_tag0_n_183 : STD_LOGIC;
  signal u_tag0_n_184 : STD_LOGIC;
  signal u_tag0_n_185 : STD_LOGIC;
  signal u_tag0_n_186 : STD_LOGIC;
  signal u_tag0_n_187 : STD_LOGIC;
  signal u_tag0_n_188 : STD_LOGIC;
  signal u_tag0_n_189 : STD_LOGIC;
  signal u_tag0_n_19 : STD_LOGIC;
  signal u_tag0_n_190 : STD_LOGIC;
  signal u_tag0_n_191 : STD_LOGIC;
  signal u_tag0_n_192 : STD_LOGIC;
  signal u_tag0_n_193 : STD_LOGIC;
  signal u_tag0_n_194 : STD_LOGIC;
  signal u_tag0_n_195 : STD_LOGIC;
  signal u_tag0_n_196 : STD_LOGIC;
  signal u_tag0_n_197 : STD_LOGIC;
  signal u_tag0_n_198 : STD_LOGIC;
  signal u_tag0_n_199 : STD_LOGIC;
  signal u_tag0_n_2 : STD_LOGIC;
  signal u_tag0_n_20 : STD_LOGIC;
  signal u_tag0_n_21 : STD_LOGIC;
  signal u_tag0_n_22 : STD_LOGIC;
  signal u_tag0_n_23 : STD_LOGIC;
  signal u_tag0_n_24 : STD_LOGIC;
  signal u_tag0_n_25 : STD_LOGIC;
  signal u_tag0_n_26 : STD_LOGIC;
  signal u_tag0_n_27 : STD_LOGIC;
  signal u_tag0_n_28 : STD_LOGIC;
  signal u_tag0_n_29 : STD_LOGIC;
  signal u_tag0_n_3 : STD_LOGIC;
  signal u_tag0_n_30 : STD_LOGIC;
  signal u_tag0_n_31 : STD_LOGIC;
  signal u_tag0_n_32 : STD_LOGIC;
  signal u_tag0_n_33 : STD_LOGIC;
  signal u_tag0_n_34 : STD_LOGIC;
  signal u_tag0_n_35 : STD_LOGIC;
  signal u_tag0_n_36 : STD_LOGIC;
  signal u_tag0_n_37 : STD_LOGIC;
  signal u_tag0_n_38 : STD_LOGIC;
  signal u_tag0_n_39 : STD_LOGIC;
  signal u_tag0_n_4 : STD_LOGIC;
  signal u_tag0_n_40 : STD_LOGIC;
  signal u_tag0_n_41 : STD_LOGIC;
  signal u_tag0_n_42 : STD_LOGIC;
  signal u_tag0_n_43 : STD_LOGIC;
  signal u_tag0_n_44 : STD_LOGIC;
  signal u_tag0_n_45 : STD_LOGIC;
  signal u_tag0_n_46 : STD_LOGIC;
  signal u_tag0_n_47 : STD_LOGIC;
  signal u_tag0_n_48 : STD_LOGIC;
  signal u_tag0_n_49 : STD_LOGIC;
  signal u_tag0_n_50 : STD_LOGIC;
  signal u_tag0_n_51 : STD_LOGIC;
  signal u_tag0_n_52 : STD_LOGIC;
  signal u_tag0_n_53 : STD_LOGIC;
  signal u_tag0_n_54 : STD_LOGIC;
  signal u_tag0_n_55 : STD_LOGIC;
  signal u_tag0_n_56 : STD_LOGIC;
  signal u_tag0_n_57 : STD_LOGIC;
  signal u_tag0_n_66 : STD_LOGIC;
  signal u_tag0_n_67 : STD_LOGIC;
  signal u_tag0_n_68 : STD_LOGIC;
  signal u_tag0_n_69 : STD_LOGIC;
  signal u_tag0_n_70 : STD_LOGIC;
  signal u_tag0_n_71 : STD_LOGIC;
  signal u_tag0_n_72 : STD_LOGIC;
  signal u_tag0_n_73 : STD_LOGIC;
  signal u_tag0_n_74 : STD_LOGIC;
  signal u_tag0_n_75 : STD_LOGIC;
  signal u_tag0_n_76 : STD_LOGIC;
  signal u_tag0_n_77 : STD_LOGIC;
  signal u_tag0_n_78 : STD_LOGIC;
  signal u_tag0_n_79 : STD_LOGIC;
  signal u_tag0_n_80 : STD_LOGIC;
  signal u_tag0_n_81 : STD_LOGIC;
  signal u_tag0_n_82 : STD_LOGIC;
  signal u_tag0_n_83 : STD_LOGIC;
  signal u_tag0_n_84 : STD_LOGIC;
  signal u_tag0_n_88 : STD_LOGIC;
  signal u_tag0_n_9 : STD_LOGIC;
  signal u_tag1_n_101 : STD_LOGIC;
  signal u_tag1_n_104 : STD_LOGIC;
  signal u_tag1_n_105 : STD_LOGIC;
  signal u_tag1_n_107 : STD_LOGIC;
  signal u_tag1_n_108 : STD_LOGIC;
  signal u_tag1_n_109 : STD_LOGIC;
  signal u_tag1_n_110 : STD_LOGIC;
  signal u_tag1_n_111 : STD_LOGIC;
  signal u_tag1_n_112 : STD_LOGIC;
  signal u_tag1_n_113 : STD_LOGIC;
  signal u_tag1_n_114 : STD_LOGIC;
  signal u_tag1_n_115 : STD_LOGIC;
  signal u_tag1_n_116 : STD_LOGIC;
  signal u_tag1_n_117 : STD_LOGIC;
  signal u_tag1_n_118 : STD_LOGIC;
  signal u_tag1_n_119 : STD_LOGIC;
  signal u_tag1_n_120 : STD_LOGIC;
  signal u_tag1_n_121 : STD_LOGIC;
  signal u_tag1_n_122 : STD_LOGIC;
  signal u_tag1_n_123 : STD_LOGIC;
  signal u_tag1_n_124 : STD_LOGIC;
  signal u_tag1_n_125 : STD_LOGIC;
  signal u_tag1_n_126 : STD_LOGIC;
  signal u_tag1_n_127 : STD_LOGIC;
  signal u_tag1_n_128 : STD_LOGIC;
  signal u_tag1_n_129 : STD_LOGIC;
  signal u_tag1_n_130 : STD_LOGIC;
  signal u_tag1_n_131 : STD_LOGIC;
  signal u_tag1_n_132 : STD_LOGIC;
  signal u_tag1_n_133 : STD_LOGIC;
  signal u_tag1_n_134 : STD_LOGIC;
  signal u_tag1_n_135 : STD_LOGIC;
  signal u_tag1_n_136 : STD_LOGIC;
  signal u_tag1_n_137 : STD_LOGIC;
  signal u_tag1_n_28 : STD_LOGIC;
  signal u_tag1_n_29 : STD_LOGIC;
  signal u_tag1_n_30 : STD_LOGIC;
  signal u_tag1_n_31 : STD_LOGIC;
  signal u_tag1_n_32 : STD_LOGIC;
  signal u_tag1_n_33 : STD_LOGIC;
  signal u_tag1_n_34 : STD_LOGIC;
  signal u_tag1_n_35 : STD_LOGIC;
  signal u_tag1_n_36 : STD_LOGIC;
  signal u_tag1_n_37 : STD_LOGIC;
  signal u_tag1_n_38 : STD_LOGIC;
  signal u_tag1_n_40 : STD_LOGIC;
  signal u_tag1_n_43 : STD_LOGIC;
  signal u_tag1_n_44 : STD_LOGIC;
  signal u_tag1_n_45 : STD_LOGIC;
  signal u_tag1_n_46 : STD_LOGIC;
  signal u_tag1_n_47 : STD_LOGIC;
  signal u_tag1_n_48 : STD_LOGIC;
  signal u_tag1_n_49 : STD_LOGIC;
  signal u_tag1_n_50 : STD_LOGIC;
  signal u_tag1_n_51 : STD_LOGIC;
  signal u_tag1_n_52 : STD_LOGIC;
  signal u_tag1_n_53 : STD_LOGIC;
  signal u_tag1_n_54 : STD_LOGIC;
  signal u_tag1_n_55 : STD_LOGIC;
  signal u_tag1_n_56 : STD_LOGIC;
  signal u_tag1_n_57 : STD_LOGIC;
  signal u_tag1_n_58 : STD_LOGIC;
  signal u_tag1_n_59 : STD_LOGIC;
  signal u_tag1_n_60 : STD_LOGIC;
  signal u_tag1_n_61 : STD_LOGIC;
  signal u_tag1_n_62 : STD_LOGIC;
  signal u_tag1_n_63 : STD_LOGIC;
  signal u_tag1_n_64 : STD_LOGIC;
  signal u_tag1_n_65 : STD_LOGIC;
  signal u_tag1_n_66 : STD_LOGIC;
  signal u_tag1_n_67 : STD_LOGIC;
  signal u_tag1_n_68 : STD_LOGIC;
  signal u_tag1_n_69 : STD_LOGIC;
  signal u_tag1_n_70 : STD_LOGIC;
  signal u_tag1_n_71 : STD_LOGIC;
  signal u_tag1_n_72 : STD_LOGIC;
  signal u_tag1_n_73 : STD_LOGIC;
  signal u_tag1_n_74 : STD_LOGIC;
  signal u_tag1_n_75 : STD_LOGIC;
  signal u_tag1_n_76 : STD_LOGIC;
  signal u_tag1_n_77 : STD_LOGIC;
  signal u_tag1_n_78 : STD_LOGIC;
  signal u_tag1_n_79 : STD_LOGIC;
  signal u_tag1_n_83 : STD_LOGIC;
  signal u_tag1_n_94 : STD_LOGIC;
  signal u_tag1_n_96 : STD_LOGIC;
  signal u_tag1_n_97 : STD_LOGIC;
  signal u_tag1_n_98 : STD_LOGIC;
  signal \NLW_pmem_addr_q0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pmem_addr_q0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pmem_addr_q0_inferred__0/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pmem_addr_q0_inferred__0/i__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tag0_hit_m_w0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tag0_hit_m_w0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tag0_hit_m_w0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tag1_hit_m_w0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tag1_hit_m_w0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tag1_hit_m_w0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state_q[1]_i_3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \FSM_sequential_state_q[1]_i_7\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \FSM_sequential_state_q[2]_i_6\ : label is "soft_lutpair151";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_q_reg[0]\ : label is "STATE_LOOKUP:0000,STATE_READ:0110,STATE_FLUSH:0111,STATE_WRITEBACK:0011,STATE_FLUSH_ADDR:0100,STATE_RESET:1000,STATE_EVICT:0001,STATE_INVALIDATE:0101,STATE_REFILL:0010,STATE_EVICT_WAIT:1001,STATE_WRITE:1010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_q_reg[1]\ : label is "STATE_LOOKUP:0000,STATE_READ:0110,STATE_FLUSH:0111,STATE_WRITEBACK:0011,STATE_FLUSH_ADDR:0100,STATE_RESET:1000,STATE_EVICT:0001,STATE_INVALIDATE:0101,STATE_REFILL:0010,STATE_EVICT_WAIT:1001,STATE_WRITE:1010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_q_reg[2]\ : label is "STATE_LOOKUP:0000,STATE_READ:0110,STATE_FLUSH:0111,STATE_WRITEBACK:0011,STATE_FLUSH_ADDR:0100,STATE_RESET:1000,STATE_EVICT:0001,STATE_INVALIDATE:0101,STATE_REFILL:0010,STATE_EVICT_WAIT:1001,STATE_WRITE:1010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_q_reg[3]\ : label is "STATE_LOOKUP:0000,STATE_READ:0110,STATE_FLUSH:0111,STATE_WRITEBACK:0011,STATE_FLUSH_ADDR:0100,STATE_RESET:1000,STATE_EVICT:0001,STATE_INVALIDATE:0101,STATE_REFILL:0010,STATE_EVICT_WAIT:1001,STATE_WRITE:1010";
  attribute SOFT_HLUTNM of flushing_q_i_3 : label is "soft_lutpair150";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of pmem_addr_q0_carry : label is 35;
  attribute ADDER_THRESHOLD of \pmem_addr_q0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \pmem_addr_q0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \pmem_addr_q0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \pmem_addr_q0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \pmem_addr_q0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \pmem_addr_q0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \pmem_addr_q0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \pmem_addr_q0_inferred__0/i__carry\ : label is 35;
  attribute ADDER_THRESHOLD of \pmem_addr_q0_inferred__0/i__carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \pmem_addr_q0_inferred__0/i__carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \pmem_addr_q0_inferred__0/i__carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \pmem_addr_q0_inferred__0/i__carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \pmem_addr_q0_inferred__0/i__carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \pmem_addr_q0_inferred__0/i__carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \pmem_addr_q0_inferred__0/i__carry__6\ : label is 35;
  attribute SOFT_HLUTNM of \pmem_addr_q[31]_i_11\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \pmem_len_q[7]_i_3\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of ram_reg_0_63_0_2_i_22 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of ram_reg_0_63_0_2_i_29 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of ram_reg_0_i_41 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \replace_way_q[0]_i_5\ : label is "soft_lutpair151";
begin
  CO(0) <= \^co\(0);
  \FSM_sequential_state_q_reg[0]_0\ <= \^fsm_sequential_state_q_reg[0]_0\;
  \FSM_sequential_state_q_reg[0]_1\ <= \^fsm_sequential_state_q_reg[0]_1\;
  \FSM_sequential_state_q_reg[0]_2\ <= \^fsm_sequential_state_q_reg[0]_2\;
  \FSM_sequential_state_q_reg[1]_0\(0) <= \^fsm_sequential_state_q_reg[1]_0\(0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  \flush_addr_q_reg[4]_0\ <= \^flush_addr_q_reg[4]_0\;
  \flush_addr_q_reg[7]_0\(1 downto 0) <= \^flush_addr_q_reg[7]_0\(1 downto 0);
  flush_last_q_reg_0 <= \^flush_last_q_reg_0\;
  flushing_q_reg_0 <= \^flushing_q_reg_0\;
  \mem_wr_m_q_reg[2]_0\ <= \^mem_wr_m_q_reg[2]_0\;
  \pmem_addr_q_reg[31]_0\(26 downto 0) <= \^pmem_addr_q_reg[31]_0\(26 downto 0);
  \pmem_len_q_reg[7]_0\ <= \^pmem_len_q_reg[7]_0\;
  pmem_rd_q <= \^pmem_rd_q\;
  pmem_rd_q_reg_0 <= \^pmem_rd_q_reg_0\;
  pmem_wr0_q_reg_0 <= \^pmem_wr0_q_reg_0\;
  pmem_wr_q(0) <= \^pmem_wr_q\(0);
  \pmem_write_data_q_reg[31]_0\(31 downto 0) <= \^pmem_write_data_q_reg[31]_0\(31 downto 0);
  ram_read0_q(0) <= \^ram_read0_q\(0);
  \replace_way_q_reg[0]_0\ <= \^replace_way_q_reg[0]_0\;
  \slv_reg2_reg[2]\ <= \^slv_reg2_reg[2]\;
\FSM_sequential_state_q[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAAB"
    )
        port map (
      I0 => state_q(2),
      I1 => \^flush_last_q_reg_0\,
      I2 => state_q(0),
      I3 => \^fsm_sequential_state_q_reg[1]_0\(0),
      O => \FSM_sequential_state_q[1]_i_3_n_0\
    );
\FSM_sequential_state_q[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F1FFF00000000"
    )
        port map (
      I0 => m_axi_rvalid,
      I1 => m_axi_bvalid,
      I2 => \FSM_sequential_state_reg[1]_0\,
      I3 => mem_writeback_m_q,
      I4 => \^flushing_q_reg_0\,
      I5 => state_q(0),
      O => \FSM_sequential_state_q[1]_i_4_n_0\
    );
\FSM_sequential_state_q[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5155515551555555"
    )
        port map (
      I0 => \^fsm_sequential_state_q_reg[1]_0\(0),
      I1 => state_q(0),
      I2 => state_q(2),
      I3 => \FSM_sequential_state_reg[1]_0\,
      I4 => m_axi_bvalid,
      I5 => m_axi_rvalid,
      O => \FSM_sequential_state_q[1]_i_5_n_0\
    );
\FSM_sequential_state_q[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_q(3),
      I1 => state_q(0),
      O => \FSM_sequential_state_q[1]_i_7_n_0\
    );
\FSM_sequential_state_q[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDFDDDDDDD"
    )
        port map (
      I0 => state_q(3),
      I1 => state_q(2),
      I2 => \replace_way_q[0]_i_5_n_0\,
      I3 => \^flushing_q_reg_0\,
      I4 => ram_reg_1,
      I5 => mem_writeback_m_q,
      O => \FSM_sequential_state_q[2]_i_5_n_0\
    );
\FSM_sequential_state_q[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fsm_sequential_state_q_reg[1]_0\(0),
      I1 => state_q(0),
      O => \FSM_sequential_state_q[2]_i_6_n_0\
    );
\FSM_sequential_state_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0100"
    )
        port map (
      I0 => state_q(2),
      I1 => state_q(0),
      I2 => state_q(3),
      I3 => u_data1_n_0,
      I4 => \FSM_sequential_state_q[3]_i_3_n_0\,
      I5 => \FSM_sequential_state_q[3]_i_4_n_0\,
      O => \FSM_sequential_state_q[3]_i_1_n_0\
    );
\FSM_sequential_state_q[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B0"
    )
        port map (
      I0 => \FSM_sequential_state_q_reg[3]_1\,
      I1 => \^fsm_sequential_state_q_reg[1]_0\(0),
      I2 => state_q(0),
      I3 => \FSM_sequential_state_q_reg[3]_0\,
      I4 => state_q(3),
      I5 => state_q(2),
      O => \FSM_sequential_state_q[3]_i_3_n_0\
    );
\FSM_sequential_state_q[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA88888AAA88AA8A"
    )
        port map (
      I0 => state_q(3),
      I1 => state_q(2),
      I2 => \^flush_last_q_reg_0\,
      I3 => state_q(0),
      I4 => \^fsm_sequential_state_q_reg[1]_0\(0),
      I5 => ram_reg_1,
      O => \FSM_sequential_state_q[3]_i_4_n_0\
    );
\FSM_sequential_state_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => '1',
      CLR => SR(0),
      D => u_tag0_n_112,
      Q => state_q(0)
    );
\FSM_sequential_state_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => '1',
      CLR => SR(0),
      D => u_tag0_n_111,
      Q => \^fsm_sequential_state_q_reg[1]_0\(0)
    );
\FSM_sequential_state_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => '1',
      CLR => SR(0),
      D => u_tag0_n_110,
      Q => state_q(2)
    );
\FSM_sequential_state_q_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => ACLK,
      CE => '1',
      D => \FSM_sequential_state_q[3]_i_1_n_0\,
      PRE => SR(0),
      Q => state_q(3)
    );
\data_write_addr_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_tag0_n_73,
      CLR => SR(0),
      D => u_tag0_n_35,
      Q => \data_write_addr_q_reg_n_0_[0]\
    );
\data_write_addr_q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_tag0_n_73,
      CLR => SR(0),
      D => u_tag0_n_32,
      Q => \data_write_addr_q_reg_n_0_[10]\
    );
\data_write_addr_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_tag0_n_73,
      CLR => SR(0),
      D => u_tag1_n_36,
      Q => \data_write_addr_q_reg_n_0_[1]\
    );
\data_write_addr_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_tag0_n_73,
      CLR => SR(0),
      D => u_tag1_n_35,
      Q => \data_write_addr_q_reg_n_0_[2]\
    );
\data_write_addr_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_tag0_n_73,
      CLR => SR(0),
      D => u_tag1_n_34,
      Q => \data_write_addr_q_reg_n_0_[3]\
    );
\data_write_addr_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_tag0_n_73,
      CLR => SR(0),
      D => u_tag1_n_33,
      Q => \data_write_addr_q_reg_n_0_[4]\
    );
\data_write_addr_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_tag0_n_73,
      CLR => SR(0),
      D => u_tag0_n_34,
      Q => \data_write_addr_q_reg_n_0_[5]\
    );
\data_write_addr_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_tag0_n_73,
      CLR => SR(0),
      D => u_tag0_n_33,
      Q => \data_write_addr_q_reg_n_0_[6]\
    );
\data_write_addr_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_tag0_n_73,
      CLR => SR(0),
      D => u_tag1_n_32,
      Q => \data_write_addr_q_reg_n_0_[7]\
    );
\data_write_addr_q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_tag0_n_73,
      CLR => SR(0),
      D => u_tag1_n_31,
      Q => \data_write_addr_q_reg_n_0_[8]\
    );
\data_write_addr_q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_tag0_n_73,
      CLR => SR(0),
      D => u_tag1_n_30,
      Q => \data_write_addr_q_reg_n_0_[9]\
    );
\flush_addr_q[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => p_4_in(6),
      I1 => p_4_in(3),
      I2 => p_4_in(4),
      I3 => p_4_in(5),
      I4 => p_4_in(7),
      O => \flush_addr_q[5]_i_2_n_0\
    );
\flush_addr_q[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_4_in(7),
      I1 => p_4_in(5),
      I2 => p_4_in(4),
      I3 => p_4_in(3),
      I4 => p_4_in(6),
      I5 => p_4_in(8),
      O => \^flush_addr_q_reg[4]_0\
    );
\flush_addr_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_tag0_n_2,
      CLR => SR(0),
      D => u_tag0_n_54,
      Q => p_4_in(3)
    );
\flush_addr_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_tag0_n_2,
      CLR => SR(0),
      D => u_tag0_n_53,
      Q => p_4_in(4)
    );
\flush_addr_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_tag0_n_2,
      CLR => SR(0),
      D => u_tag0_n_52,
      Q => p_4_in(5)
    );
\flush_addr_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_tag0_n_2,
      CLR => SR(0),
      D => u_tag0_n_51,
      Q => p_4_in(6)
    );
\flush_addr_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_tag0_n_2,
      CLR => SR(0),
      D => u_tag0_n_50,
      Q => p_4_in(7)
    );
\flush_addr_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_tag0_n_2,
      CLR => SR(0),
      D => u_tag0_n_49,
      Q => p_4_in(8)
    );
\flush_addr_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_tag0_n_2,
      CLR => SR(0),
      D => u_tag0_n_48,
      Q => \^flush_addr_q_reg[7]_0\(0)
    );
\flush_addr_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_tag0_n_2,
      CLR => SR(0),
      D => u_tag0_n_47,
      Q => \^flush_addr_q_reg[7]_0\(1)
    );
flush_last_q_reg: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => '1',
      CLR => SR(0),
      D => flush_last_q_reg_1,
      Q => \^flush_last_q_reg_0\
    );
flushing_q_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => state_q(0),
      I1 => \^fsm_sequential_state_q_reg[1]_0\(0),
      I2 => state_q(3),
      I3 => state_q(2),
      O => flushing_q_i_3_n_0
    );
flushing_q_reg: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => '1',
      CLR => SR(0),
      D => flushing_q_reg_2,
      Q => \^flushing_q_reg_0\
    );
\mem_addr_m_q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_168,
      Q => \p_2_in__0\(8)
    );
\mem_addr_m_q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_167,
      Q => \p_2_in__0\(9)
    );
\mem_addr_m_q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_166,
      Q => \p_2_in__0\(10)
    );
\mem_addr_m_q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_165,
      Q => data1(0)
    );
\mem_addr_m_q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_164,
      Q => data1(1)
    );
\mem_addr_m_q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_163,
      Q => data1(2)
    );
\mem_addr_m_q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_162,
      Q => data1(3)
    );
\mem_addr_m_q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_161,
      Q => data1(4)
    );
\mem_addr_m_q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_160,
      Q => data1(5)
    );
\mem_addr_m_q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_159,
      Q => data1(6)
    );
\mem_addr_m_q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_158,
      Q => data1(7)
    );
\mem_addr_m_q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_157,
      Q => data1(8)
    );
\mem_addr_m_q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_156,
      Q => data1(9)
    );
\mem_addr_m_q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_155,
      Q => data1(10)
    );
\mem_addr_m_q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_154,
      Q => data1(11)
    );
\mem_addr_m_q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_153,
      Q => data1(12)
    );
\mem_addr_m_q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_152,
      Q => data1(13)
    );
\mem_addr_m_q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_151,
      Q => data1(14)
    );
\mem_addr_m_q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_150,
      Q => data1(15)
    );
\mem_addr_m_q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_149,
      Q => data1(16)
    );
\mem_addr_m_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_176,
      Q => \mem_addr_m_q_reg_n_0_[2]\
    );
\mem_addr_m_q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_148,
      Q => data1(17)
    );
\mem_addr_m_q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_147,
      Q => data1(18)
    );
\mem_addr_m_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_175,
      Q => \mem_addr_m_q_reg_n_0_[3]\
    );
\mem_addr_m_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_174,
      Q => \mem_addr_m_q_reg_n_0_[4]\
    );
\mem_addr_m_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_173,
      Q => \p_2_in__0\(3)
    );
\mem_addr_m_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_172,
      Q => \p_2_in__0\(4)
    );
\mem_addr_m_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_171,
      Q => \p_2_in__0\(5)
    );
\mem_addr_m_q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_170,
      Q => \p_2_in__0\(6)
    );
\mem_addr_m_q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_169,
      Q => \p_2_in__0\(7)
    );
\mem_data_m_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_146,
      Q => mem_data_m_q(0)
    );
\mem_data_m_q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_136,
      Q => mem_data_m_q(10)
    );
\mem_data_m_q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_135,
      Q => mem_data_m_q(11)
    );
\mem_data_m_q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_134,
      Q => mem_data_m_q(12)
    );
\mem_data_m_q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_133,
      Q => mem_data_m_q(13)
    );
\mem_data_m_q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_132,
      Q => mem_data_m_q(14)
    );
\mem_data_m_q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_131,
      Q => mem_data_m_q(15)
    );
\mem_data_m_q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_130,
      Q => mem_data_m_q(16)
    );
\mem_data_m_q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_129,
      Q => mem_data_m_q(17)
    );
\mem_data_m_q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_128,
      Q => mem_data_m_q(18)
    );
\mem_data_m_q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_127,
      Q => mem_data_m_q(19)
    );
\mem_data_m_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_145,
      Q => mem_data_m_q(1)
    );
\mem_data_m_q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_126,
      Q => mem_data_m_q(20)
    );
\mem_data_m_q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_125,
      Q => mem_data_m_q(21)
    );
\mem_data_m_q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_124,
      Q => mem_data_m_q(22)
    );
\mem_data_m_q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_123,
      Q => mem_data_m_q(23)
    );
\mem_data_m_q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_122,
      Q => mem_data_m_q(24)
    );
\mem_data_m_q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_121,
      Q => mem_data_m_q(25)
    );
\mem_data_m_q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_120,
      Q => mem_data_m_q(26)
    );
\mem_data_m_q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_119,
      Q => mem_data_m_q(27)
    );
\mem_data_m_q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_118,
      Q => mem_data_m_q(28)
    );
\mem_data_m_q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_117,
      Q => mem_data_m_q(29)
    );
\mem_data_m_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_144,
      Q => mem_data_m_q(2)
    );
\mem_data_m_q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_116,
      Q => mem_data_m_q(30)
    );
\mem_data_m_q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_115,
      Q => mem_data_m_q(31)
    );
\mem_data_m_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_143,
      Q => mem_data_m_q(3)
    );
\mem_data_m_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_142,
      Q => mem_data_m_q(4)
    );
\mem_data_m_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_141,
      Q => mem_data_m_q(5)
    );
\mem_data_m_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_140,
      Q => mem_data_m_q(6)
    );
\mem_data_m_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_139,
      Q => mem_data_m_q(7)
    );
\mem_data_m_q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_138,
      Q => mem_data_m_q(8)
    );
\mem_data_m_q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_137,
      Q => mem_data_m_q(9)
    );
mem_flush_m_q_reg: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => in7,
      Q => mem_flush_m_q_reg_n_0
    );
mem_inval_m_q_reg: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => in8,
      Q => mem_inval_m_q
    );
\mem_wr_m_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => u_tag0_n_109,
      Q => mem_wr_m_q(2)
    );
mem_writeback_m_q_reg: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => mem_tag_m_q,
      CLR => SR(0),
      D => in6,
      Q => mem_writeback_m_q
    );
pmem_addr_q0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pmem_addr_q0_carry_n_0,
      CO(2) => pmem_addr_q0_carry_n_1,
      CO(1) => pmem_addr_q0_carry_n_2,
      CO(0) => pmem_addr_q0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(0),
      DI(0) => '0',
      O(3 downto 0) => pmem_addr_q0(4 downto 1),
      S(3 downto 2) => \^q\(2 downto 1),
      S(1) => pmem_addr_q0_carry_i_1_n_0,
      S(0) => pmem_addr_q(1)
    );
\pmem_addr_q0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pmem_addr_q0_carry_n_0,
      CO(3) => \pmem_addr_q0_carry__0_n_0\,
      CO(2) => \pmem_addr_q0_carry__0_n_1\,
      CO(1) => \pmem_addr_q0_carry__0_n_2\,
      CO(0) => \pmem_addr_q0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pmem_addr_q0(8 downto 5),
      S(3 downto 0) => pmem_addr_q(8 downto 5)
    );
\pmem_addr_q0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pmem_addr_q0_carry__0_n_0\,
      CO(3) => \pmem_addr_q0_carry__1_n_0\,
      CO(2) => \pmem_addr_q0_carry__1_n_1\,
      CO(1) => \pmem_addr_q0_carry__1_n_2\,
      CO(0) => \pmem_addr_q0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pmem_addr_q0(12 downto 9),
      S(3 downto 0) => pmem_addr_q(12 downto 9)
    );
\pmem_addr_q0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pmem_addr_q0_carry__1_n_0\,
      CO(3) => \pmem_addr_q0_carry__2_n_0\,
      CO(2) => \pmem_addr_q0_carry__2_n_1\,
      CO(1) => \pmem_addr_q0_carry__2_n_2\,
      CO(0) => \pmem_addr_q0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pmem_addr_q0(16 downto 13),
      S(3 downto 0) => pmem_addr_q(16 downto 13)
    );
\pmem_addr_q0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \pmem_addr_q0_carry__2_n_0\,
      CO(3) => \pmem_addr_q0_carry__3_n_0\,
      CO(2) => \pmem_addr_q0_carry__3_n_1\,
      CO(1) => \pmem_addr_q0_carry__3_n_2\,
      CO(0) => \pmem_addr_q0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pmem_addr_q0(20 downto 17),
      S(3 downto 0) => pmem_addr_q(20 downto 17)
    );
\pmem_addr_q0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \pmem_addr_q0_carry__3_n_0\,
      CO(3) => \pmem_addr_q0_carry__4_n_0\,
      CO(2) => \pmem_addr_q0_carry__4_n_1\,
      CO(1) => \pmem_addr_q0_carry__4_n_2\,
      CO(0) => \pmem_addr_q0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pmem_addr_q0(24 downto 21),
      S(3 downto 0) => pmem_addr_q(24 downto 21)
    );
\pmem_addr_q0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \pmem_addr_q0_carry__4_n_0\,
      CO(3) => \pmem_addr_q0_carry__5_n_0\,
      CO(2) => \pmem_addr_q0_carry__5_n_1\,
      CO(1) => \pmem_addr_q0_carry__5_n_2\,
      CO(0) => \pmem_addr_q0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pmem_addr_q0(28 downto 25),
      S(3 downto 0) => pmem_addr_q(28 downto 25)
    );
\pmem_addr_q0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \pmem_addr_q0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_pmem_addr_q0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pmem_addr_q0_carry__6_n_2\,
      CO(0) => \pmem_addr_q0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_pmem_addr_q0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => pmem_addr_q0(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => pmem_addr_q(31 downto 29)
    );
pmem_addr_q0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => pmem_addr_q0_carry_i_1_n_0
    );
\pmem_addr_q0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pmem_addr_q0_inferred__0/i__carry_n_0\,
      CO(2) => \pmem_addr_q0_inferred__0/i__carry_n_1\,
      CO(1) => \pmem_addr_q0_inferred__0/i__carry_n_2\,
      CO(0) => \pmem_addr_q0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => u_tag1_n_38,
      DI(0) => '0',
      O(3 downto 0) => pmem_addr_q00_in(4 downto 1),
      S(3 downto 2) => pmem_cache_addr_w(4 downto 3),
      S(1) => u_tag1_n_94,
      S(0) => pmem_cache_addr_w(1)
    );
\pmem_addr_q0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pmem_addr_q0_inferred__0/i__carry_n_0\,
      CO(3) => \pmem_addr_q0_inferred__0/i__carry__0_n_0\,
      CO(2) => \pmem_addr_q0_inferred__0/i__carry__0_n_1\,
      CO(1) => \pmem_addr_q0_inferred__0/i__carry__0_n_2\,
      CO(0) => \pmem_addr_q0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pmem_addr_q00_in(8 downto 5),
      S(3) => u_tag1_n_130,
      S(2) => u_tag1_n_131,
      S(1) => u_tag1_n_132,
      S(0) => u_tag1_n_133
    );
\pmem_addr_q0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pmem_addr_q0_inferred__0/i__carry__0_n_0\,
      CO(3) => \pmem_addr_q0_inferred__0/i__carry__1_n_0\,
      CO(2) => \pmem_addr_q0_inferred__0/i__carry__1_n_1\,
      CO(1) => \pmem_addr_q0_inferred__0/i__carry__1_n_2\,
      CO(0) => \pmem_addr_q0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pmem_addr_q00_in(12 downto 9),
      S(3) => u_tag1_n_134,
      S(2) => u_tag1_n_135,
      S(1) => u_tag1_n_136,
      S(0) => u_tag1_n_137
    );
\pmem_addr_q0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pmem_addr_q0_inferred__0/i__carry__1_n_0\,
      CO(3) => \pmem_addr_q0_inferred__0/i__carry__2_n_0\,
      CO(2) => \pmem_addr_q0_inferred__0/i__carry__2_n_1\,
      CO(1) => \pmem_addr_q0_inferred__0/i__carry__2_n_2\,
      CO(0) => \pmem_addr_q0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pmem_addr_q00_in(16 downto 13),
      S(3) => u_tag0_n_181,
      S(2) => u_tag0_n_182,
      S(1) => u_tag0_n_183,
      S(0) => u_tag0_n_184
    );
\pmem_addr_q0_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \pmem_addr_q0_inferred__0/i__carry__2_n_0\,
      CO(3) => \pmem_addr_q0_inferred__0/i__carry__3_n_0\,
      CO(2) => \pmem_addr_q0_inferred__0/i__carry__3_n_1\,
      CO(1) => \pmem_addr_q0_inferred__0/i__carry__3_n_2\,
      CO(0) => \pmem_addr_q0_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pmem_addr_q00_in(20 downto 17),
      S(3) => u_tag0_n_185,
      S(2) => u_tag0_n_186,
      S(1) => u_tag0_n_187,
      S(0) => u_tag0_n_188
    );
\pmem_addr_q0_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \pmem_addr_q0_inferred__0/i__carry__3_n_0\,
      CO(3) => \pmem_addr_q0_inferred__0/i__carry__4_n_0\,
      CO(2) => \pmem_addr_q0_inferred__0/i__carry__4_n_1\,
      CO(1) => \pmem_addr_q0_inferred__0/i__carry__4_n_2\,
      CO(0) => \pmem_addr_q0_inferred__0/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pmem_addr_q00_in(24 downto 21),
      S(3) => u_tag0_n_189,
      S(2) => u_tag0_n_190,
      S(1) => u_tag0_n_191,
      S(0) => u_tag0_n_192
    );
\pmem_addr_q0_inferred__0/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \pmem_addr_q0_inferred__0/i__carry__4_n_0\,
      CO(3) => \pmem_addr_q0_inferred__0/i__carry__5_n_0\,
      CO(2) => \pmem_addr_q0_inferred__0/i__carry__5_n_1\,
      CO(1) => \pmem_addr_q0_inferred__0/i__carry__5_n_2\,
      CO(0) => \pmem_addr_q0_inferred__0/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pmem_addr_q00_in(28 downto 25),
      S(3) => u_tag0_n_193,
      S(2) => u_tag0_n_194,
      S(1) => u_tag0_n_195,
      S(0) => u_tag0_n_196
    );
\pmem_addr_q0_inferred__0/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \pmem_addr_q0_inferred__0/i__carry__5_n_0\,
      CO(3 downto 2) => \NLW_pmem_addr_q0_inferred__0/i__carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pmem_addr_q0_inferred__0/i__carry__6_n_2\,
      CO(0) => \pmem_addr_q0_inferred__0/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_pmem_addr_q0_inferred__0/i__carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => pmem_addr_q00_in(31 downto 29),
      S(3) => '0',
      S(2) => u_tag0_n_197,
      S(1) => u_tag0_n_198,
      S(0) => u_tag0_n_199
    );
\pmem_addr_q[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CFB"
    )
        port map (
      I0 => state_q(2),
      I1 => state_q(0),
      I2 => state_q(3),
      I3 => \^fsm_sequential_state_q_reg[1]_0\(0),
      O => \pmem_addr_q[31]_i_11_n_0\
    );
\pmem_addr_q[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7575757575007575"
    )
        port map (
      I0 => \FSM_sequential_state_q[1]_i_4_n_0\,
      I1 => ram_reg_1,
      I2 => \pmem_addr_q[31]_i_11_n_0\,
      I3 => \^flush_last_q_reg_0\,
      I4 => \^fsm_sequential_state_q_reg[1]_0\(0),
      I5 => state_q(0),
      O => \pmem_addr_q[31]_i_6_n_0\
    );
\pmem_addr_q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => E(0),
      CLR => SR(0),
      D => u_tag1_n_70,
      Q => pmem_addr_q(10)
    );
\pmem_addr_q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => E(0),
      CLR => SR(0),
      D => u_tag1_n_69,
      Q => pmem_addr_q(11)
    );
\pmem_addr_q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => E(0),
      CLR => SR(0),
      D => u_tag1_n_68,
      Q => pmem_addr_q(12)
    );
\pmem_addr_q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => E(0),
      CLR => SR(0),
      D => u_tag1_n_67,
      Q => pmem_addr_q(13)
    );
\pmem_addr_q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => E(0),
      CLR => SR(0),
      D => u_tag1_n_66,
      Q => pmem_addr_q(14)
    );
\pmem_addr_q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => E(0),
      CLR => SR(0),
      D => u_tag1_n_65,
      Q => pmem_addr_q(15)
    );
\pmem_addr_q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => E(0),
      CLR => SR(0),
      D => u_tag1_n_64,
      Q => pmem_addr_q(16)
    );
\pmem_addr_q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => E(0),
      CLR => SR(0),
      D => u_tag1_n_63,
      Q => pmem_addr_q(17)
    );
\pmem_addr_q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => E(0),
      CLR => SR(0),
      D => u_tag1_n_62,
      Q => pmem_addr_q(18)
    );
\pmem_addr_q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => E(0),
      CLR => SR(0),
      D => u_tag1_n_61,
      Q => pmem_addr_q(19)
    );
\pmem_addr_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => E(0),
      CLR => SR(0),
      D => u_tag1_n_79,
      Q => pmem_addr_q(1)
    );
\pmem_addr_q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => E(0),
      CLR => SR(0),
      D => u_tag1_n_60,
      Q => pmem_addr_q(20)
    );
\pmem_addr_q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => E(0),
      CLR => SR(0),
      D => u_tag1_n_59,
      Q => pmem_addr_q(21)
    );
\pmem_addr_q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => E(0),
      CLR => SR(0),
      D => u_tag1_n_58,
      Q => pmem_addr_q(22)
    );
\pmem_addr_q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => E(0),
      CLR => SR(0),
      D => u_tag1_n_57,
      Q => pmem_addr_q(23)
    );
\pmem_addr_q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => E(0),
      CLR => SR(0),
      D => u_tag1_n_56,
      Q => pmem_addr_q(24)
    );
\pmem_addr_q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => E(0),
      CLR => SR(0),
      D => u_tag1_n_55,
      Q => pmem_addr_q(25)
    );
\pmem_addr_q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => E(0),
      CLR => SR(0),
      D => u_tag1_n_54,
      Q => pmem_addr_q(26)
    );
\pmem_addr_q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => E(0),
      CLR => SR(0),
      D => u_tag1_n_53,
      Q => pmem_addr_q(27)
    );
\pmem_addr_q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => E(0),
      CLR => SR(0),
      D => u_tag1_n_52,
      Q => pmem_addr_q(28)
    );
\pmem_addr_q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => E(0),
      CLR => SR(0),
      D => u_tag1_n_51,
      Q => pmem_addr_q(29)
    );
\pmem_addr_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => E(0),
      CLR => SR(0),
      D => u_tag1_n_78,
      Q => \^q\(0)
    );
\pmem_addr_q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => E(0),
      CLR => SR(0),
      D => u_tag1_n_50,
      Q => pmem_addr_q(30)
    );
\pmem_addr_q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => E(0),
      CLR => SR(0),
      D => u_tag1_n_49,
      Q => pmem_addr_q(31)
    );
\pmem_addr_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => E(0),
      CLR => SR(0),
      D => u_tag1_n_77,
      Q => \^q\(1)
    );
\pmem_addr_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => E(0),
      CLR => SR(0),
      D => u_tag1_n_76,
      Q => \^q\(2)
    );
\pmem_addr_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => E(0),
      CLR => SR(0),
      D => u_tag1_n_75,
      Q => pmem_addr_q(5)
    );
\pmem_addr_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => E(0),
      CLR => SR(0),
      D => u_tag1_n_74,
      Q => pmem_addr_q(6)
    );
\pmem_addr_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => E(0),
      CLR => SR(0),
      D => u_tag1_n_73,
      Q => pmem_addr_q(7)
    );
\pmem_addr_q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => E(0),
      CLR => SR(0),
      D => u_tag1_n_72,
      Q => pmem_addr_q(8)
    );
\pmem_addr_q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => E(0),
      CLR => SR(0),
      D => u_tag1_n_71,
      Q => pmem_addr_q(9)
    );
\pmem_len_q[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \pmem_len_q__0\(4),
      I1 => \pmem_len_q__0\(2),
      I2 => \pmem_len_q__0\(1),
      I3 => \pmem_len_q__0\(0),
      I4 => \pmem_len_q__0\(3),
      O => \pmem_len_q[5]_i_2_n_0\
    );
\pmem_len_q[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^fsm_sequential_state_q_reg[1]_0\(0),
      I1 => state_q(0),
      I2 => state_q(2),
      I3 => state_q(3),
      O => \pmem_len_q[7]_i_3_n_0\
    );
\pmem_len_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_tag0_n_38,
      CLR => SR(0),
      D => u_tag0_n_46,
      Q => \pmem_len_q__0\(0)
    );
\pmem_len_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_tag0_n_38,
      CLR => SR(0),
      D => u_tag0_n_45,
      Q => \pmem_len_q__0\(1)
    );
\pmem_len_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_tag0_n_38,
      CLR => SR(0),
      D => u_tag0_n_44,
      Q => \pmem_len_q__0\(2)
    );
\pmem_len_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_tag0_n_38,
      CLR => SR(0),
      D => u_tag0_n_43,
      Q => \pmem_len_q__0\(3)
    );
\pmem_len_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_tag0_n_38,
      CLR => SR(0),
      D => u_tag0_n_42,
      Q => \pmem_len_q__0\(4)
    );
\pmem_len_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_tag0_n_38,
      CLR => SR(0),
      D => u_tag0_n_41,
      Q => \pmem_len_q__0\(5)
    );
\pmem_len_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_tag0_n_38,
      CLR => SR(0),
      D => u_tag0_n_40,
      Q => \pmem_len_q__0\(6)
    );
\pmem_len_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => u_tag0_n_38,
      CLR => SR(0),
      D => u_tag0_n_39,
      Q => \pmem_len_q__0\(7)
    );
pmem_rd_q_reg: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => '1',
      CLR => SR(0),
      D => pmem_rd_q_reg_2,
      Q => \^pmem_rd_q\
    );
pmem_wr0_q_reg: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => '1',
      CLR => SR(0),
      D => pmem_wr0_q_reg_1,
      Q => \^pmem_wr0_q_reg_0\
    );
\pmem_wr_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => '1',
      CLR => SR(0),
      D => \pmem_wr_q_reg[3]_1\,
      Q => \^pmem_wr_q\(0)
    );
\pmem_write_data_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(0),
      Q => pmem_write_data_q(0)
    );
\pmem_write_data_q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(10),
      Q => pmem_write_data_q(10)
    );
\pmem_write_data_q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(11),
      Q => pmem_write_data_q(11)
    );
\pmem_write_data_q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(12),
      Q => pmem_write_data_q(12)
    );
\pmem_write_data_q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(13),
      Q => pmem_write_data_q(13)
    );
\pmem_write_data_q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(14),
      Q => pmem_write_data_q(14)
    );
\pmem_write_data_q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(15),
      Q => pmem_write_data_q(15)
    );
\pmem_write_data_q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(16),
      Q => pmem_write_data_q(16)
    );
\pmem_write_data_q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(17),
      Q => pmem_write_data_q(17)
    );
\pmem_write_data_q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(18),
      Q => pmem_write_data_q(18)
    );
\pmem_write_data_q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(19),
      Q => pmem_write_data_q(19)
    );
\pmem_write_data_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(1),
      Q => pmem_write_data_q(1)
    );
\pmem_write_data_q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(20),
      Q => pmem_write_data_q(20)
    );
\pmem_write_data_q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(21),
      Q => pmem_write_data_q(21)
    );
\pmem_write_data_q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(22),
      Q => pmem_write_data_q(22)
    );
\pmem_write_data_q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(23),
      Q => pmem_write_data_q(23)
    );
\pmem_write_data_q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(24),
      Q => pmem_write_data_q(24)
    );
\pmem_write_data_q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(25),
      Q => pmem_write_data_q(25)
    );
\pmem_write_data_q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(26),
      Q => pmem_write_data_q(26)
    );
\pmem_write_data_q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(27),
      Q => pmem_write_data_q(27)
    );
\pmem_write_data_q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(28),
      Q => pmem_write_data_q(28)
    );
\pmem_write_data_q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(29),
      Q => pmem_write_data_q(29)
    );
\pmem_write_data_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(2),
      Q => pmem_write_data_q(2)
    );
\pmem_write_data_q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(30),
      Q => pmem_write_data_q(30)
    );
\pmem_write_data_q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(31),
      Q => pmem_write_data_q(31)
    );
\pmem_write_data_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(3),
      Q => pmem_write_data_q(3)
    );
\pmem_write_data_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(4),
      Q => pmem_write_data_q(4)
    );
\pmem_write_data_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(5),
      Q => pmem_write_data_q(5)
    );
\pmem_write_data_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(6),
      Q => pmem_write_data_q(6)
    );
\pmem_write_data_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(7),
      Q => pmem_write_data_q(7)
    );
\pmem_write_data_q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(8),
      Q => pmem_write_data_q(8)
    );
\pmem_write_data_q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => \pmem_write_data_q_reg[31]_1\,
      CLR => SR(0),
      D => \^pmem_write_data_q_reg[31]_0\(9),
      Q => pmem_write_data_q(9)
    );
ram_reg_0_63_0_2_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5CFF"
    )
        port map (
      I0 => ram_reg_0_63_0_2_i_30_n_0,
      I1 => \^flush_last_q_reg_0\,
      I2 => state_q(0),
      I3 => state_q(3),
      I4 => \^fsm_sequential_state_q_reg[1]_0\(0),
      O => ram_reg_0_63_0_2_i_22_n_0
    );
ram_reg_0_63_0_2_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \^fsm_sequential_state_q_reg[1]_0\(0),
      I1 => state_q(2),
      I2 => state_q(3),
      O => ram_reg_0_63_0_2_i_29_n_0
    );
ram_reg_0_63_0_2_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F1F1FFF"
    )
        port map (
      I0 => \^flushing_q_reg_0\,
      I1 => mem_writeback_m_q,
      I2 => \FSM_sequential_state_reg[1]_0\,
      I3 => m_axi_bvalid,
      I4 => m_axi_rvalid,
      O => ram_reg_0_63_0_2_i_30_n_0
    );
ram_reg_0_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => state_q(0),
      I1 => state_q(3),
      I2 => \^fsm_sequential_state_q_reg[1]_0\(0),
      I3 => state_q(2),
      O => \^fsm_sequential_state_q_reg[0]_1\
    );
\replace_way_q[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_q(0),
      I1 => \^fsm_sequential_state_q_reg[1]_0\(0),
      O => \replace_way_q[0]_i_5_n_0\
    );
\replace_way_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => '1',
      CLR => SR(0),
      D => \replace_way_q_reg[0]_1\,
      Q => \^replace_way_q_reg[0]_0\
    );
tag0_hit_m_w0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tag0_hit_m_w0_carry_n_0,
      CO(2) => tag0_hit_m_w0_carry_n_1,
      CO(1) => tag0_hit_m_w0_carry_n_2,
      CO(0) => tag0_hit_m_w0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_tag0_hit_m_w0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => u_tag0_n_177,
      S(2) => u_tag0_n_178,
      S(1) => u_tag0_n_179,
      S(0) => u_tag0_n_180
    );
\tag0_hit_m_w0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tag0_hit_m_w0_carry_n_0,
      CO(3) => \NLW_tag0_hit_m_w0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \^co\(0),
      CO(1) => \tag0_hit_m_w0_carry__0_n_2\,
      CO(0) => \tag0_hit_m_w0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tag0_hit_m_w0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => u_tag0_n_28,
      S(1) => u_tag0_n_29,
      S(0) => u_tag0_n_30
    );
tag1_hit_m_w0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tag1_hit_m_w0_carry_n_0,
      CO(2) => tag1_hit_m_w0_carry_n_1,
      CO(1) => tag1_hit_m_w0_carry_n_2,
      CO(0) => tag1_hit_m_w0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_tag1_hit_m_w0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => u_tag1_n_126,
      S(2) => u_tag1_n_127,
      S(1) => u_tag1_n_128,
      S(0) => u_tag1_n_129
    );
\tag1_hit_m_w0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tag1_hit_m_w0_carry_n_0,
      CO(3) => \NLW_tag1_hit_m_w0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => tag1_hit_m_w0,
      CO(1) => \tag1_hit_m_w0_carry__0_n_2\,
      CO(0) => \tag1_hit_m_w0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tag1_hit_m_w0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => u_tag1_n_46,
      S(1) => u_tag1_n_47,
      S(0) => u_tag1_n_48
    );
u_data0: entity work.design_1_sgp_renderOutput_0_dcache_core_data_ram
     port map (
      ACLK => ACLK,
      \FSM_sequential_state_q_reg[2]\ => u_data0_n_0,
      Q(3 downto 2) => state_q(3 downto 2),
      Q(1) => \^fsm_sequential_state_q_reg[1]_0\(0),
      Q(0) => state_q(0),
      addr0_i(10) => u_tag0_n_74,
      addr0_i(9) => u_tag0_n_75,
      addr0_i(8) => u_tag0_n_76,
      addr0_i(7) => u_tag0_n_77,
      addr0_i(6) => u_tag0_n_78,
      addr0_i(5) => u_tag0_n_79,
      addr0_i(4) => u_tag0_n_80,
      addr0_i(3) => u_tag0_n_81,
      addr0_i(2) => u_tag0_n_82,
      addr0_i(1) => u_tag0_n_83,
      addr0_i(0) => u_tag0_n_84,
      addr1_i(10 downto 0) => data_addr_m_r(10 downto 0),
      p_2_in(31 downto 24) => p_2_in1(7 downto 0),
      p_2_in(23 downto 16) => p_3_in(7 downto 0),
      p_2_in(15 downto 8) => p_1_in(7 downto 0),
      p_2_in(7) => u_data1_n_55,
      p_2_in(6) => u_data1_n_56,
      p_2_in(5) => u_data1_n_57,
      p_2_in(4) => u_data1_n_58,
      p_2_in(3) => u_data1_n_59,
      p_2_in(2) => u_data1_n_60,
      p_2_in(1) => u_data1_n_61,
      p_2_in(0) => u_data1_n_62,
      p_3_in(0) => p_3_in1_in,
      ram_read0_q(31 downto 0) => data0_data_out_m_w(31 downto 0)
    );
u_data1: entity work.design_1_sgp_renderOutput_0_dcache_core_data_ram_0
     port map (
      ACLK => ACLK,
      \FSM_sequential_state_q[3]_i_7\(7 downto 0) => \pmem_len_q__0\(7 downto 0),
      \FSM_sequential_state_q_reg[0]\ => u_data1_n_4,
      \FSM_sequential_state_q_reg[0]_0\ => u_data1_n_5,
      \FSM_sequential_state_q_reg[0]_1\ => u_data1_n_8,
      \FSM_sequential_state_q_reg[0]_2\ => u_data1_n_29,
      \FSM_sequential_state_q_reg[0]_3\ => u_data1_n_63,
      \FSM_sequential_state_q_reg[1]\ => u_data1_n_6,
      \FSM_sequential_state_q_reg[1]_0\ => u_data1_n_10,
      \FSM_sequential_state_q_reg[1]_1\ => u_data1_n_30,
      \FSM_sequential_state_q_reg[2]\ => u_data1_n_7,
      \FSM_sequential_state_q_reg[2]_0\ => u_data1_n_19,
      \FSM_sequential_state_q_reg[2]_1\ => u_data1_n_20,
      \FSM_sequential_state_q_reg[3]\ => u_data1_n_0,
      \FSM_sequential_state_q_reg[3]_0\ => u_data1_n_3,
      \FSM_sequential_state_q_reg[3]_1\ => u_data1_n_9,
      \FSM_sequential_state_q_reg[3]_2\ => u_tag1_n_40,
      Q(3 downto 2) => state_q(3 downto 2),
      Q(1) => \^fsm_sequential_state_q_reg[1]_0\(0),
      Q(0) => state_q(0),
      addr0_i(10) => u_tag0_n_74,
      addr0_i(9) => u_tag0_n_75,
      addr0_i(8) => u_tag0_n_76,
      addr0_i(7) => u_tag0_n_77,
      addr0_i(6) => u_tag0_n_78,
      addr0_i(5) => u_tag0_n_79,
      addr0_i(4) => u_tag0_n_80,
      addr0_i(3) => u_tag0_n_81,
      addr0_i(2) => u_tag0_n_82,
      addr0_i(1) => u_tag0_n_83,
      addr0_i(0) => u_tag0_n_84,
      addr1_i(7 downto 0) => data_addr_m_r(10 downto 3),
      \flush_addr_q_reg[0]\ => u_data1_n_21,
      \flush_addr_q_reg[1]\ => u_data1_n_22,
      \flush_addr_q_reg[2]\ => u_data1_n_23,
      \flush_addr_q_reg[3]\ => u_data1_n_24,
      \flush_addr_q_reg[4]\ => u_data1_n_25,
      \flush_addr_q_reg[5]\ => u_data1_n_26,
      \flush_addr_q_reg[6]\ => u_data1_n_27,
      \flush_addr_q_reg[7]\ => u_data1_n_28,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      mem_wr_m_q(0) => mem_wr_m_q(2),
      mem_writeback_m_q => mem_writeback_m_q,
      p_2_in(31 downto 24) => p_2_in1(7 downto 0),
      p_2_in(23 downto 16) => p_3_in(7 downto 0),
      p_2_in(15 downto 8) => p_1_in(7 downto 0),
      p_2_in(7) => u_data1_n_55,
      p_2_in(6) => u_data1_n_56,
      p_2_in(5) => u_data1_n_57,
      p_2_in(4) => u_data1_n_58,
      p_2_in(3) => u_data1_n_59,
      p_2_in(2) => u_data1_n_60,
      p_2_in(1) => u_data1_n_61,
      p_2_in(0) => u_data1_n_62,
      p_3_in(0) => data1_write_m_r(3),
      \pmem_addr_q[31]_i_5\ => \FSM_sequential_state_q_reg[3]_0\,
      \pmem_len_q_reg[5]\ => u_data1_n_2,
      \pmem_len_q_reg[7]\ => \^pmem_len_q_reg[7]_0\,
      \pmem_write_data_q_reg[0]\ => \^pmem_wr_q\(0),
      \pmem_write_data_q_reg[31]\(31 downto 0) => \^pmem_write_data_q_reg[31]_0\(31 downto 0),
      \pmem_write_data_q_reg[31]_0\(31 downto 0) => pmem_write_data_q(31 downto 0),
      \pmem_write_data_q_reg[31]_1\ => \^replace_way_q_reg[0]_0\,
      ram_read0_q(31 downto 0) => data0_data_out_m_w(31 downto 0),
      ram_reg_0_63_0_2_i_24 => ram_reg_0_63_0_2_i_29_n_0,
      ram_reg_0_63_0_2_i_24_0 => \pmem_write_data_q_reg[31]_1\,
      ram_reg_0_63_0_2_i_24_1 => ram_reg_1,
      ram_reg_0_63_0_2_i_36_0 => \^flushing_q_reg_0\,
      ram_reg_0_63_0_2_i_36_1 => \FSM_sequential_state_reg[1]_0\,
      ram_reg_0_63_0_2_i_36_2 => \^flush_last_q_reg_0\,
      ram_reg_1_0(7 downto 6) => \^flush_addr_q_reg[7]_0\(1 downto 0),
      ram_reg_1_0(5 downto 0) => p_4_in(8 downto 3),
      ram_reg_1_1(7 downto 0) => \p_2_in__0\(10 downto 3),
      ram_reg_1_2(7) => \data_write_addr_q_reg_n_0_[10]\,
      ram_reg_1_2(6) => \data_write_addr_q_reg_n_0_[9]\,
      ram_reg_1_2(5) => \data_write_addr_q_reg_n_0_[8]\,
      ram_reg_1_2(4) => \data_write_addr_q_reg_n_0_[7]\,
      ram_reg_1_2(3) => \data_write_addr_q_reg_n_0_[6]\,
      ram_reg_1_2(2) => \data_write_addr_q_reg_n_0_[5]\,
      ram_reg_1_2(1) => \data_write_addr_q_reg_n_0_[4]\,
      ram_reg_1_2(0) => \data_write_addr_q_reg_n_0_[3]\,
      ram_reg_1_3(31 downto 0) => mem_data_m_q(31 downto 0),
      ram_reg_1_4(2 downto 0) => data_addr_m_r(2 downto 0)
    );
u_tag0: entity work.design_1_sgp_renderOutput_0_dcache_core_tag_ram
     port map (
      ACLK => ACLK,
      CO(0) => \^co\(0),
      D(3) => u_tag0_n_32,
      D(2) => u_tag0_n_33,
      D(1) => u_tag0_n_34,
      D(0) => u_tag0_n_35,
      E(0) => u_tag0_n_2,
      \FSM_sequential_state_q[0]_i_2_0\(3 downto 0) => flushing_q_reg_3(3 downto 0),
      \FSM_sequential_state_q[0]_i_2_1\ => u_tag1_n_44,
      \FSM_sequential_state_q[2]_i_7_0\ => \^flush_last_q_reg_0\,
      \FSM_sequential_state_q_reg[0]\ => u_tag0_n_31,
      \FSM_sequential_state_q_reg[0]_0\ => u_tag0_n_57,
      \FSM_sequential_state_q_reg[0]_1\ => \^fsm_sequential_state_q_reg[0]_2\,
      \FSM_sequential_state_q_reg[0]_2\ => \^fsm_sequential_state_q_reg[0]_0\,
      \FSM_sequential_state_q_reg[0]_3\ => u_tag1_n_105,
      \FSM_sequential_state_q_reg[1]\ => u_tag1_n_97,
      \FSM_sequential_state_q_reg[1]_0\ => \FSM_sequential_state_q[1]_i_3_n_0\,
      \FSM_sequential_state_q_reg[1]_1\ => \FSM_sequential_state_q[1]_i_4_n_0\,
      \FSM_sequential_state_q_reg[1]_2\ => \FSM_sequential_state_q[1]_i_5_n_0\,
      \FSM_sequential_state_q_reg[1]_3\ => u_tag1_n_104,
      \FSM_sequential_state_q_reg[1]_4\ => \FSM_sequential_state_q[1]_i_7_n_0\,
      \FSM_sequential_state_q_reg[2]\(2) => u_tag0_n_110,
      \FSM_sequential_state_q_reg[2]\(1) => u_tag0_n_111,
      \FSM_sequential_state_q_reg[2]\(0) => u_tag0_n_112,
      \FSM_sequential_state_q_reg[2]_0\ => u_tag1_n_45,
      \FSM_sequential_state_q_reg[2]_1\ => \FSM_sequential_state_q_reg[2]_1\,
      \FSM_sequential_state_q_reg[2]_2\ => \FSM_sequential_state_q[2]_i_5_n_0\,
      \FSM_sequential_state_q_reg[2]_3\ => u_tag1_n_40,
      \FSM_sequential_state_q_reg[2]_4\ => \FSM_sequential_state_q[2]_i_6_n_0\,
      \FSM_sequential_state_q_reg[3]\ => u_tag0_n_66,
      Q(7 downto 6) => \^flush_addr_q_reg[7]_0\(1 downto 0),
      Q(5 downto 0) => p_4_in(8 downto 3),
      S(2) => u_tag0_n_28,
      S(1) => u_tag0_n_29,
      S(0) => u_tag0_n_30,
      addr0_i(7 downto 0) => addr0_i(7 downto 0),
      addr1_i(6 downto 0) => addr1_i(6 downto 0),
      \count_q_reg[0]\(0) => u_tag0_n_73,
      \data_write_addr_q[10]_i_4\ => ram_reg_0_63_0_2_i_29_n_0,
      \data_write_addr_q[10]_i_4_0\ => u_data1_n_0,
      \data_write_addr_q[10]_i_4_1\ => u_data1_n_5,
      \data_write_addr_q[10]_i_4_2\ => u_tag1_n_43,
      \data_write_addr_q_reg[0]\ => u_tag0_n_4,
      \data_write_addr_q_reg[0]_0\ => u_tag1_n_37,
      \data_write_addr_q_reg[0]_1\ => \pmem_write_data_q_reg[31]_1\,
      \data_write_addr_q_reg[0]_2\ => u_tag1_n_83,
      \data_write_addr_q_reg[0]_3\ => u_tag1_n_96,
      \data_write_addr_q_reg[0]_4\ => ram_reg_0_63_0_2_i_22_n_0,
      \data_write_addr_q_reg[10]\(10) => \data_write_addr_q_reg_n_0_[10]\,
      \data_write_addr_q_reg[10]\(9) => \data_write_addr_q_reg_n_0_[9]\,
      \data_write_addr_q_reg[10]\(8) => \data_write_addr_q_reg_n_0_[8]\,
      \data_write_addr_q_reg[10]\(7) => \data_write_addr_q_reg_n_0_[7]\,
      \data_write_addr_q_reg[10]\(6) => \data_write_addr_q_reg_n_0_[6]\,
      \data_write_addr_q_reg[10]\(5) => \data_write_addr_q_reg_n_0_[5]\,
      \data_write_addr_q_reg[10]\(4) => \data_write_addr_q_reg_n_0_[4]\,
      \data_write_addr_q_reg[10]\(3) => \data_write_addr_q_reg_n_0_[3]\,
      \data_write_addr_q_reg[10]\(2) => \data_write_addr_q_reg_n_0_[2]\,
      \data_write_addr_q_reg[10]\(1) => \data_write_addr_q_reg_n_0_[1]\,
      \data_write_addr_q_reg[10]\(0) => \data_write_addr_q_reg_n_0_[0]\,
      \data_write_addr_q_reg[10]_0\(2) => \^pmem_addr_q_reg[31]_0\(7),
      \data_write_addr_q_reg[10]_0\(1 downto 0) => \^pmem_addr_q_reg[31]_0\(3 downto 2),
      \data_write_addr_q_reg[10]_1\ => u_data1_n_20,
      \data_write_addr_q_reg[2]\ => u_tag0_n_37,
      \data_write_addr_q_reg[2]_0\(2 downto 0) => data_addr_m_r(2 downto 0),
      \flush_addr_q_reg[5]\ => \flush_addr_q[5]_i_2_n_0\,
      \flush_addr_q_reg[6]\(7) => u_tag0_n_47,
      \flush_addr_q_reg[6]\(6) => u_tag0_n_48,
      \flush_addr_q_reg[6]\(5) => u_tag0_n_49,
      \flush_addr_q_reg[6]\(4) => u_tag0_n_50,
      \flush_addr_q_reg[6]\(3) => u_tag0_n_51,
      \flush_addr_q_reg[6]\(2) => u_tag0_n_52,
      \flush_addr_q_reg[6]\(1) => u_tag0_n_53,
      \flush_addr_q_reg[6]\(0) => u_tag0_n_54,
      \flush_addr_q_reg[7]\(3 downto 2) => state_q(3 downto 2),
      \flush_addr_q_reg[7]\(1) => \^fsm_sequential_state_q_reg[1]_0\(0),
      \flush_addr_q_reg[7]\(0) => state_q(0),
      \flush_addr_q_reg[7]_0\ => \^flush_addr_q_reg[4]_0\,
      flush_last_q_reg => u_tag0_n_55,
      flushing_q_i_4 => u_data1_n_30,
      flushing_q_i_4_0 => u_tag1_n_101,
      flushing_q_i_4_1 => u_data1_n_4,
      flushing_q_i_4_2 => u_data1_n_8,
      flushing_q_i_4_3 => u_data1_n_6,
      flushing_q_i_4_4 => u_data1_n_7,
      flushing_q_reg(20 downto 0) => \ram_read0_q0__0\(20 downto 0),
      in6 => in6,
      \mem_addr_m_q_reg[10]\ => u_tag0_n_70,
      \mem_addr_m_q_reg[11]\ => u_tag0_n_67,
      \mem_addr_m_q_reg[12]\(10) => u_tag0_n_74,
      \mem_addr_m_q_reg[12]\(9) => u_tag0_n_75,
      \mem_addr_m_q_reg[12]\(8) => u_tag0_n_76,
      \mem_addr_m_q_reg[12]\(7) => u_tag0_n_77,
      \mem_addr_m_q_reg[12]\(6) => u_tag0_n_78,
      \mem_addr_m_q_reg[12]\(5) => u_tag0_n_79,
      \mem_addr_m_q_reg[12]\(4) => u_tag0_n_80,
      \mem_addr_m_q_reg[12]\(3) => u_tag0_n_81,
      \mem_addr_m_q_reg[12]\(2) => u_tag0_n_82,
      \mem_addr_m_q_reg[12]\(1) => u_tag0_n_83,
      \mem_addr_m_q_reg[12]\(0) => u_tag0_n_84,
      \mem_addr_m_q_reg[5]\ => u_tag0_n_88,
      \mem_addr_m_q_reg[6]\ => u_tag0_n_36,
      \mem_addr_m_q_reg[7]\ => u_tag0_n_72,
      \mem_addr_m_q_reg[8]\ => u_tag0_n_71,
      \mem_addr_m_q_reg[9]\ => u_tag0_n_68,
      \mem_addr_m_q_reg[9]_0\ => u_tag0_n_69,
      \mem_addr_reg[31]\(29) => u_tag0_n_147,
      \mem_addr_reg[31]\(28) => u_tag0_n_148,
      \mem_addr_reg[31]\(27) => u_tag0_n_149,
      \mem_addr_reg[31]\(26) => u_tag0_n_150,
      \mem_addr_reg[31]\(25) => u_tag0_n_151,
      \mem_addr_reg[31]\(24) => u_tag0_n_152,
      \mem_addr_reg[31]\(23) => u_tag0_n_153,
      \mem_addr_reg[31]\(22) => u_tag0_n_154,
      \mem_addr_reg[31]\(21) => u_tag0_n_155,
      \mem_addr_reg[31]\(20) => u_tag0_n_156,
      \mem_addr_reg[31]\(19) => u_tag0_n_157,
      \mem_addr_reg[31]\(18) => u_tag0_n_158,
      \mem_addr_reg[31]\(17) => u_tag0_n_159,
      \mem_addr_reg[31]\(16) => u_tag0_n_160,
      \mem_addr_reg[31]\(15) => u_tag0_n_161,
      \mem_addr_reg[31]\(14) => u_tag0_n_162,
      \mem_addr_reg[31]\(13) => u_tag0_n_163,
      \mem_addr_reg[31]\(12) => u_tag0_n_164,
      \mem_addr_reg[31]\(11) => u_tag0_n_165,
      \mem_addr_reg[31]\(10) => u_tag0_n_166,
      \mem_addr_reg[31]\(9) => u_tag0_n_167,
      \mem_addr_reg[31]\(8) => u_tag0_n_168,
      \mem_addr_reg[31]\(7) => u_tag0_n_169,
      \mem_addr_reg[31]\(6) => u_tag0_n_170,
      \mem_addr_reg[31]\(5) => u_tag0_n_171,
      \mem_addr_reg[31]\(4) => u_tag0_n_172,
      \mem_addr_reg[31]\(3) => u_tag0_n_173,
      \mem_addr_reg[31]\(2) => u_tag0_n_174,
      \mem_addr_reg[31]\(1) => u_tag0_n_175,
      \mem_addr_reg[31]\(0) => u_tag0_n_176,
      \mem_data_m_q_reg[31]\(61 downto 0) => D(61 downto 0),
      \mem_data_wr_reg[31]\(31) => u_tag0_n_115,
      \mem_data_wr_reg[31]\(30) => u_tag0_n_116,
      \mem_data_wr_reg[31]\(29) => u_tag0_n_117,
      \mem_data_wr_reg[31]\(28) => u_tag0_n_118,
      \mem_data_wr_reg[31]\(27) => u_tag0_n_119,
      \mem_data_wr_reg[31]\(26) => u_tag0_n_120,
      \mem_data_wr_reg[31]\(25) => u_tag0_n_121,
      \mem_data_wr_reg[31]\(24) => u_tag0_n_122,
      \mem_data_wr_reg[31]\(23) => u_tag0_n_123,
      \mem_data_wr_reg[31]\(22) => u_tag0_n_124,
      \mem_data_wr_reg[31]\(21) => u_tag0_n_125,
      \mem_data_wr_reg[31]\(20) => u_tag0_n_126,
      \mem_data_wr_reg[31]\(19) => u_tag0_n_127,
      \mem_data_wr_reg[31]\(18) => u_tag0_n_128,
      \mem_data_wr_reg[31]\(17) => u_tag0_n_129,
      \mem_data_wr_reg[31]\(16) => u_tag0_n_130,
      \mem_data_wr_reg[31]\(15) => u_tag0_n_131,
      \mem_data_wr_reg[31]\(14) => u_tag0_n_132,
      \mem_data_wr_reg[31]\(13) => u_tag0_n_133,
      \mem_data_wr_reg[31]\(12) => u_tag0_n_134,
      \mem_data_wr_reg[31]\(11) => u_tag0_n_135,
      \mem_data_wr_reg[31]\(10) => u_tag0_n_136,
      \mem_data_wr_reg[31]\(9) => u_tag0_n_137,
      \mem_data_wr_reg[31]\(8) => u_tag0_n_138,
      \mem_data_wr_reg[31]\(7) => u_tag0_n_139,
      \mem_data_wr_reg[31]\(6) => u_tag0_n_140,
      \mem_data_wr_reg[31]\(5) => u_tag0_n_141,
      \mem_data_wr_reg[31]\(4) => u_tag0_n_142,
      \mem_data_wr_reg[31]\(3) => u_tag0_n_143,
      \mem_data_wr_reg[31]\(2) => u_tag0_n_144,
      \mem_data_wr_reg[31]\(1) => u_tag0_n_145,
      \mem_data_wr_reg[31]\(0) => u_tag0_n_146,
      mem_wr_m_q(0) => mem_wr_m_q(2),
      \mem_wr_m_q_reg[2]\ => \^mem_wr_m_q_reg[2]_0\,
      \mem_wr_m_q_reg[2]_0\ => \mem_wr_m_q_reg[2]_1\,
      \mem_wr_m_q_reg[2]_1\ => u_data1_n_9,
      \mem_wr_reg[0]\ => u_tag0_n_109,
      mem_writeback_m_q_reg => u_data1_n_10,
      mem_writeback_m_q_reg_0 => mem_writeback_m_q_reg_0,
      mem_writeback_m_q_reg_1(1 downto 0) => tag1_data_out_m_w(20 downto 19),
      mem_writeback_m_q_reg_2(0) => tag1_hit_m_w0,
      p_3_in(0) => p_3_in1_in,
      \pmem_addr_q_reg[16]\(3) => u_tag0_n_181,
      \pmem_addr_q_reg[16]\(2) => u_tag0_n_182,
      \pmem_addr_q_reg[16]\(1) => u_tag0_n_183,
      \pmem_addr_q_reg[16]\(0) => u_tag0_n_184,
      \pmem_addr_q_reg[20]\(3) => u_tag0_n_185,
      \pmem_addr_q_reg[20]\(2) => u_tag0_n_186,
      \pmem_addr_q_reg[20]\(1) => u_tag0_n_187,
      \pmem_addr_q_reg[20]\(0) => u_tag0_n_188,
      \pmem_addr_q_reg[24]\(3) => u_tag0_n_189,
      \pmem_addr_q_reg[24]\(2) => u_tag0_n_190,
      \pmem_addr_q_reg[24]\(1) => u_tag0_n_191,
      \pmem_addr_q_reg[24]\(0) => u_tag0_n_192,
      \pmem_addr_q_reg[28]\(3) => u_tag0_n_193,
      \pmem_addr_q_reg[28]\(2) => u_tag0_n_194,
      \pmem_addr_q_reg[28]\(1) => u_tag0_n_195,
      \pmem_addr_q_reg[28]\(0) => u_tag0_n_196,
      \pmem_addr_q_reg[31]\(18 downto 0) => \^pmem_addr_q_reg[31]_0\(26 downto 8),
      \pmem_addr_q_reg[31]_0\(2) => u_tag0_n_197,
      \pmem_addr_q_reg[31]_0\(1) => u_tag0_n_198,
      \pmem_addr_q_reg[31]_0\(0) => u_tag0_n_199,
      \pmem_len_q_reg[0]\ => \pmem_addr_q_reg[31]_1\,
      \pmem_len_q_reg[0]_0\ => \pmem_addr_q_reg[31]_2\,
      \pmem_len_q_reg[0]_1\ => \pmem_addr_q_reg[31]_3\,
      \pmem_len_q_reg[0]_2\ => \pmem_len_q[7]_i_3_n_0\,
      \pmem_len_q_reg[5]\ => \pmem_len_q[5]_i_2_n_0\,
      \pmem_len_q_reg[6]\(7) => u_tag0_n_39,
      \pmem_len_q_reg[6]\(6) => u_tag0_n_40,
      \pmem_len_q_reg[6]\(5) => u_tag0_n_41,
      \pmem_len_q_reg[6]\(4) => u_tag0_n_42,
      \pmem_len_q_reg[6]\(3) => u_tag0_n_43,
      \pmem_len_q_reg[6]\(2) => u_tag0_n_44,
      \pmem_len_q_reg[6]\(1) => u_tag0_n_45,
      \pmem_len_q_reg[6]\(0) => u_tag0_n_46,
      \pmem_len_q_reg[7]\(7 downto 0) => \pmem_len_q__0\(7 downto 0),
      \pmem_len_q_reg[7]_0\ => u_data1_n_2,
      pmem_rd_q => \^pmem_rd_q\,
      pmem_rd_q_reg => \^pmem_rd_q_reg_0\,
      \ram_q_reg[0][13]\ => \^pmem_wr0_q_reg_0\,
      \ram_q_reg[0][13]_0\ => u_tag1_n_125,
      \ram_q_reg[0][14]\ => u_tag1_n_124,
      \ram_q_reg[0][15]\ => u_tag1_n_123,
      \ram_q_reg[0][16]\ => u_tag1_n_122,
      \ram_q_reg[0][17]\ => u_tag1_n_121,
      \ram_q_reg[0][18]\ => u_tag1_n_120,
      \ram_q_reg[0][19]\ => u_tag1_n_119,
      \ram_q_reg[0][20]\ => u_tag1_n_118,
      \ram_q_reg[0][21]\ => u_tag1_n_117,
      \ram_q_reg[0][22]\ => u_tag1_n_116,
      \ram_q_reg[0][23]\ => u_tag1_n_115,
      \ram_q_reg[0][24]\ => u_tag1_n_114,
      \ram_q_reg[0][25]\ => u_tag1_n_113,
      \ram_q_reg[0][26]\ => u_tag1_n_112,
      \ram_q_reg[0][27]\ => u_tag1_n_111,
      \ram_q_reg[0][28]\ => u_tag1_n_110,
      \ram_q_reg[0][29]\ => u_tag1_n_109,
      \ram_q_reg[0][30]\ => u_tag1_n_108,
      \ram_q_reg[0][31]\(29 downto 11) => data1(18 downto 0),
      \ram_q_reg[0][31]\(10 downto 3) => \p_2_in__0\(10 downto 3),
      \ram_q_reg[0][31]\(2) => \mem_addr_m_q_reg_n_0_[4]\,
      \ram_q_reg[0][31]\(1) => \mem_addr_m_q_reg_n_0_[3]\,
      \ram_q_reg[0][31]\(0) => \mem_addr_m_q_reg_n_0_[2]\,
      \ram_q_reg[0][31]_0\(18 downto 0) => pmem_addr_q(31 downto 13),
      \ram_q_reg[0][31]_1\ => u_tag1_n_107,
      \ram_read0_q2__0\(20 downto 0) => \ram_read0_q2__0\(20 downto 0),
      \ram_read0_q[20]_i_3\ => \^flushing_q_reg_0\,
      \ram_read0_q[20]_i_5__0_0\ => \^pmem_len_q_reg[7]_0\,
      \ram_read0_q[20]_i_5__0_1\ => ram_reg_1_0,
      \ram_read0_q_reg[0]_0\ => u_tag1_n_29,
      \ram_read0_q_reg[11]_0\(3) => u_tag0_n_177,
      \ram_read0_q_reg[11]_0\(2) => u_tag0_n_178,
      \ram_read0_q_reg[11]_0\(1) => u_tag0_n_179,
      \ram_read0_q_reg[11]_0\(0) => u_tag0_n_180,
      \ram_read0_q_reg[20]_0\(20) => \^ram_read0_q\(0),
      \ram_read0_q_reg[20]_0\(19) => tag0_data_out_m_w(19),
      \ram_read0_q_reg[20]_0\(18) => u_tag0_n_9,
      \ram_read0_q_reg[20]_0\(17) => u_tag0_n_10,
      \ram_read0_q_reg[20]_0\(16) => u_tag0_n_11,
      \ram_read0_q_reg[20]_0\(15) => u_tag0_n_12,
      \ram_read0_q_reg[20]_0\(14) => u_tag0_n_13,
      \ram_read0_q_reg[20]_0\(13) => u_tag0_n_14,
      \ram_read0_q_reg[20]_0\(12) => u_tag0_n_15,
      \ram_read0_q_reg[20]_0\(11) => u_tag0_n_16,
      \ram_read0_q_reg[20]_0\(10) => u_tag0_n_17,
      \ram_read0_q_reg[20]_0\(9) => u_tag0_n_18,
      \ram_read0_q_reg[20]_0\(8) => u_tag0_n_19,
      \ram_read0_q_reg[20]_0\(7) => u_tag0_n_20,
      \ram_read0_q_reg[20]_0\(6) => u_tag0_n_21,
      \ram_read0_q_reg[20]_0\(5) => u_tag0_n_22,
      \ram_read0_q_reg[20]_0\(4) => u_tag0_n_23,
      \ram_read0_q_reg[20]_0\(3) => u_tag0_n_24,
      \ram_read0_q_reg[20]_0\(2) => u_tag0_n_25,
      \ram_read0_q_reg[20]_0\(1) => u_tag0_n_26,
      \ram_read0_q_reg[20]_0\(0) => u_tag0_n_27,
      \ram_read0_q_reg[20]_1\ => u_tag1_n_28,
      \ram_read0_q_reg[20]_2\ => u_tag1_n_98,
      ram_reg_1 => ram_reg_1,
      ram_reg_1_0 => \^fsm_sequential_state_q_reg[0]_1\,
      ram_reg_1_1 => u_data1_n_19,
      ram_reg_1_10 => u_data1_n_28,
      ram_reg_1_11 => u_data1_n_21,
      ram_reg_1_12 => \^replace_way_q_reg[0]_0\,
      ram_reg_1_13 => u_data0_n_0,
      ram_reg_1_2 => u_data1_n_63,
      ram_reg_1_3 => u_data1_n_29,
      ram_reg_1_4 => u_data1_n_22,
      ram_reg_1_5 => u_data1_n_23,
      ram_reg_1_6 => u_data1_n_24,
      ram_reg_1_7 => u_data1_n_25,
      ram_reg_1_8 => u_data1_n_26,
      ram_reg_1_9 => u_data1_n_27,
      select_q_reg(0) => u_tag0_n_38,
      \slv_reg2_reg[2]\ => \^slv_reg2_reg[2]\,
      \slv_reg2_reg[2]_0\ => u_tag0_n_3,
      \slv_reg2_reg[2]_1\ => u_tag0_n_56,
      tag_data_in_m_r(20 downto 0) => tag_data_in_m_r(20 downto 0)
    );
u_tag1: entity work.design_1_sgp_renderOutput_0_dcache_core_tag_ram_1
     port map (
      ACLK => ACLK,
      CO(0) => \^co\(0),
      D(6) => u_tag1_n_30,
      D(5) => u_tag1_n_31,
      D(4) => u_tag1_n_32,
      D(3) => u_tag1_n_33,
      D(2) => u_tag1_n_34,
      D(1) => u_tag1_n_35,
      D(0) => u_tag1_n_36,
      DI(0) => u_tag1_n_38,
      \FSM_sequential_state_q[3]_i_2\(1 downto 0) => \pmem_len_q__0\(7 downto 6),
      \FSM_sequential_state_q[3]_i_2_0\ => u_data1_n_2,
      \FSM_sequential_state_q_reg[0]\ => u_tag1_n_37,
      \FSM_sequential_state_q_reg[0]_0\ => u_tag1_n_98,
      \FSM_sequential_state_q_reg[0]_1\ => u_tag1_n_105,
      \FSM_sequential_state_q_reg[0]_2\ => \FSM_sequential_state_q_reg[0]_3\,
      \FSM_sequential_state_q_reg[2]\ => \FSM_sequential_state_q_reg[2]_0\,
      \FSM_sequential_state_q_reg[2]_0\ => u_tag1_n_101,
      \FSM_sequential_state_q_reg[2]_1\ => u_tag1_n_104,
      \FSM_sequential_state_q_reg[2]_2\(20) => \^ram_read0_q\(0),
      \FSM_sequential_state_q_reg[2]_2\(19) => tag0_data_out_m_w(19),
      \FSM_sequential_state_q_reg[2]_2\(18) => u_tag0_n_9,
      \FSM_sequential_state_q_reg[2]_2\(17) => u_tag0_n_10,
      \FSM_sequential_state_q_reg[2]_2\(16) => u_tag0_n_11,
      \FSM_sequential_state_q_reg[2]_2\(15) => u_tag0_n_12,
      \FSM_sequential_state_q_reg[2]_2\(14) => u_tag0_n_13,
      \FSM_sequential_state_q_reg[2]_2\(13) => u_tag0_n_14,
      \FSM_sequential_state_q_reg[2]_2\(12) => u_tag0_n_15,
      \FSM_sequential_state_q_reg[2]_2\(11) => u_tag0_n_16,
      \FSM_sequential_state_q_reg[2]_2\(10) => u_tag0_n_17,
      \FSM_sequential_state_q_reg[2]_2\(9) => u_tag0_n_18,
      \FSM_sequential_state_q_reg[2]_2\(8) => u_tag0_n_19,
      \FSM_sequential_state_q_reg[2]_2\(7) => u_tag0_n_20,
      \FSM_sequential_state_q_reg[2]_2\(6) => u_tag0_n_21,
      \FSM_sequential_state_q_reg[2]_2\(5) => u_tag0_n_22,
      \FSM_sequential_state_q_reg[2]_2\(4) => u_tag0_n_23,
      \FSM_sequential_state_q_reg[2]_2\(3) => u_tag0_n_24,
      \FSM_sequential_state_q_reg[2]_2\(2) => u_tag0_n_25,
      \FSM_sequential_state_q_reg[2]_2\(1) => u_tag0_n_26,
      \FSM_sequential_state_q_reg[2]_2\(0) => u_tag0_n_27,
      \FSM_sequential_state_q_reg[3]\ => u_tag1_n_29,
      \FSM_sequential_state_q_reg[3]_0\ => u_tag1_n_43,
      \FSM_sequential_state_q_reg[3]_1\ => u_tag1_n_83,
      \FSM_sequential_state_q_reg[3]_2\ => u_tag1_n_96,
      \FSM_sequential_state_reg[1]\ => \FSM_sequential_state_reg[1]\,
      \FSM_sequential_state_reg[1]_0\ => \FSM_sequential_state_reg[1]_0\,
      \FSM_sequential_state_reg[1]_1\ => \FSM_sequential_state_reg[1]_1\,
      Q(7 downto 6) => \^flush_addr_q_reg[7]_0\(1 downto 0),
      Q(5 downto 0) => p_4_in(8 downto 3),
      S(2) => u_tag1_n_46,
      S(1) => u_tag1_n_47,
      S(0) => u_tag1_n_48,
      addr0_i(7 downto 0) => addr0_i(7 downto 0),
      addr1_i(6 downto 0) => addr1_i(6 downto 0),
      \count_q_reg[1]\(30) => u_tag1_n_49,
      \count_q_reg[1]\(29) => u_tag1_n_50,
      \count_q_reg[1]\(28) => u_tag1_n_51,
      \count_q_reg[1]\(27) => u_tag1_n_52,
      \count_q_reg[1]\(26) => u_tag1_n_53,
      \count_q_reg[1]\(25) => u_tag1_n_54,
      \count_q_reg[1]\(24) => u_tag1_n_55,
      \count_q_reg[1]\(23) => u_tag1_n_56,
      \count_q_reg[1]\(22) => u_tag1_n_57,
      \count_q_reg[1]\(21) => u_tag1_n_58,
      \count_q_reg[1]\(20) => u_tag1_n_59,
      \count_q_reg[1]\(19) => u_tag1_n_60,
      \count_q_reg[1]\(18) => u_tag1_n_61,
      \count_q_reg[1]\(17) => u_tag1_n_62,
      \count_q_reg[1]\(16) => u_tag1_n_63,
      \count_q_reg[1]\(15) => u_tag1_n_64,
      \count_q_reg[1]\(14) => u_tag1_n_65,
      \count_q_reg[1]\(13) => u_tag1_n_66,
      \count_q_reg[1]\(12) => u_tag1_n_67,
      \count_q_reg[1]\(11) => u_tag1_n_68,
      \count_q_reg[1]\(10) => u_tag1_n_69,
      \count_q_reg[1]\(9) => u_tag1_n_70,
      \count_q_reg[1]\(8) => u_tag1_n_71,
      \count_q_reg[1]\(7) => u_tag1_n_72,
      \count_q_reg[1]\(6) => u_tag1_n_73,
      \count_q_reg[1]\(5) => u_tag1_n_74,
      \count_q_reg[1]\(4) => u_tag1_n_75,
      \count_q_reg[1]\(3) => u_tag1_n_76,
      \count_q_reg[1]\(2) => u_tag1_n_77,
      \count_q_reg[1]\(1) => u_tag1_n_78,
      \count_q_reg[1]\(0) => u_tag1_n_79,
      \data_write_addr_q_reg[10]\(11 downto 4) => pmem_addr_q(12 downto 5),
      \data_write_addr_q_reg[10]\(3 downto 1) => \^q\(2 downto 0),
      \data_write_addr_q_reg[10]\(0) => pmem_addr_q(1),
      \data_write_addr_q_reg[1]\ => \^slv_reg2_reg[2]\,
      \data_write_addr_q_reg[2]\(2) => \data_write_addr_q_reg_n_0_[2]\,
      \data_write_addr_q_reg[2]\(1) => \data_write_addr_q_reg_n_0_[1]\,
      \data_write_addr_q_reg[2]\(0) => \data_write_addr_q_reg_n_0_[0]\,
      \data_write_addr_q_reg[3]\ => \^flushing_q_reg_0\,
      \data_write_addr_q_reg[3]_0\ => u_tag0_n_4,
      \data_write_addr_q_reg[3]_1\ => u_tag0_n_88,
      \data_write_addr_q_reg[3]_2\ => \^pmem_rd_q_reg_0\,
      \data_write_addr_q_reg[4]\ => u_tag0_n_37,
      \data_write_addr_q_reg[4]_0\ => u_tag0_n_36,
      \data_write_addr_q_reg[7]\ => u_tag0_n_72,
      \data_write_addr_q_reg[7]_0\ => u_tag0_n_69,
      \data_write_addr_q_reg[8]\ => u_tag0_n_71,
      \data_write_addr_q_reg[8]_0\ => u_tag0_n_70,
      \data_write_addr_q_reg[9]\ => u_tag0_n_68,
      \data_write_addr_q_reg[9]_0\ => u_tag0_n_67,
      dropped_q => dropped_q,
      flushing_q_i_2_0 => ram_reg_0_63_0_2_i_22_n_0,
      flushing_q_i_2_1 => u_tag0_n_56,
      flushing_q_i_2_2 => u_tag0_n_57,
      flushing_q_i_4_0 => u_data1_n_5,
      flushing_q_i_4_1 => u_data1_n_30,
      flushing_q_i_4_2 => u_data1_n_0,
      flushing_q_i_5_0 => \^mem_wr_m_q_reg[2]_0\,
      flushing_q_i_5_1 => u_data1_n_10,
      flushing_q_reg => u_tag1_n_28,
      flushing_q_reg_0 => u_tag1_n_44,
      flushing_q_reg_1 => flushing_q_reg_1,
      flushing_q_reg_2(1 downto 0) => flushing_q_reg_3(3 downto 2),
      flushing_q_reg_3 => \^fsm_sequential_state_q_reg[0]_2\,
      flushing_q_reg_4 => flushing_q_i_3_n_0,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rvalid => m_axi_rvalid,
      mem_ack_o => mem_ack_o,
      mem_inval_m_q => mem_inval_m_q,
      mem_inval_m_q_reg => \^fsm_sequential_state_q_reg[0]_0\,
      mem_inval_m_q_reg_0 => mem_flush_m_q_reg_n_0,
      mem_inval_m_q_reg_1 => u_tag0_n_66,
      mem_tag_m_q => mem_tag_m_q,
      mem_wr_m_q(0) => mem_wr_m_q(2),
      mem_writeback_m_q => mem_writeback_m_q,
      p_3_in(0) => data1_write_m_r(3),
      pmem_addr_q0(30 downto 0) => pmem_addr_q0(31 downto 1),
      pmem_addr_q00_in(30 downto 0) => pmem_addr_q00_in(31 downto 1),
      \pmem_addr_q[31]_i_4_0\ => \FSM_sequential_state_q_reg[3]_0\,
      \pmem_addr_q_reg[12]\(7 downto 0) => \^pmem_addr_q_reg[31]_0\(7 downto 0),
      \pmem_addr_q_reg[12]_0\(3) => u_tag1_n_134,
      \pmem_addr_q_reg[12]_0\(2) => u_tag1_n_135,
      \pmem_addr_q_reg[12]_0\(1) => u_tag1_n_136,
      \pmem_addr_q_reg[12]_0\(0) => u_tag1_n_137,
      \pmem_addr_q_reg[1]\ => \^fsm_sequential_state_q_reg[0]_1\,
      \pmem_addr_q_reg[1]_0\ => u_tag0_n_55,
      \pmem_addr_q_reg[1]_1\ => \pmem_len_q[7]_i_3_n_0\,
      \pmem_addr_q_reg[1]_2\ => \^pmem_wr0_q_reg_0\,
      \pmem_addr_q_reg[31]\ => \pmem_addr_q_reg[31]_3\,
      \pmem_addr_q_reg[31]_0\ => \pmem_addr_q_reg[31]_2\,
      \pmem_addr_q_reg[31]_1\ => \pmem_addr_q_reg[31]_1\,
      \pmem_addr_q_reg[4]\(3 downto 2) => pmem_cache_addr_w(4 downto 3),
      \pmem_addr_q_reg[4]\(1) => u_tag1_n_94,
      \pmem_addr_q_reg[4]\(0) => pmem_cache_addr_w(1),
      \pmem_addr_q_reg[8]\(3) => u_tag1_n_130,
      \pmem_addr_q_reg[8]\(2) => u_tag1_n_131,
      \pmem_addr_q_reg[8]\(1) => u_tag1_n_132,
      \pmem_addr_q_reg[8]\(0) => u_tag1_n_133,
      \pmem_len_q_reg[6]\ => u_tag1_n_40,
      pmem_rd_q => \^pmem_rd_q\,
      pmem_rd_q_reg => pmem_rd_q_reg_1,
      pmem_wr_q(0) => \^pmem_wr_q\(0),
      \pmem_wr_q_reg[3]\ => \pmem_wr_q_reg[3]_0\,
      \pmem_wr_q_reg[3]_0\ => u_data1_n_9,
      \ram_q[1][68]_i_2\ => ram_reg_0_63_0_2_i_29_n_0,
      \ram_q[1][68]_i_2_0\ => \pmem_addr_q[31]_i_6_n_0\,
      \ram_q[1][68]_i_2_1\ => u_tag0_n_31,
      \ram_read0_q2__0\(20 downto 0) => \ram_read0_q2__0\(20 downto 0),
      \ram_read0_q[20]_i_2__0_0\ => ram_reg_1,
      \ram_read0_q_reg[0]_0\ => u_tag1_n_125,
      \ram_read0_q_reg[0]_1\ => u_data1_n_20,
      \ram_read0_q_reg[10]_0\ => u_tag1_n_115,
      \ram_read0_q_reg[11]_0\ => u_tag1_n_114,
      \ram_read0_q_reg[11]_1\(3) => u_tag1_n_126,
      \ram_read0_q_reg[11]_1\(2) => u_tag1_n_127,
      \ram_read0_q_reg[11]_1\(1) => u_tag1_n_128,
      \ram_read0_q_reg[11]_1\(0) => u_tag1_n_129,
      \ram_read0_q_reg[12]_0\ => u_tag1_n_113,
      \ram_read0_q_reg[13]_0\ => u_tag1_n_112,
      \ram_read0_q_reg[14]_0\ => u_tag1_n_111,
      \ram_read0_q_reg[15]_0\ => u_tag1_n_110,
      \ram_read0_q_reg[16]_0\ => u_tag1_n_109,
      \ram_read0_q_reg[17]_0\ => u_tag1_n_108,
      \ram_read0_q_reg[18]_0\ => u_tag1_n_107,
      \ram_read0_q_reg[18]_1\(26 downto 8) => data1(18 downto 0),
      \ram_read0_q_reg[18]_1\(7 downto 0) => \p_2_in__0\(10 downto 3),
      \ram_read0_q_reg[1]_0\ => u_tag1_n_124,
      \ram_read0_q_reg[20]_0\(1 downto 0) => tag1_data_out_m_w(20 downto 19),
      \ram_read0_q_reg[20]_1\ => u_tag1_n_45,
      \ram_read0_q_reg[20]_2\ => u_tag1_n_97,
      \ram_read0_q_reg[20]_3\(20 downto 0) => \ram_read0_q0__0\(20 downto 0),
      \ram_read0_q_reg[2]_0\ => u_tag1_n_123,
      \ram_read0_q_reg[3]_0\ => u_tag1_n_122,
      \ram_read0_q_reg[4]_0\ => u_tag1_n_121,
      \ram_read0_q_reg[5]_0\ => u_tag1_n_120,
      \ram_read0_q_reg[6]_0\ => u_tag1_n_119,
      \ram_read0_q_reg[7]_0\ => u_tag1_n_118,
      \ram_read0_q_reg[8]_0\ => u_tag1_n_117,
      \ram_read0_q_reg[9]_0\ => u_tag1_n_116,
      ram_reg_0_63_0_2_i_21_0 => ram_reg_0_63_0_2_i_21,
      ram_reg_0_63_0_2_i_24 => \^flush_last_q_reg_0\,
      ram_reg_0_63_0_2_i_27_0 => u_data1_n_3,
      ram_reg_1(0) => tag1_hit_m_w0,
      ram_reg_1_0 => \^replace_way_q_reg[0]_0\,
      ram_reg_1_1 => ram_reg_1_0,
      ram_reg_1_2 => u_data0_n_0,
      \replace_way_q_reg[0]\(3 downto 2) => state_q(3 downto 2),
      \replace_way_q_reg[0]\(1) => \^fsm_sequential_state_q_reg[1]_0\(0),
      \replace_way_q_reg[0]\(0) => state_q(0),
      \replace_way_q_reg[0]_0\ => u_tag0_n_3,
      \replace_way_q_reg[0]_1\ => \replace_way_q[0]_i_5_n_0\,
      \slv_reg2_reg[2]\ => \slv_reg2_reg[2]_0\,
      state(1 downto 0) => state(1 downto 0),
      tag_data_in_m_r(20 downto 0) => tag_data_in_m_r(20 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sgp_renderOutput_0_dcache_if_pmem is
  port (
    dropped_q : out STD_LOGIC;
    wr_ptr_q : out STD_LOGIC;
    \rd_ptr_q_reg[0]\ : out STD_LOGIC;
    request_pending_q : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_q_reg[0]\ : out STD_LOGIC;
    \count_q_reg[1]\ : out STD_LOGIC;
    \ram_q_reg[0][64]\ : out STD_LOGIC_VECTOR ( 62 downto 0 );
    \ram_q_reg[0][64]_0\ : out STD_LOGIC;
    req_pop_w : out STD_LOGIC;
    S_AXIS_TVALID_0 : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    ACLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_ptr_q_reg[0]\ : in STD_LOGIC;
    \rd_ptr_q_reg[0]_0\ : in STD_LOGIC;
    request_pending_q_reg_0 : in STD_LOGIC;
    state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_q_reg[1]_0\ : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    \mem_wr_reg[0]\ : in STD_LOGIC;
    \mem_wr_reg[0]_0\ : in STD_LOGIC;
    \ram_q_reg[0][3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_q_reg[0][2]\ : in STD_LOGIC;
    \ram_q_reg[0][31]\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \ram_q_reg[0][63]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram_q_reg[1][67]\ : in STD_LOGIC;
    count_q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    select_q : in STD_LOGIC;
    S_AXIS_TVALID : in STD_LOGIC;
    mem_ack_o : in STD_LOGIC;
    \mem_wr_reg[0]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sgp_renderOutput_0_dcache_if_pmem : entity is "dcache_if_pmem";
end design_1_sgp_renderOutput_0_dcache_if_pmem;

architecture STRUCTURE of design_1_sgp_renderOutput_0_dcache_if_pmem is
  signal \^dropped_q\ : STD_LOGIC;
  signal req_is_drop_w : STD_LOGIC;
  signal \^request_pending_q\ : STD_LOGIC;
  signal u_req_n_4 : STD_LOGIC;
  signal u_req_n_5 : STD_LOGIC;
  signal u_resp_n_1 : STD_LOGIC;
  signal u_resp_n_2 : STD_LOGIC;
  signal u_resp_n_3 : STD_LOGIC;
begin
  dropped_q <= \^dropped_q\;
  request_pending_q <= \^request_pending_q\;
dropped_q_reg: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => '1',
      CLR => SR(0),
      D => req_is_drop_w,
      Q => \^dropped_q\
    );
request_pending_q_reg: unisim.vcomponents.FDCE
     port map (
      C => ACLK,
      CE => '1',
      CLR => SR(0),
      D => request_pending_q_reg_0,
      Q => \^request_pending_q\
    );
u_req: entity work.design_1_sgp_renderOutput_0_dcache_if_pmem_fifo
     port map (
      ACLK => ACLK,
      ARESETN => ARESETN,
      D(63 downto 0) => D(63 downto 0),
      E(0) => E(0),
      \FSM_sequential_state_reg[1]\ => \FSM_sequential_state_reg[1]\,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      S_AXIS_TVALID => S_AXIS_TVALID,
      S_AXIS_TVALID_0 => S_AXIS_TVALID_0,
      count_q(1 downto 0) => count_q(1 downto 0),
      \count_q_reg[0]_0\ => \count_q_reg[0]\,
      \count_q_reg[0]_1\ => u_req_n_4,
      \count_q_reg[1]_0\ => u_req_n_5,
      \count_q_reg[1]_1\ => \count_q_reg[1]_0\,
      dropped_q_reg => u_resp_n_3,
      mem_ack_o => mem_ack_o,
      \mem_wr_reg[0]\ => u_resp_n_2,
      \mem_wr_reg[0]_0\ => u_resp_n_1,
      \mem_wr_reg[0]_1\ => \mem_wr_reg[0]\,
      \mem_wr_reg[0]_2\ => \mem_wr_reg[0]_0\,
      \mem_wr_reg[0]_3\ => \mem_wr_reg[0]_1\,
      \ram_q_reg[0][2]_0\ => \ram_q_reg[0][2]\,
      \ram_q_reg[0][31]_0\(26 downto 0) => \ram_q_reg[0][31]\(26 downto 0),
      \ram_q_reg[0][3]_0\ => \ram_q_reg[0][3]\,
      \ram_q_reg[0][63]_0\(31 downto 0) => \ram_q_reg[0][63]\(31 downto 0),
      \ram_q_reg[0][64]_0\(62 downto 0) => \ram_q_reg[0][64]\(62 downto 0),
      \ram_q_reg[0][64]_1\ => \ram_q_reg[0][64]_0\,
      \ram_q_reg[1][67]\ => \ram_q_reg[1][67]\,
      \rd_ptr_q_reg[0]_0\ => \rd_ptr_q_reg[0]\,
      \rd_ptr_q_reg[0]_1\ => \rd_ptr_q_reg[0]_0\,
      req_is_drop_w => req_is_drop_w,
      req_pop_w => req_pop_w,
      request_pending_q => \^request_pending_q\,
      state(1 downto 0) => state(1 downto 0),
      wr_ptr_q => wr_ptr_q,
      \wr_ptr_q_reg[0]_0\ => \wr_ptr_q_reg[0]\
    );
u_resp: entity work.\design_1_sgp_renderOutput_0_dcache_if_pmem_fifo__parameterized0\
     port map (
      ACLK => ACLK,
      SR(0) => SR(0),
      \count_q[1]_i_2__1\ => \mem_wr_reg[0]\,
      \count_q[1]_i_2__1_0\ => u_req_n_5,
      \count_q[1]_i_2__1_1\ => u_req_n_4,
      \count_q_reg[0]_0\ => u_resp_n_2,
      \count_q_reg[1]_0\ => \count_q_reg[1]\,
      \count_q_reg[1]_1\ => u_resp_n_1,
      \count_q_reg[1]_2\ => \count_q_reg[1]_0\,
      dropped_q => \^dropped_q\,
      dropped_q_reg => u_resp_n_3,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rvalid => m_axi_rvalid,
      select_q => select_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sgp_renderOutput_0_dcache is
  port (
    dropped_q : out STD_LOGIC;
    select_q : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_ptr_q : out STD_LOGIC;
    rd_ptr_q : out STD_LOGIC;
    request_pending_q : out STD_LOGIC;
    cache_access_q : out STD_LOGIC;
    flushing_q : out STD_LOGIC;
    flush_last_q_reg : out STD_LOGIC;
    pmem_rd_q : out STD_LOGIC;
    pmem_wr0_q : out STD_LOGIC;
    in41 : out STD_LOGIC;
    rd_ptr_q_0 : out STD_LOGIC;
    wlast_q : out STD_LOGIC;
    awvalid_q : out STD_LOGIC;
    wvalid_q : out STD_LOGIC;
    valid_q : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_q_reg[0]\ : out STD_LOGIC;
    \slv_reg2_reg[0]\ : out STD_LOGIC;
    pmem_rd_q_reg : out STD_LOGIC;
    data_write_addr_q119_out : out STD_LOGIC;
    count_q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_state_q_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_wr_m_q_reg[2]\ : out STD_LOGIC;
    \slv_reg2_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_state_q_reg[0]\ : out STD_LOGIC;
    \ram_read0_q_reg[20]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_q_reg_inv : out STD_LOGIC;
    \flush_addr_q_reg[4]\ : out STD_LOGIC;
    \FSM_sequential_state_q_reg[0]_0\ : out STD_LOGIC;
    \count_q_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_state_q_reg[2]\ : out STD_LOGIC;
    \slv_reg2_reg[2]\ : out STD_LOGIC;
    flushing_q_reg : out STD_LOGIC;
    req_pop_w : out STD_LOGIC;
    mem_ack_o : out STD_LOGIC;
    \FSM_sequential_state_q_reg[0]_1\ : out STD_LOGIC;
    inport_write_w : out STD_LOGIC;
    inport_accept_o2 : out STD_LOGIC;
    m_axi_wready_0 : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready_0 : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    \buf_q_reg[83]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    S_AXIS_TVALID_0 : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : out STD_LOGIC;
    ACLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    in8 : in STD_LOGIC;
    in7 : in STD_LOGIC;
    \wr_ptr_q_reg[0]\ : in STD_LOGIC;
    \rd_ptr_q_reg[0]\ : in STD_LOGIC;
    request_pending_q_reg : in STD_LOGIC;
    cache_access_q_reg : in STD_LOGIC;
    flushing_q_reg_0 : in STD_LOGIC;
    flush_last_q_reg_0 : in STD_LOGIC;
    pmem_rd_q_reg_0 : in STD_LOGIC;
    pmem_wr0_q_reg : in STD_LOGIC;
    \replace_way_q_reg[0]\ : in STD_LOGIC;
    \rd_ptr_q_reg[0]_0\ : in STD_LOGIC;
    wlast_q_reg : in STD_LOGIC;
    awvalid_q_reg : in STD_LOGIC;
    wvalid_q_reg : in STD_LOGIC;
    valid_q_reg_inv_0 : in STD_LOGIC;
    state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    flushing_q_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    \pending_q_reg[3]\ : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    \count_q_reg[1]_0\ : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    \ram_q_reg[1][31]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \FSM_sequential_state_q_reg[3]\ : in STD_LOGIC;
    \mem_wr_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_state_q_reg[2]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awready : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    S_AXIS_TVALID : in STD_LOGIC;
    \pending_q_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sgp_renderOutput_0_dcache : entity is "dcache";
end design_1_sgp_renderOutput_0_dcache;

architecture STRUCTURE of design_1_sgp_renderOutput_0_dcache is
  signal \^fsm_sequential_state_q_reg[0]_0\ : STD_LOGIC;
  signal \^cache_access_q\ : STD_LOGIC;
  signal \^count_q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dropped_q\ : STD_LOGIC;
  signal \^mem_ack_o\ : STD_LOGIC;
  signal mem_uncached_wr_w : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pmem_addr_q : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal pmem_addr_w : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal pmem_cache_addr_w : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal pmem_cache_write_data_w : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^pmem_rd_q_reg\ : STD_LOGIC;
  signal pmem_select_w : STD_LOGIC;
  signal pmem_wr_q : STD_LOGIC_VECTOR ( 3 to 3 );
  signal pmem_wr_w : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pmem_write_data_w : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^select_q\ : STD_LOGIC;
  signal \^slv_reg2_reg[0]\ : STD_LOGIC;
  signal \^slv_reg2_reg[0]_0\ : STD_LOGIC;
  signal u_axi_n_10 : STD_LOGIC;
  signal u_axi_n_8 : STD_LOGIC;
  signal u_axi_n_84 : STD_LOGIC;
  signal u_axi_n_9 : STD_LOGIC;
  signal u_core_n_42 : STD_LOGIC;
  signal u_core_n_46 : STD_LOGIC;
  signal u_core_n_48 : STD_LOGIC;
  signal u_core_n_54 : STD_LOGIC;
  signal u_mux_n_1 : STD_LOGIC;
  signal u_mux_n_2 : STD_LOGIC;
  signal u_mux_n_4 : STD_LOGIC;
  signal u_mux_n_5 : STD_LOGIC;
  signal u_pmem_mux_n_1 : STD_LOGIC;
  signal u_pmem_mux_n_2 : STD_LOGIC;
  signal u_uncached_n_70 : STD_LOGIC;
begin
  \FSM_sequential_state_q_reg[0]_0\ <= \^fsm_sequential_state_q_reg[0]_0\;
  cache_access_q <= \^cache_access_q\;
  count_q(1 downto 0) <= \^count_q\(1 downto 0);
  dropped_q <= \^dropped_q\;
  mem_ack_o <= \^mem_ack_o\;
  pmem_rd_q_reg <= \^pmem_rd_q_reg\;
  select_q <= \^select_q\;
  \slv_reg2_reg[0]\ <= \^slv_reg2_reg[0]\;
  \slv_reg2_reg[0]_0\ <= \^slv_reg2_reg[0]_0\;
u_axi: entity work.design_1_sgp_renderOutput_0_dcache_axi
     port map (
      ACLK => ACLK,
      ARESETN => ARESETN,
      D(2 downto 1) => \buf_q_reg[83]\(1 downto 0),
      D(0) => inport_write_w,
      E(0) => u_axi_n_9,
      \FSM_sequential_state_q[3]_i_3\ => u_core_n_46,
      SR(0) => SR(0),
      awvalid_q_reg => awvalid_q,
      awvalid_q_reg_0 => awvalid_q_reg,
      \count_q_reg[0]\ => \^count_q\(0),
      \count_q_reg[0]_0\ => u_axi_n_10,
      \count_q_reg[1]\ => \^count_q\(1),
      \count_q_reg[1]_0\ => u_axi_n_8,
      \count_q_reg[1]_1\ => u_axi_n_84,
      inport_accept_o2 => inport_accept_o2,
      m_axi_araddr(29 downto 0) => m_axi_araddr(29 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awlen(0) => m_axi_awlen(0),
      m_axi_awready => m_axi_awready,
      m_axi_awready_0 => m_axi_awready_0,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rlast => m_axi_rlast,
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wready_0 => m_axi_wready_0,
      m_axi_wstrb(0) => m_axi_wstrb(0),
      m_axi_wvalid => m_axi_wvalid,
      pmem_wr_q(0) => pmem_wr_q(3),
      \pmem_wr_q_reg[3]\ => \^slv_reg2_reg[0]\,
      \pmem_wr_q_reg[3]_0\ => u_core_n_54,
      \ram_q_reg[0][2]\ => \^pmem_rd_q_reg\,
      \ram_q_reg[0][2]_0\ => u_uncached_n_70,
      \ram_q_reg[1][71]\(64) => u_mux_n_1,
      \ram_q_reg[1][71]\(63) => u_mux_n_2,
      \ram_q_reg[1][71]\(62) => pmem_wr_w(0),
      \ram_q_reg[1][71]\(61 downto 30) => pmem_write_data_w(31 downto 0),
      \ram_q_reg[1][71]\(29 downto 0) => pmem_addr_w(31 downto 2),
      \rd_ptr_q_reg[0]\ => rd_ptr_q_0,
      \rd_ptr_q_reg[0]_0\ => \rd_ptr_q_reg[0]_0\,
      valid_q_reg_inv => valid_q,
      valid_q_reg_inv_0 => valid_q_reg_inv,
      valid_q_reg_inv_1 => valid_q_reg_inv_0,
      wlast_q => wlast_q,
      wlast_q_reg => wlast_q_reg,
      wvalid_q_reg => wvalid_q,
      wvalid_q_reg_0 => wvalid_q_reg
    );
u_core: entity work.design_1_sgp_renderOutput_0_dcache_core
     port map (
      ACLK => ACLK,
      CO(0) => CO(0),
      D(61 downto 30) => D(31 downto 0),
      D(29 downto 0) => \ram_q_reg[1][31]\(29 downto 0),
      E(0) => u_axi_n_9,
      \FSM_sequential_state_q_reg[0]_0\ => \FSM_sequential_state_q_reg[0]\,
      \FSM_sequential_state_q_reg[0]_1\ => u_core_n_48,
      \FSM_sequential_state_q_reg[0]_2\ => \^fsm_sequential_state_q_reg[0]_0\,
      \FSM_sequential_state_q_reg[0]_3\ => \FSM_sequential_state_q_reg[0]_1\,
      \FSM_sequential_state_q_reg[1]_0\(0) => \FSM_sequential_state_q_reg[1]\(0),
      \FSM_sequential_state_q_reg[2]_0\ => \FSM_sequential_state_q_reg[2]\,
      \FSM_sequential_state_q_reg[2]_1\ => \FSM_sequential_state_q_reg[2]_0\,
      \FSM_sequential_state_q_reg[3]_0\ => u_axi_n_8,
      \FSM_sequential_state_q_reg[3]_1\ => \FSM_sequential_state_q_reg[3]\,
      \FSM_sequential_state_reg[1]\ => \FSM_sequential_state_reg[1]\,
      \FSM_sequential_state_reg[1]_0\ => \^select_q\,
      \FSM_sequential_state_reg[1]_1\ => \^cache_access_q\,
      Q(2 downto 0) => pmem_addr_q(4 downto 2),
      SR(0) => SR(0),
      dropped_q => \^dropped_q\,
      \flush_addr_q_reg[4]_0\ => \flush_addr_q_reg[4]\,
      \flush_addr_q_reg[7]_0\(1 downto 0) => Q(1 downto 0),
      flush_last_q_reg_0 => flush_last_q_reg,
      flush_last_q_reg_1 => flush_last_q_reg_0,
      flushing_q_reg_0 => flushing_q,
      flushing_q_reg_1 => flushing_q_reg,
      flushing_q_reg_2 => flushing_q_reg_0,
      flushing_q_reg_3(3 downto 0) => flushing_q_reg_1(3 downto 0),
      in7 => in7,
      in8 => in8,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      mem_ack_o => \^mem_ack_o\,
      \mem_wr_m_q_reg[2]_0\ => \mem_wr_m_q_reg[2]\,
      \mem_wr_m_q_reg[2]_1\ => \mem_wr_reg[0]\,
      mem_writeback_m_q_reg_0 => u_mux_n_5,
      \pmem_addr_q_reg[31]_0\(26 downto 0) => pmem_cache_addr_w(31 downto 5),
      \pmem_addr_q_reg[31]_1\ => \^count_q\(0),
      \pmem_addr_q_reg[31]_2\ => \^count_q\(1),
      \pmem_addr_q_reg[31]_3\ => \^slv_reg2_reg[0]\,
      \pmem_len_q_reg[7]_0\ => u_core_n_46,
      pmem_rd_q => pmem_rd_q,
      pmem_rd_q_reg_0 => \^pmem_rd_q_reg\,
      pmem_rd_q_reg_1 => u_core_n_42,
      pmem_rd_q_reg_2 => pmem_rd_q_reg_0,
      pmem_wr0_q_reg_0 => pmem_wr0_q,
      pmem_wr0_q_reg_1 => pmem_wr0_q_reg,
      pmem_wr_q(0) => pmem_wr_q(3),
      \pmem_wr_q_reg[3]_0\ => u_core_n_54,
      \pmem_wr_q_reg[3]_1\ => u_axi_n_84,
      \pmem_write_data_q_reg[31]_0\(31 downto 0) => pmem_cache_write_data_w(31 downto 0),
      \pmem_write_data_q_reg[31]_1\ => u_axi_n_10,
      ram_read0_q(0) => \ram_read0_q_reg[20]\(0),
      ram_reg_0_63_0_2_i_21 => u_mux_n_4,
      ram_reg_1 => u_pmem_mux_n_2,
      ram_reg_1_0 => u_pmem_mux_n_1,
      \replace_way_q_reg[0]_0\ => in41,
      \replace_way_q_reg[0]_1\ => \replace_way_q_reg[0]\,
      \slv_reg2_reg[2]\ => data_write_addr_q119_out,
      \slv_reg2_reg[2]_0\ => \slv_reg2_reg[2]\,
      state(1 downto 0) => state(1 downto 0)
    );
u_mux: entity work.design_1_sgp_renderOutput_0_dcache_mux
     port map (
      ACLK => ACLK,
      D(0) => mem_uncached_wr_w(0),
      SR(0) => SR(0),
      cache_access_q_reg_0 => \^cache_access_q\,
      cache_access_q_reg_1 => u_mux_n_5,
      cache_access_q_reg_2 => cache_access_q_reg,
      \pending_q_reg[0]_0\(0) => \pending_q_reg[0]\(0),
      \pending_q_reg[3]_0\ => \pending_q_reg[3]\,
      pmem_select_w => pmem_select_w,
      \ram_q_reg[0][64]\(0) => flushing_q_reg_1(0),
      \ram_q_reg[0][64]_0\ => \mem_wr_reg[0]\,
      \ram_q_reg[1][68]\ => \^pmem_rd_q_reg\,
      \ram_q_reg[1][71]\ => u_core_n_42,
      \slv_reg2_reg[0]\(1) => u_mux_n_1,
      \slv_reg2_reg[0]\(0) => u_mux_n_2,
      \slv_reg2_reg[0]_0\ => \^slv_reg2_reg[0]\,
      \slv_reg2_reg[0]_1\ => u_mux_n_4,
      \slv_reg2_reg[0]_2\ => \^slv_reg2_reg[0]_0\
    );
u_pmem_mux: entity work.design_1_sgp_renderOutput_0_dcache_pmem_mux
     port map (
      ACLK => ACLK,
      SR(0) => SR(0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rvalid => m_axi_rvalid,
      m_axi_rvalid_0 => u_pmem_mux_n_1,
      pmem_select_w => pmem_select_w,
      ram_reg_1 => u_core_n_48,
      select_q_reg_0 => \^select_q\,
      select_q_reg_1 => u_pmem_mux_n_2
    );
u_uncached: entity work.design_1_sgp_renderOutput_0_dcache_if_pmem
     port map (
      ACLK => ACLK,
      ARESETN => ARESETN,
      D(63) => D(32),
      D(62) => mem_uncached_wr_w(0),
      D(61 downto 30) => D(31 downto 0),
      D(29 downto 0) => \ram_q_reg[1][31]\(29 downto 0),
      E(0) => E(0),
      \FSM_sequential_state_reg[1]\ => \FSM_sequential_state_reg[1]_0\,
      Q(2 downto 0) => pmem_addr_q(4 downto 2),
      SR(0) => SR(0),
      S_AXIS_TVALID => S_AXIS_TVALID,
      S_AXIS_TVALID_0 => S_AXIS_TVALID_0,
      count_q(1 downto 0) => \^count_q\(1 downto 0),
      \count_q_reg[0]\ => \count_q_reg[0]\,
      \count_q_reg[1]\ => \count_q_reg[1]\,
      \count_q_reg[1]_0\ => \count_q_reg[1]_0\,
      dropped_q => \^dropped_q\,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rvalid => m_axi_rvalid,
      mem_ack_o => \^mem_ack_o\,
      \mem_wr_reg[0]\ => \^slv_reg2_reg[0]_0\,
      \mem_wr_reg[0]_0\ => \^fsm_sequential_state_q_reg[0]_0\,
      \mem_wr_reg[0]_1\ => \mem_wr_reg[0]\,
      \ram_q_reg[0][2]\ => u_core_n_42,
      \ram_q_reg[0][31]\(26 downto 0) => pmem_cache_addr_w(31 downto 5),
      \ram_q_reg[0][3]\ => \^slv_reg2_reg[0]\,
      \ram_q_reg[0][63]\(31 downto 0) => pmem_cache_write_data_w(31 downto 0),
      \ram_q_reg[0][64]\(62) => pmem_wr_w(0),
      \ram_q_reg[0][64]\(61 downto 30) => pmem_write_data_w(31 downto 0),
      \ram_q_reg[0][64]\(29 downto 0) => pmem_addr_w(31 downto 2),
      \ram_q_reg[0][64]_0\ => u_uncached_n_70,
      \ram_q_reg[1][67]\ => u_core_n_54,
      \rd_ptr_q_reg[0]\ => rd_ptr_q,
      \rd_ptr_q_reg[0]_0\ => \rd_ptr_q_reg[0]\,
      req_pop_w => req_pop_w,
      request_pending_q => request_pending_q,
      request_pending_q_reg_0 => request_pending_q_reg,
      select_q => \^select_q\,
      state(1 downto 0) => state(1 downto 0),
      wr_ptr_q => wr_ptr_q,
      \wr_ptr_q_reg[0]\ => \wr_ptr_q_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sgp_renderOutput_0_sgp_renderOutput is
  port (
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    S_AXIS_TREADY : out STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_lite_arvalid : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awready : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    S_AXIS_TVALID : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 65 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sgp_renderOutput_0_sgp_renderOutput : entity is "sgp_renderOutput";
end design_1_sgp_renderOutput_0_sgp_renderOutput;

architecture STRUCTURE of design_1_sgp_renderOutput_0_sgp_renderOutput is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal L : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal a_color_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal awvalid_q_i_1_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal b_color_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cache_access_q_i_1_n_0 : STD_LOGIC;
  signal flush_last_q_i_1_n_0 : STD_LOGIC;
  signal flushing_q_i_1_n_0 : STD_LOGIC;
  signal \frag_address0__0\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal frag_address0_i_10_n_0 : STD_LOGIC;
  signal frag_address0_i_11_n_0 : STD_LOGIC;
  signal frag_address0_i_2_n_1 : STD_LOGIC;
  signal frag_address0_i_2_n_2 : STD_LOGIC;
  signal frag_address0_i_2_n_3 : STD_LOGIC;
  signal frag_address0_i_2_n_4 : STD_LOGIC;
  signal frag_address0_i_2_n_5 : STD_LOGIC;
  signal frag_address0_i_2_n_6 : STD_LOGIC;
  signal frag_address0_i_2_n_7 : STD_LOGIC;
  signal frag_address0_i_3_n_0 : STD_LOGIC;
  signal frag_address0_i_3_n_1 : STD_LOGIC;
  signal frag_address0_i_3_n_2 : STD_LOGIC;
  signal frag_address0_i_3_n_3 : STD_LOGIC;
  signal frag_address0_i_3_n_4 : STD_LOGIC;
  signal frag_address0_i_3_n_5 : STD_LOGIC;
  signal frag_address0_i_3_n_6 : STD_LOGIC;
  signal frag_address0_i_3_n_7 : STD_LOGIC;
  signal frag_address0_i_4_n_0 : STD_LOGIC;
  signal frag_address0_i_4_n_1 : STD_LOGIC;
  signal frag_address0_i_4_n_2 : STD_LOGIC;
  signal frag_address0_i_4_n_3 : STD_LOGIC;
  signal frag_address0_i_4_n_4 : STD_LOGIC;
  signal frag_address0_i_4_n_5 : STD_LOGIC;
  signal frag_address0_i_4_n_6 : STD_LOGIC;
  signal frag_address0_i_4_n_7 : STD_LOGIC;
  signal frag_address0_i_5_n_0 : STD_LOGIC;
  signal frag_address0_i_5_n_1 : STD_LOGIC;
  signal frag_address0_i_5_n_2 : STD_LOGIC;
  signal frag_address0_i_5_n_3 : STD_LOGIC;
  signal frag_address0_i_5_n_4 : STD_LOGIC;
  signal frag_address0_i_5_n_5 : STD_LOGIC;
  signal frag_address0_i_5_n_6 : STD_LOGIC;
  signal frag_address0_i_5_n_7 : STD_LOGIC;
  signal frag_address0_i_6_n_1 : STD_LOGIC;
  signal frag_address0_i_6_n_2 : STD_LOGIC;
  signal frag_address0_i_6_n_3 : STD_LOGIC;
  signal frag_address0_i_7_n_0 : STD_LOGIC;
  signal frag_address0_i_7_n_1 : STD_LOGIC;
  signal frag_address0_i_7_n_2 : STD_LOGIC;
  signal frag_address0_i_7_n_3 : STD_LOGIC;
  signal frag_address0_i_8_n_0 : STD_LOGIC;
  signal frag_address0_i_8_n_1 : STD_LOGIC;
  signal frag_address0_i_8_n_2 : STD_LOGIC;
  signal frag_address0_i_8_n_3 : STD_LOGIC;
  signal frag_address0_i_9_n_0 : STD_LOGIC;
  signal frag_address0_i_9_n_1 : STD_LOGIC;
  signal frag_address0_i_9_n_2 : STD_LOGIC;
  signal frag_address0_i_9_n_3 : STD_LOGIC;
  signal frag_address0_n_100 : STD_LOGIC;
  signal frag_address0_n_101 : STD_LOGIC;
  signal frag_address0_n_102 : STD_LOGIC;
  signal frag_address0_n_103 : STD_LOGIC;
  signal frag_address0_n_104 : STD_LOGIC;
  signal frag_address0_n_105 : STD_LOGIC;
  signal frag_address0_n_74 : STD_LOGIC;
  signal frag_address0_n_75 : STD_LOGIC;
  signal frag_address0_n_76 : STD_LOGIC;
  signal frag_address0_n_77 : STD_LOGIC;
  signal frag_address0_n_78 : STD_LOGIC;
  signal frag_address0_n_79 : STD_LOGIC;
  signal frag_address0_n_80 : STD_LOGIC;
  signal frag_address0_n_81 : STD_LOGIC;
  signal frag_address0_n_82 : STD_LOGIC;
  signal frag_address0_n_83 : STD_LOGIC;
  signal frag_address0_n_84 : STD_LOGIC;
  signal frag_address0_n_85 : STD_LOGIC;
  signal frag_address0_n_86 : STD_LOGIC;
  signal frag_address0_n_87 : STD_LOGIC;
  signal frag_address0_n_88 : STD_LOGIC;
  signal frag_address0_n_89 : STD_LOGIC;
  signal frag_address0_n_90 : STD_LOGIC;
  signal frag_address0_n_91 : STD_LOGIC;
  signal frag_address0_n_92 : STD_LOGIC;
  signal frag_address0_n_93 : STD_LOGIC;
  signal frag_address0_n_94 : STD_LOGIC;
  signal frag_address0_n_95 : STD_LOGIC;
  signal frag_address0_n_96 : STD_LOGIC;
  signal frag_address0_n_97 : STD_LOGIC;
  signal frag_address0_n_98 : STD_LOGIC;
  signal frag_address0_n_99 : STD_LOGIC;
  signal \frag_address[11]_i_2_n_0\ : STD_LOGIC;
  signal \frag_address[11]_i_3_n_0\ : STD_LOGIC;
  signal \frag_address[11]_i_4_n_0\ : STD_LOGIC;
  signal \frag_address[11]_i_5_n_0\ : STD_LOGIC;
  signal \frag_address[15]_i_2_n_0\ : STD_LOGIC;
  signal \frag_address[15]_i_3_n_0\ : STD_LOGIC;
  signal \frag_address[15]_i_4_n_0\ : STD_LOGIC;
  signal \frag_address[15]_i_5_n_0\ : STD_LOGIC;
  signal \frag_address[19]_i_2_n_0\ : STD_LOGIC;
  signal \frag_address[19]_i_3_n_0\ : STD_LOGIC;
  signal \frag_address[19]_i_4_n_0\ : STD_LOGIC;
  signal \frag_address[19]_i_5_n_0\ : STD_LOGIC;
  signal \frag_address[23]_i_2_n_0\ : STD_LOGIC;
  signal \frag_address[23]_i_3_n_0\ : STD_LOGIC;
  signal \frag_address[23]_i_4_n_0\ : STD_LOGIC;
  signal \frag_address[23]_i_5_n_0\ : STD_LOGIC;
  signal \frag_address[27]_i_2_n_0\ : STD_LOGIC;
  signal \frag_address[27]_i_3_n_0\ : STD_LOGIC;
  signal \frag_address[27]_i_4_n_0\ : STD_LOGIC;
  signal \frag_address[27]_i_5_n_0\ : STD_LOGIC;
  signal \frag_address[31]_i_2_n_0\ : STD_LOGIC;
  signal \frag_address[31]_i_3_n_0\ : STD_LOGIC;
  signal \frag_address[31]_i_4_n_0\ : STD_LOGIC;
  signal \frag_address[31]_i_5_n_0\ : STD_LOGIC;
  signal \frag_address[3]_i_2_n_0\ : STD_LOGIC;
  signal \frag_address[3]_i_3_n_0\ : STD_LOGIC;
  signal \frag_address[3]_i_4_n_0\ : STD_LOGIC;
  signal \frag_address[3]_i_5_n_0\ : STD_LOGIC;
  signal \frag_address[7]_i_2_n_0\ : STD_LOGIC;
  signal \frag_address[7]_i_3_n_0\ : STD_LOGIC;
  signal \frag_address[7]_i_4_n_0\ : STD_LOGIC;
  signal \frag_address[7]_i_5_n_0\ : STD_LOGIC;
  signal frag_address_reg : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \frag_address_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \frag_address_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \frag_address_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \frag_address_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \frag_address_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \frag_address_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \frag_address_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \frag_address_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \frag_address_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \frag_address_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \frag_address_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \frag_address_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \frag_address_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \frag_address_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \frag_address_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \frag_address_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \frag_address_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \frag_address_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \frag_address_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \frag_address_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \frag_address_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \frag_address_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \frag_address_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \frag_address_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \frag_address_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \frag_address_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \frag_address_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \frag_address_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \frag_address_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \frag_address_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \frag_address_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal frag_color : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal g_color_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \input_fragment__0\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[15]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[16]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[176]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[177]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[178]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[179]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[17]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[180]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[181]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[182]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[183]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[18]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[19]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[208]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[209]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[20]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[210]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[211]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[212]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[213]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[214]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[215]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[21]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[22]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[23]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[240]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[241]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[242]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[243]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[244]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[245]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[246]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[247]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[24]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[25]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[26]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[27]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[28]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[29]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[30]\ : STD_LOGIC;
  signal \input_fragment_reg_n_0_[31]\ : STD_LOGIC;
  signal mem_ack_o : STD_LOGIC;
  signal \mem_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \mem_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \mem_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \mem_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \mem_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \mem_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \mem_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \mem_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \mem_addr_reg_n_0_[18]\ : STD_LOGIC;
  signal \mem_addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \mem_addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \mem_addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \mem_addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \mem_addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \mem_addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \mem_addr_reg_n_0_[25]\ : STD_LOGIC;
  signal \mem_addr_reg_n_0_[26]\ : STD_LOGIC;
  signal \mem_addr_reg_n_0_[27]\ : STD_LOGIC;
  signal \mem_addr_reg_n_0_[28]\ : STD_LOGIC;
  signal \mem_addr_reg_n_0_[29]\ : STD_LOGIC;
  signal \mem_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mem_addr_reg_n_0_[30]\ : STD_LOGIC;
  signal \mem_addr_reg_n_0_[31]\ : STD_LOGIC;
  signal \mem_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \mem_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \mem_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \mem_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \mem_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \mem_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \mem_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal mem_data_wr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mem_wr_reg_n_0_[0]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pmem_rd_q_i_1_n_0 : STD_LOGIC;
  signal pmem_wr0_q_i_1_n_0 : STD_LOGIC;
  signal r_color_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rd_ptr_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_q[0]_i_1_n_0\ : STD_LOGIC;
  signal renderoutput_cachectrl : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal renderoutput_colorbuffer : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \replace_way_q[0]_i_1_n_0\ : STD_LOGIC;
  signal request_pending_q_i_1_n_0 : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  signal \^s_axi_lite_bvalid\ : STD_LOGIC;
  signal \^s_axi_lite_rvalid\ : STD_LOGIC;
  signal sgp_renderOutput_axi_lite_regs_inst_n_11 : STD_LOGIC;
  signal sgp_renderOutput_axi_lite_regs_inst_n_12 : STD_LOGIC;
  signal sgp_renderOutput_axi_lite_regs_inst_n_13 : STD_LOGIC;
  signal sgp_renderOutput_axi_lite_regs_inst_n_14 : STD_LOGIC;
  signal sgp_renderOutput_axi_lite_regs_inst_n_18 : STD_LOGIC;
  signal sgp_renderOutput_axi_lite_regs_inst_n_4 : STD_LOGIC;
  signal sgp_renderOutput_axi_lite_regs_inst_n_6 : STD_LOGIC;
  signal sgp_renderOutput_dcache_n_114 : STD_LOGIC;
  signal sgp_renderOutput_dcache_n_115 : STD_LOGIC;
  signal sgp_renderOutput_dcache_n_116 : STD_LOGIC;
  signal sgp_renderOutput_dcache_n_19 : STD_LOGIC;
  signal sgp_renderOutput_dcache_n_20 : STD_LOGIC;
  signal sgp_renderOutput_dcache_n_21 : STD_LOGIC;
  signal sgp_renderOutput_dcache_n_22 : STD_LOGIC;
  signal sgp_renderOutput_dcache_n_27 : STD_LOGIC;
  signal sgp_renderOutput_dcache_n_28 : STD_LOGIC;
  signal sgp_renderOutput_dcache_n_29 : STD_LOGIC;
  signal sgp_renderOutput_dcache_n_31 : STD_LOGIC;
  signal sgp_renderOutput_dcache_n_32 : STD_LOGIC;
  signal sgp_renderOutput_dcache_n_33 : STD_LOGIC;
  signal sgp_renderOutput_dcache_n_34 : STD_LOGIC;
  signal sgp_renderOutput_dcache_n_35 : STD_LOGIC;
  signal sgp_renderOutput_dcache_n_36 : STD_LOGIC;
  signal sgp_renderOutput_dcache_n_37 : STD_LOGIC;
  signal sgp_renderOutput_dcache_n_40 : STD_LOGIC;
  signal sgp_renderOutput_dcache_n_43 : STD_LOGIC;
  signal sgp_renderOutput_dcache_n_46 : STD_LOGIC;
  signal sgp_renderOutput_dcache_n_8 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal to_vertexRecord_t_att0_y : STD_LOGIC_VECTOR ( 31 downto 15 );
  signal \u_axi/count_q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_axi/rd_ptr_q\ : STD_LOGIC;
  signal \u_axi/u_axi/awvalid_q\ : STD_LOGIC;
  signal \u_axi/u_axi/inport_accept_o2\ : STD_LOGIC;
  signal \u_axi/u_axi/inport_write_w\ : STD_LOGIC;
  signal \u_axi/u_axi/valid_q\ : STD_LOGIC;
  signal \u_axi/u_axi/wlast_q\ : STD_LOGIC;
  signal \u_axi/u_axi/wvalid_q\ : STD_LOGIC;
  signal \u_core/data_write_addr_q119_out\ : STD_LOGIC;
  signal \u_core/flushing_q\ : STD_LOGIC;
  signal \u_core/in41\ : STD_LOGIC;
  signal \u_core/in7\ : STD_LOGIC;
  signal \u_core/in8\ : STD_LOGIC;
  signal \u_core/p_4_in\ : STD_LOGIC_VECTOR ( 10 downto 9 );
  signal \u_core/pmem_rd_q\ : STD_LOGIC;
  signal \u_core/pmem_wr0_q\ : STD_LOGIC;
  signal \u_core/state_q\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \u_core/tag0_data_out_m_w\ : STD_LOGIC_VECTOR ( 20 to 20 );
  signal \u_core/tag0_hit_m_w0\ : STD_LOGIC;
  signal \u_mux/cache_access_q\ : STD_LOGIC;
  signal \u_pmem_mux/select_q\ : STD_LOGIC;
  signal \u_uncached/drop_req_w\ : STD_LOGIC;
  signal \u_uncached/dropped_q\ : STD_LOGIC;
  signal \u_uncached/rd_ptr_q\ : STD_LOGIC;
  signal \u_uncached/req_pop_w\ : STD_LOGIC;
  signal \u_uncached/request_pending_q\ : STD_LOGIC;
  signal \u_uncached/u_req/wr_ptr_q\ : STD_LOGIC;
  signal valid_q_inv_i_1_n_0 : STD_LOGIC;
  signal wlast_q_i_1_n_0 : STD_LOGIC;
  signal \wr_ptr_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal wvalid_q_i_1_n_0 : STD_LOGIC;
  signal x_pos_fixed : STD_LOGIC;
  signal \x_pos_fixed_reg_n_0_[15]\ : STD_LOGIC;
  signal x_pos_short_reg : STD_LOGIC;
  signal y_pos_fixed : STD_LOGIC_VECTOR ( 31 downto 15 );
  signal NLW_frag_address0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_frag_address0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_frag_address0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_frag_address0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_frag_address0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_frag_address0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_frag_address0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_frag_address0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_frag_address0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_frag_address0_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_frag_address0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_frag_address0_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_frag_address0_i_6_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_frag_address_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_frag_address_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "gen_address:01,write_address:10,wait_for_fragment:00,wait_for_response:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "gen_address:01,write_address:10,wait_for_fragment:00,wait_for_response:11";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of frag_address0 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of frag_address0_i_2 : label is 35;
  attribute ADDER_THRESHOLD of frag_address0_i_3 : label is 35;
  attribute ADDER_THRESHOLD of frag_address0_i_4 : label is 35;
  attribute ADDER_THRESHOLD of frag_address0_i_5 : label is 35;
  attribute ADDER_THRESHOLD of frag_address0_i_6 : label is 35;
  attribute ADDER_THRESHOLD of frag_address0_i_7 : label is 35;
  attribute ADDER_THRESHOLD of frag_address0_i_8 : label is 35;
  attribute ADDER_THRESHOLD of frag_address0_i_9 : label is 35;
  attribute ADDER_THRESHOLD of \frag_address_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \frag_address_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \frag_address_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \frag_address_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \frag_address_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \frag_address_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \frag_address_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \frag_address_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_ptr_q[0]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of valid_q_inv_i_1 : label is "soft_lutpair160";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  s_axi_lite_bvalid <= \^s_axi_lite_bvalid\;
  s_axi_lite_rvalid <= \^s_axi_lite_rvalid\;
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => sgp_renderOutput_dcache_n_114,
      Q => state(0),
      R => rst_i
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => sgp_renderOutput_dcache_n_115,
      Q => state(1),
      R => rst_i
    );
S_AXIS_TREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => S_AXIS_TREADY
    );
\a_color_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => p_0_in(0),
      Q => a_color_reg(0),
      R => rst_i
    );
\a_color_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => p_0_in(1),
      Q => a_color_reg(1),
      R => rst_i
    );
\a_color_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => p_0_in(2),
      Q => a_color_reg(2),
      R => rst_i
    );
\a_color_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => p_0_in(3),
      Q => a_color_reg(3),
      R => rst_i
    );
\a_color_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => p_0_in(4),
      Q => a_color_reg(4),
      R => rst_i
    );
\a_color_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => p_0_in(5),
      Q => a_color_reg(5),
      R => rst_i
    );
\a_color_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => p_0_in(6),
      Q => a_color_reg(6),
      R => rst_i
    );
\a_color_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => p_0_in(7),
      Q => a_color_reg(7),
      R => rst_i
    );
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBF00BF00BF00"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => s_axi_lite_awvalid,
      I2 => s_axi_lite_wvalid,
      I3 => sgp_renderOutput_axi_lite_regs_inst_n_4,
      I4 => s_axi_lite_bready,
      I5 => \^s_axi_lite_bvalid\,
      O => aw_en_i_1_n_0
    );
awvalid_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003F3F3F002A2A2A"
    )
        port map (
      I0 => sgp_renderOutput_dcache_n_46,
      I1 => \u_axi/u_axi/wvalid_q\,
      I2 => \u_axi/u_axi/wlast_q\,
      I3 => \u_axi/u_axi/inport_accept_o2\,
      I4 => \^d\(1),
      I5 => \u_axi/u_axi/awvalid_q\,
      O => awvalid_q_i_1_n_0
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ARESETN,
      O => rst_i
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s_axi_lite_awvalid,
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_wready\,
      I3 => s_axi_lite_wvalid,
      I4 => s_axi_lite_bready,
      I5 => \^s_axi_lite_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => s_axi_lite_arvalid,
      I1 => \^s_axi_arready\,
      I2 => \^s_axi_lite_rvalid\,
      I3 => s_axi_lite_rready,
      O => axi_rvalid_i_1_n_0
    );
\b_color_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => \input_fragment_reg_n_0_[208]\,
      Q => b_color_reg(0),
      R => rst_i
    );
\b_color_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => \input_fragment_reg_n_0_[209]\,
      Q => b_color_reg(1),
      R => rst_i
    );
\b_color_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => \input_fragment_reg_n_0_[210]\,
      Q => b_color_reg(2),
      R => rst_i
    );
\b_color_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => \input_fragment_reg_n_0_[211]\,
      Q => b_color_reg(3),
      R => rst_i
    );
\b_color_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => \input_fragment_reg_n_0_[212]\,
      Q => b_color_reg(4),
      R => rst_i
    );
\b_color_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => \input_fragment_reg_n_0_[213]\,
      Q => b_color_reg(5),
      R => rst_i
    );
\b_color_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => \input_fragment_reg_n_0_[214]\,
      Q => b_color_reg(6),
      R => rst_i
    );
\b_color_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => \input_fragment_reg_n_0_[215]\,
      Q => b_color_reg(7),
      R => rst_i
    );
cache_access_q_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => renderoutput_cachectrl(0),
      I1 => sgp_renderOutput_axi_lite_regs_inst_n_11,
      I2 => \u_mux/cache_access_q\,
      O => cache_access_q_i_1_n_0
    );
flush_last_q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0080"
    )
        port map (
      I0 => \u_core/p_4_in\(10),
      I1 => sgp_renderOutput_dcache_n_32,
      I2 => \u_core/p_4_in\(9),
      I3 => sgp_renderOutput_dcache_n_29,
      I4 => sgp_renderOutput_dcache_n_8,
      O => flush_last_q_i_1_n_0
    );
flushing_q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => renderoutput_cachectrl(3),
      I1 => sgp_renderOutput_dcache_n_33,
      I2 => renderoutput_cachectrl(2),
      I3 => sgp_renderOutput_dcache_n_36,
      I4 => \u_core/flushing_q\,
      O => flushing_q_i_1_n_0
    );
frag_address0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => frag_address0_i_2_n_4,
      A(28) => frag_address0_i_2_n_4,
      A(27) => frag_address0_i_2_n_4,
      A(26) => frag_address0_i_2_n_4,
      A(25) => frag_address0_i_2_n_4,
      A(24) => frag_address0_i_2_n_4,
      A(23) => frag_address0_i_2_n_4,
      A(22) => frag_address0_i_2_n_4,
      A(21) => frag_address0_i_2_n_4,
      A(20) => frag_address0_i_2_n_4,
      A(19) => frag_address0_i_2_n_4,
      A(18) => frag_address0_i_2_n_4,
      A(17) => frag_address0_i_2_n_4,
      A(16) => frag_address0_i_2_n_4,
      A(15) => frag_address0_i_2_n_4,
      A(14) => frag_address0_i_2_n_5,
      A(13) => frag_address0_i_2_n_6,
      A(12) => frag_address0_i_2_n_7,
      A(11) => frag_address0_i_3_n_4,
      A(10) => frag_address0_i_3_n_5,
      A(9) => frag_address0_i_3_n_6,
      A(8) => frag_address0_i_3_n_7,
      A(7) => frag_address0_i_4_n_4,
      A(6) => frag_address0_i_4_n_5,
      A(5) => frag_address0_i_4_n_6,
      A(4) => frag_address0_i_4_n_7,
      A(3) => frag_address0_i_5_n_4,
      A(2) => frag_address0_i_5_n_5,
      A(1) => frag_address0_i_5_n_6,
      A(0) => frag_address0_i_5_n_7,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_frag_address0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000001111000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_frag_address0_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => A(15),
      C(46) => A(15),
      C(45) => A(15),
      C(44) => A(15),
      C(43) => A(15),
      C(42) => A(15),
      C(41) => A(15),
      C(40) => A(15),
      C(39) => A(15),
      C(38) => A(15),
      C(37) => A(15),
      C(36) => A(15),
      C(35) => A(15),
      C(34) => A(15),
      C(33) => A(15),
      C(32) => A(15),
      C(31) => A(15),
      C(30) => A(15),
      C(29) => A(15),
      C(28) => A(15),
      C(27) => A(15),
      C(26) => A(15),
      C(25) => A(15),
      C(24) => A(15),
      C(23) => A(15),
      C(22) => A(15),
      C(21) => A(15),
      C(20) => A(15),
      C(19) => A(15),
      C(18) => A(15),
      C(17 downto 2) => A(15 downto 0),
      C(1 downto 0) => B"00",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_frag_address0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_frag_address0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => x_pos_short_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => x_pos_short_reg,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ACLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_frag_address0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_frag_address0_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_frag_address0_P_UNCONNECTED(47 downto 32),
      P(31) => frag_address0_n_74,
      P(30) => frag_address0_n_75,
      P(29) => frag_address0_n_76,
      P(28) => frag_address0_n_77,
      P(27) => frag_address0_n_78,
      P(26) => frag_address0_n_79,
      P(25) => frag_address0_n_80,
      P(24) => frag_address0_n_81,
      P(23) => frag_address0_n_82,
      P(22) => frag_address0_n_83,
      P(21) => frag_address0_n_84,
      P(20) => frag_address0_n_85,
      P(19) => frag_address0_n_86,
      P(18) => frag_address0_n_87,
      P(17) => frag_address0_n_88,
      P(16) => frag_address0_n_89,
      P(15) => frag_address0_n_90,
      P(14) => frag_address0_n_91,
      P(13) => frag_address0_n_92,
      P(12) => frag_address0_n_93,
      P(11) => frag_address0_n_94,
      P(10) => frag_address0_n_95,
      P(9) => frag_address0_n_96,
      P(8) => frag_address0_n_97,
      P(7) => frag_address0_n_98,
      P(6) => frag_address0_n_99,
      P(5) => frag_address0_n_100,
      P(4) => frag_address0_n_101,
      P(3) => frag_address0_n_102,
      P(2) => frag_address0_n_103,
      P(1) => frag_address0_n_104,
      P(0) => frag_address0_n_105,
      PATTERNBDETECT => NLW_frag_address0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_frag_address0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_frag_address0_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => rst_i,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => rst_i,
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_frag_address0_UNDERFLOW_UNCONNECTED
    );
frag_address0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => x_pos_short_reg
    );
frag_address0_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_pos_fixed(16),
      I1 => y_pos_fixed(15),
      O => frag_address0_i_10_n_0
    );
frag_address0_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => L(16),
      I1 => \x_pos_fixed_reg_n_0_[15]\,
      O => frag_address0_i_11_n_0
    );
frag_address0_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => frag_address0_i_3_n_0,
      CO(3) => NLW_frag_address0_i_2_CO_UNCONNECTED(3),
      CO(2) => frag_address0_i_2_n_1,
      CO(1) => frag_address0_i_2_n_2,
      CO(0) => frag_address0_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => frag_address0_i_2_n_4,
      O(2) => frag_address0_i_2_n_5,
      O(1) => frag_address0_i_2_n_6,
      O(0) => frag_address0_i_2_n_7,
      S(3 downto 0) => y_pos_fixed(31 downto 28)
    );
frag_address0_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => frag_address0_i_4_n_0,
      CO(3) => frag_address0_i_3_n_0,
      CO(2) => frag_address0_i_3_n_1,
      CO(1) => frag_address0_i_3_n_2,
      CO(0) => frag_address0_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => frag_address0_i_3_n_4,
      O(2) => frag_address0_i_3_n_5,
      O(1) => frag_address0_i_3_n_6,
      O(0) => frag_address0_i_3_n_7,
      S(3 downto 0) => y_pos_fixed(27 downto 24)
    );
frag_address0_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => frag_address0_i_5_n_0,
      CO(3) => frag_address0_i_4_n_0,
      CO(2) => frag_address0_i_4_n_1,
      CO(1) => frag_address0_i_4_n_2,
      CO(0) => frag_address0_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => frag_address0_i_4_n_4,
      O(2) => frag_address0_i_4_n_5,
      O(1) => frag_address0_i_4_n_6,
      O(0) => frag_address0_i_4_n_7,
      S(3 downto 0) => y_pos_fixed(23 downto 20)
    );
frag_address0_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => frag_address0_i_5_n_0,
      CO(2) => frag_address0_i_5_n_1,
      CO(1) => frag_address0_i_5_n_2,
      CO(0) => frag_address0_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => y_pos_fixed(16),
      O(3) => frag_address0_i_5_n_4,
      O(2) => frag_address0_i_5_n_5,
      O(1) => frag_address0_i_5_n_6,
      O(0) => frag_address0_i_5_n_7,
      S(3 downto 1) => y_pos_fixed(19 downto 17),
      S(0) => frag_address0_i_10_n_0
    );
frag_address0_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => frag_address0_i_7_n_0,
      CO(3) => NLW_frag_address0_i_6_CO_UNCONNECTED(3),
      CO(2) => frag_address0_i_6_n_1,
      CO(1) => frag_address0_i_6_n_2,
      CO(0) => frag_address0_i_6_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => A(15 downto 12),
      S(3 downto 0) => L(31 downto 28)
    );
frag_address0_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => frag_address0_i_8_n_0,
      CO(3) => frag_address0_i_7_n_0,
      CO(2) => frag_address0_i_7_n_1,
      CO(1) => frag_address0_i_7_n_2,
      CO(0) => frag_address0_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => A(11 downto 8),
      S(3 downto 0) => L(27 downto 24)
    );
frag_address0_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => frag_address0_i_9_n_0,
      CO(3) => frag_address0_i_8_n_0,
      CO(2) => frag_address0_i_8_n_1,
      CO(1) => frag_address0_i_8_n_2,
      CO(0) => frag_address0_i_8_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => A(7 downto 4),
      S(3 downto 0) => L(23 downto 20)
    );
frag_address0_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => frag_address0_i_9_n_0,
      CO(2) => frag_address0_i_9_n_1,
      CO(1) => frag_address0_i_9_n_2,
      CO(0) => frag_address0_i_9_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => L(16),
      O(3 downto 0) => A(3 downto 0),
      S(3 downto 1) => L(19 downto 17),
      S(0) => frag_address0_i_11_n_0
    );
\frag_address[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(11),
      I1 => frag_address0_n_94,
      O => \frag_address[11]_i_2_n_0\
    );
\frag_address[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(10),
      I1 => frag_address0_n_95,
      O => \frag_address[11]_i_3_n_0\
    );
\frag_address[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(9),
      I1 => frag_address0_n_96,
      O => \frag_address[11]_i_4_n_0\
    );
\frag_address[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(8),
      I1 => frag_address0_n_97,
      O => \frag_address[11]_i_5_n_0\
    );
\frag_address[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(15),
      I1 => frag_address0_n_90,
      O => \frag_address[15]_i_2_n_0\
    );
\frag_address[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(14),
      I1 => frag_address0_n_91,
      O => \frag_address[15]_i_3_n_0\
    );
\frag_address[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(13),
      I1 => frag_address0_n_92,
      O => \frag_address[15]_i_4_n_0\
    );
\frag_address[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(12),
      I1 => frag_address0_n_93,
      O => \frag_address[15]_i_5_n_0\
    );
\frag_address[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(19),
      I1 => frag_address0_n_86,
      O => \frag_address[19]_i_2_n_0\
    );
\frag_address[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(18),
      I1 => frag_address0_n_87,
      O => \frag_address[19]_i_3_n_0\
    );
\frag_address[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(17),
      I1 => frag_address0_n_88,
      O => \frag_address[19]_i_4_n_0\
    );
\frag_address[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(16),
      I1 => frag_address0_n_89,
      O => \frag_address[19]_i_5_n_0\
    );
\frag_address[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(23),
      I1 => frag_address0_n_82,
      O => \frag_address[23]_i_2_n_0\
    );
\frag_address[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(22),
      I1 => frag_address0_n_83,
      O => \frag_address[23]_i_3_n_0\
    );
\frag_address[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(21),
      I1 => frag_address0_n_84,
      O => \frag_address[23]_i_4_n_0\
    );
\frag_address[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(20),
      I1 => frag_address0_n_85,
      O => \frag_address[23]_i_5_n_0\
    );
\frag_address[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(27),
      I1 => frag_address0_n_78,
      O => \frag_address[27]_i_2_n_0\
    );
\frag_address[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(26),
      I1 => frag_address0_n_79,
      O => \frag_address[27]_i_3_n_0\
    );
\frag_address[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(25),
      I1 => frag_address0_n_80,
      O => \frag_address[27]_i_4_n_0\
    );
\frag_address[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(24),
      I1 => frag_address0_n_81,
      O => \frag_address[27]_i_5_n_0\
    );
\frag_address[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(31),
      I1 => frag_address0_n_74,
      O => \frag_address[31]_i_2_n_0\
    );
\frag_address[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(30),
      I1 => frag_address0_n_75,
      O => \frag_address[31]_i_3_n_0\
    );
\frag_address[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(29),
      I1 => frag_address0_n_76,
      O => \frag_address[31]_i_4_n_0\
    );
\frag_address[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(28),
      I1 => frag_address0_n_77,
      O => \frag_address[31]_i_5_n_0\
    );
\frag_address[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(3),
      I1 => frag_address0_n_102,
      O => \frag_address[3]_i_2_n_0\
    );
\frag_address[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(2),
      I1 => frag_address0_n_103,
      O => \frag_address[3]_i_3_n_0\
    );
\frag_address[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(1),
      I1 => frag_address0_n_104,
      O => \frag_address[3]_i_4_n_0\
    );
\frag_address[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(0),
      I1 => frag_address0_n_105,
      O => \frag_address[3]_i_5_n_0\
    );
\frag_address[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(7),
      I1 => frag_address0_n_98,
      O => \frag_address[7]_i_2_n_0\
    );
\frag_address[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(6),
      I1 => frag_address0_n_99,
      O => \frag_address[7]_i_3_n_0\
    );
\frag_address[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(5),
      I1 => frag_address0_n_100,
      O => \frag_address[7]_i_4_n_0\
    );
\frag_address[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => renderoutput_colorbuffer(4),
      I1 => frag_address0_n_101,
      O => \frag_address[7]_i_5_n_0\
    );
\frag_address_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \frag_address0__0\(10),
      Q => frag_address_reg(10),
      R => '0'
    );
\frag_address_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \frag_address0__0\(11),
      Q => frag_address_reg(11),
      R => '0'
    );
\frag_address_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \frag_address_reg[7]_i_1_n_0\,
      CO(3) => \frag_address_reg[11]_i_1_n_0\,
      CO(2) => \frag_address_reg[11]_i_1_n_1\,
      CO(1) => \frag_address_reg[11]_i_1_n_2\,
      CO(0) => \frag_address_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => renderoutput_colorbuffer(11 downto 8),
      O(3 downto 0) => \frag_address0__0\(11 downto 8),
      S(3) => \frag_address[11]_i_2_n_0\,
      S(2) => \frag_address[11]_i_3_n_0\,
      S(1) => \frag_address[11]_i_4_n_0\,
      S(0) => \frag_address[11]_i_5_n_0\
    );
\frag_address_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \frag_address0__0\(12),
      Q => frag_address_reg(12),
      R => '0'
    );
\frag_address_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \frag_address0__0\(13),
      Q => frag_address_reg(13),
      R => '0'
    );
\frag_address_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \frag_address0__0\(14),
      Q => frag_address_reg(14),
      R => '0'
    );
\frag_address_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \frag_address0__0\(15),
      Q => frag_address_reg(15),
      R => '0'
    );
\frag_address_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \frag_address_reg[11]_i_1_n_0\,
      CO(3) => \frag_address_reg[15]_i_1_n_0\,
      CO(2) => \frag_address_reg[15]_i_1_n_1\,
      CO(1) => \frag_address_reg[15]_i_1_n_2\,
      CO(0) => \frag_address_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => renderoutput_colorbuffer(15 downto 12),
      O(3 downto 0) => \frag_address0__0\(15 downto 12),
      S(3) => \frag_address[15]_i_2_n_0\,
      S(2) => \frag_address[15]_i_3_n_0\,
      S(1) => \frag_address[15]_i_4_n_0\,
      S(0) => \frag_address[15]_i_5_n_0\
    );
\frag_address_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \frag_address0__0\(16),
      Q => frag_address_reg(16),
      R => '0'
    );
\frag_address_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \frag_address0__0\(17),
      Q => frag_address_reg(17),
      R => '0'
    );
\frag_address_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \frag_address0__0\(18),
      Q => frag_address_reg(18),
      R => '0'
    );
\frag_address_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \frag_address0__0\(19),
      Q => frag_address_reg(19),
      R => '0'
    );
\frag_address_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \frag_address_reg[15]_i_1_n_0\,
      CO(3) => \frag_address_reg[19]_i_1_n_0\,
      CO(2) => \frag_address_reg[19]_i_1_n_1\,
      CO(1) => \frag_address_reg[19]_i_1_n_2\,
      CO(0) => \frag_address_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => renderoutput_colorbuffer(19 downto 16),
      O(3 downto 0) => \frag_address0__0\(19 downto 16),
      S(3) => \frag_address[19]_i_2_n_0\,
      S(2) => \frag_address[19]_i_3_n_0\,
      S(1) => \frag_address[19]_i_4_n_0\,
      S(0) => \frag_address[19]_i_5_n_0\
    );
\frag_address_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \frag_address0__0\(20),
      Q => frag_address_reg(20),
      R => '0'
    );
\frag_address_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \frag_address0__0\(21),
      Q => frag_address_reg(21),
      R => '0'
    );
\frag_address_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \frag_address0__0\(22),
      Q => frag_address_reg(22),
      R => '0'
    );
\frag_address_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \frag_address0__0\(23),
      Q => frag_address_reg(23),
      R => '0'
    );
\frag_address_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \frag_address_reg[19]_i_1_n_0\,
      CO(3) => \frag_address_reg[23]_i_1_n_0\,
      CO(2) => \frag_address_reg[23]_i_1_n_1\,
      CO(1) => \frag_address_reg[23]_i_1_n_2\,
      CO(0) => \frag_address_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => renderoutput_colorbuffer(23 downto 20),
      O(3 downto 0) => \frag_address0__0\(23 downto 20),
      S(3) => \frag_address[23]_i_2_n_0\,
      S(2) => \frag_address[23]_i_3_n_0\,
      S(1) => \frag_address[23]_i_4_n_0\,
      S(0) => \frag_address[23]_i_5_n_0\
    );
\frag_address_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \frag_address0__0\(24),
      Q => frag_address_reg(24),
      R => '0'
    );
\frag_address_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \frag_address0__0\(25),
      Q => frag_address_reg(25),
      R => '0'
    );
\frag_address_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \frag_address0__0\(26),
      Q => frag_address_reg(26),
      R => '0'
    );
\frag_address_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \frag_address0__0\(27),
      Q => frag_address_reg(27),
      R => '0'
    );
\frag_address_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \frag_address_reg[23]_i_1_n_0\,
      CO(3) => \frag_address_reg[27]_i_1_n_0\,
      CO(2) => \frag_address_reg[27]_i_1_n_1\,
      CO(1) => \frag_address_reg[27]_i_1_n_2\,
      CO(0) => \frag_address_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => renderoutput_colorbuffer(27 downto 24),
      O(3 downto 0) => \frag_address0__0\(27 downto 24),
      S(3) => \frag_address[27]_i_2_n_0\,
      S(2) => \frag_address[27]_i_3_n_0\,
      S(1) => \frag_address[27]_i_4_n_0\,
      S(0) => \frag_address[27]_i_5_n_0\
    );
\frag_address_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \frag_address0__0\(28),
      Q => frag_address_reg(28),
      R => '0'
    );
\frag_address_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \frag_address0__0\(29),
      Q => frag_address_reg(29),
      R => '0'
    );
\frag_address_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \frag_address0__0\(2),
      Q => frag_address_reg(2),
      R => '0'
    );
\frag_address_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \frag_address0__0\(30),
      Q => frag_address_reg(30),
      R => '0'
    );
\frag_address_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \frag_address0__0\(31),
      Q => frag_address_reg(31),
      R => '0'
    );
\frag_address_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \frag_address_reg[27]_i_1_n_0\,
      CO(3) => \NLW_frag_address_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \frag_address_reg[31]_i_1_n_1\,
      CO(1) => \frag_address_reg[31]_i_1_n_2\,
      CO(0) => \frag_address_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => renderoutput_colorbuffer(30 downto 28),
      O(3 downto 0) => \frag_address0__0\(31 downto 28),
      S(3) => \frag_address[31]_i_2_n_0\,
      S(2) => \frag_address[31]_i_3_n_0\,
      S(1) => \frag_address[31]_i_4_n_0\,
      S(0) => \frag_address[31]_i_5_n_0\
    );
\frag_address_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \frag_address0__0\(3),
      Q => frag_address_reg(3),
      R => '0'
    );
\frag_address_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \frag_address_reg[3]_i_1_n_0\,
      CO(2) => \frag_address_reg[3]_i_1_n_1\,
      CO(1) => \frag_address_reg[3]_i_1_n_2\,
      CO(0) => \frag_address_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => renderoutput_colorbuffer(3 downto 0),
      O(3 downto 2) => \frag_address0__0\(3 downto 2),
      O(1 downto 0) => \NLW_frag_address_reg[3]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \frag_address[3]_i_2_n_0\,
      S(2) => \frag_address[3]_i_3_n_0\,
      S(1) => \frag_address[3]_i_4_n_0\,
      S(0) => \frag_address[3]_i_5_n_0\
    );
\frag_address_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \frag_address0__0\(4),
      Q => frag_address_reg(4),
      R => '0'
    );
\frag_address_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \frag_address0__0\(5),
      Q => frag_address_reg(5),
      R => '0'
    );
\frag_address_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \frag_address0__0\(6),
      Q => frag_address_reg(6),
      R => '0'
    );
\frag_address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \frag_address0__0\(7),
      Q => frag_address_reg(7),
      R => '0'
    );
\frag_address_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \frag_address_reg[3]_i_1_n_0\,
      CO(3) => \frag_address_reg[7]_i_1_n_0\,
      CO(2) => \frag_address_reg[7]_i_1_n_1\,
      CO(1) => \frag_address_reg[7]_i_1_n_2\,
      CO(0) => \frag_address_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => renderoutput_colorbuffer(7 downto 4),
      O(3 downto 0) => \frag_address0__0\(7 downto 4),
      S(3) => \frag_address[7]_i_2_n_0\,
      S(2) => \frag_address[7]_i_3_n_0\,
      S(1) => \frag_address[7]_i_4_n_0\,
      S(0) => \frag_address[7]_i_5_n_0\
    );
\frag_address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \frag_address0__0\(8),
      Q => frag_address_reg(8),
      R => '0'
    );
\frag_address_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \frag_address0__0\(9),
      Q => frag_address_reg(9),
      R => '0'
    );
\frag_color_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => a_color_reg(0),
      Q => frag_color(0),
      R => '0'
    );
\frag_color_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => b_color_reg(2),
      Q => frag_color(10),
      R => '0'
    );
\frag_color_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => b_color_reg(3),
      Q => frag_color(11),
      R => '0'
    );
\frag_color_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => b_color_reg(4),
      Q => frag_color(12),
      R => '0'
    );
\frag_color_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => b_color_reg(5),
      Q => frag_color(13),
      R => '0'
    );
\frag_color_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => b_color_reg(6),
      Q => frag_color(14),
      R => '0'
    );
\frag_color_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => b_color_reg(7),
      Q => frag_color(15),
      R => '0'
    );
\frag_color_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => g_color_reg(0),
      Q => frag_color(16),
      R => '0'
    );
\frag_color_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => g_color_reg(1),
      Q => frag_color(17),
      R => '0'
    );
\frag_color_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => g_color_reg(2),
      Q => frag_color(18),
      R => '0'
    );
\frag_color_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => g_color_reg(3),
      Q => frag_color(19),
      R => '0'
    );
\frag_color_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => a_color_reg(1),
      Q => frag_color(1),
      R => '0'
    );
\frag_color_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => g_color_reg(4),
      Q => frag_color(20),
      R => '0'
    );
\frag_color_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => g_color_reg(5),
      Q => frag_color(21),
      R => '0'
    );
\frag_color_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => g_color_reg(6),
      Q => frag_color(22),
      R => '0'
    );
\frag_color_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => g_color_reg(7),
      Q => frag_color(23),
      R => '0'
    );
\frag_color_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => r_color_reg(0),
      Q => frag_color(24),
      R => '0'
    );
\frag_color_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => r_color_reg(1),
      Q => frag_color(25),
      R => '0'
    );
\frag_color_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => r_color_reg(2),
      Q => frag_color(26),
      R => '0'
    );
\frag_color_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => r_color_reg(3),
      Q => frag_color(27),
      R => '0'
    );
\frag_color_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => r_color_reg(4),
      Q => frag_color(28),
      R => '0'
    );
\frag_color_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => r_color_reg(5),
      Q => frag_color(29),
      R => '0'
    );
\frag_color_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => a_color_reg(2),
      Q => frag_color(2),
      R => '0'
    );
\frag_color_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => r_color_reg(6),
      Q => frag_color(30),
      R => '0'
    );
\frag_color_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => r_color_reg(7),
      Q => frag_color(31),
      R => '0'
    );
\frag_color_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => a_color_reg(3),
      Q => frag_color(3),
      R => '0'
    );
\frag_color_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => a_color_reg(4),
      Q => frag_color(4),
      R => '0'
    );
\frag_color_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => a_color_reg(5),
      Q => frag_color(5),
      R => '0'
    );
\frag_color_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => a_color_reg(6),
      Q => frag_color(6),
      R => '0'
    );
\frag_color_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => a_color_reg(7),
      Q => frag_color(7),
      R => '0'
    );
\frag_color_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => b_color_reg(0),
      Q => frag_color(8),
      R => '0'
    );
\frag_color_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => b_color_reg(1),
      Q => frag_color(9),
      R => '0'
    );
\g_color_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => \input_fragment_reg_n_0_[240]\,
      Q => g_color_reg(0),
      R => rst_i
    );
\g_color_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => \input_fragment_reg_n_0_[241]\,
      Q => g_color_reg(1),
      R => rst_i
    );
\g_color_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => \input_fragment_reg_n_0_[242]\,
      Q => g_color_reg(2),
      R => rst_i
    );
\g_color_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => \input_fragment_reg_n_0_[243]\,
      Q => g_color_reg(3),
      R => rst_i
    );
\g_color_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => \input_fragment_reg_n_0_[244]\,
      Q => g_color_reg(4),
      R => rst_i
    );
\g_color_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => \input_fragment_reg_n_0_[245]\,
      Q => g_color_reg(5),
      R => rst_i
    );
\g_color_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => \input_fragment_reg_n_0_[246]\,
      Q => g_color_reg(6),
      R => rst_i
    );
\g_color_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => \input_fragment_reg_n_0_[247]\,
      Q => g_color_reg(7),
      R => rst_i
    );
input_fragment: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => S_AXIS_TVALID,
      I1 => state(0),
      I2 => state(1),
      O => \input_fragment__0\
    );
\input_fragment_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(34),
      Q => p_0_in(0),
      R => rst_i
    );
\input_fragment_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(35),
      Q => p_0_in(1),
      R => rst_i
    );
\input_fragment_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(36),
      Q => p_0_in(2),
      R => rst_i
    );
\input_fragment_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(37),
      Q => p_0_in(3),
      R => rst_i
    );
\input_fragment_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(38),
      Q => p_0_in(4),
      R => rst_i
    );
\input_fragment_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(39),
      Q => p_0_in(5),
      R => rst_i
    );
\input_fragment_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(40),
      Q => p_0_in(6),
      R => rst_i
    );
\input_fragment_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(41),
      Q => p_0_in(7),
      R => rst_i
    );
\input_fragment_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(0),
      Q => \input_fragment_reg_n_0_[15]\,
      R => rst_i
    );
\input_fragment_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(1),
      Q => \input_fragment_reg_n_0_[16]\,
      R => rst_i
    );
\input_fragment_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(42),
      Q => \input_fragment_reg_n_0_[176]\,
      R => rst_i
    );
\input_fragment_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(43),
      Q => \input_fragment_reg_n_0_[177]\,
      R => rst_i
    );
\input_fragment_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(44),
      Q => \input_fragment_reg_n_0_[178]\,
      R => rst_i
    );
\input_fragment_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(45),
      Q => \input_fragment_reg_n_0_[179]\,
      R => rst_i
    );
\input_fragment_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(2),
      Q => \input_fragment_reg_n_0_[17]\,
      R => rst_i
    );
\input_fragment_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(46),
      Q => \input_fragment_reg_n_0_[180]\,
      R => rst_i
    );
\input_fragment_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(47),
      Q => \input_fragment_reg_n_0_[181]\,
      R => rst_i
    );
\input_fragment_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(48),
      Q => \input_fragment_reg_n_0_[182]\,
      R => rst_i
    );
\input_fragment_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(49),
      Q => \input_fragment_reg_n_0_[183]\,
      R => rst_i
    );
\input_fragment_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(3),
      Q => \input_fragment_reg_n_0_[18]\,
      R => rst_i
    );
\input_fragment_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(4),
      Q => \input_fragment_reg_n_0_[19]\,
      R => rst_i
    );
\input_fragment_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(50),
      Q => \input_fragment_reg_n_0_[208]\,
      R => rst_i
    );
\input_fragment_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(51),
      Q => \input_fragment_reg_n_0_[209]\,
      R => rst_i
    );
\input_fragment_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(5),
      Q => \input_fragment_reg_n_0_[20]\,
      R => rst_i
    );
\input_fragment_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(52),
      Q => \input_fragment_reg_n_0_[210]\,
      R => rst_i
    );
\input_fragment_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(53),
      Q => \input_fragment_reg_n_0_[211]\,
      R => rst_i
    );
\input_fragment_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(54),
      Q => \input_fragment_reg_n_0_[212]\,
      R => rst_i
    );
\input_fragment_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(55),
      Q => \input_fragment_reg_n_0_[213]\,
      R => rst_i
    );
\input_fragment_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(56),
      Q => \input_fragment_reg_n_0_[214]\,
      R => rst_i
    );
\input_fragment_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(57),
      Q => \input_fragment_reg_n_0_[215]\,
      R => rst_i
    );
\input_fragment_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(6),
      Q => \input_fragment_reg_n_0_[21]\,
      R => rst_i
    );
\input_fragment_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(7),
      Q => \input_fragment_reg_n_0_[22]\,
      R => rst_i
    );
\input_fragment_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(8),
      Q => \input_fragment_reg_n_0_[23]\,
      R => rst_i
    );
\input_fragment_reg[240]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(58),
      Q => \input_fragment_reg_n_0_[240]\,
      R => rst_i
    );
\input_fragment_reg[241]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(59),
      Q => \input_fragment_reg_n_0_[241]\,
      R => rst_i
    );
\input_fragment_reg[242]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(60),
      Q => \input_fragment_reg_n_0_[242]\,
      R => rst_i
    );
\input_fragment_reg[243]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(61),
      Q => \input_fragment_reg_n_0_[243]\,
      R => rst_i
    );
\input_fragment_reg[244]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(62),
      Q => \input_fragment_reg_n_0_[244]\,
      R => rst_i
    );
\input_fragment_reg[245]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(63),
      Q => \input_fragment_reg_n_0_[245]\,
      R => rst_i
    );
\input_fragment_reg[246]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(64),
      Q => \input_fragment_reg_n_0_[246]\,
      R => rst_i
    );
\input_fragment_reg[247]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(65),
      Q => \input_fragment_reg_n_0_[247]\,
      R => rst_i
    );
\input_fragment_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(9),
      Q => \input_fragment_reg_n_0_[24]\,
      R => rst_i
    );
\input_fragment_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(10),
      Q => \input_fragment_reg_n_0_[25]\,
      R => rst_i
    );
\input_fragment_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(11),
      Q => \input_fragment_reg_n_0_[26]\,
      R => rst_i
    );
\input_fragment_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(12),
      Q => \input_fragment_reg_n_0_[27]\,
      R => rst_i
    );
\input_fragment_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(13),
      Q => \input_fragment_reg_n_0_[28]\,
      R => rst_i
    );
\input_fragment_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(14),
      Q => \input_fragment_reg_n_0_[29]\,
      R => rst_i
    );
\input_fragment_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(15),
      Q => \input_fragment_reg_n_0_[30]\,
      R => rst_i
    );
\input_fragment_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(16),
      Q => \input_fragment_reg_n_0_[31]\,
      R => rst_i
    );
\input_fragment_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(17),
      Q => to_vertexRecord_t_att0_y(15),
      R => rst_i
    );
\input_fragment_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(18),
      Q => to_vertexRecord_t_att0_y(16),
      R => rst_i
    );
\input_fragment_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(19),
      Q => to_vertexRecord_t_att0_y(17),
      R => rst_i
    );
\input_fragment_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(20),
      Q => to_vertexRecord_t_att0_y(18),
      R => rst_i
    );
\input_fragment_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(21),
      Q => to_vertexRecord_t_att0_y(19),
      R => rst_i
    );
\input_fragment_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(22),
      Q => to_vertexRecord_t_att0_y(20),
      R => rst_i
    );
\input_fragment_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(23),
      Q => to_vertexRecord_t_att0_y(21),
      R => rst_i
    );
\input_fragment_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(24),
      Q => to_vertexRecord_t_att0_y(22),
      R => rst_i
    );
\input_fragment_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(25),
      Q => to_vertexRecord_t_att0_y(23),
      R => rst_i
    );
\input_fragment_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(26),
      Q => to_vertexRecord_t_att0_y(24),
      R => rst_i
    );
\input_fragment_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(27),
      Q => to_vertexRecord_t_att0_y(25),
      R => rst_i
    );
\input_fragment_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(28),
      Q => to_vertexRecord_t_att0_y(26),
      R => rst_i
    );
\input_fragment_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(29),
      Q => to_vertexRecord_t_att0_y(27),
      R => rst_i
    );
\input_fragment_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(30),
      Q => to_vertexRecord_t_att0_y(28),
      R => rst_i
    );
\input_fragment_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(31),
      Q => to_vertexRecord_t_att0_y(29),
      R => rst_i
    );
\input_fragment_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(32),
      Q => to_vertexRecord_t_att0_y(30),
      R => rst_i
    );
\input_fragment_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \input_fragment__0\,
      D => S_AXIS_TDATA(33),
      Q => to_vertexRecord_t_att0_y(31),
      R => rst_i
    );
\mem_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_address_reg(10),
      Q => \mem_addr_reg_n_0_[10]\,
      R => rst_i
    );
\mem_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_address_reg(11),
      Q => \mem_addr_reg_n_0_[11]\,
      R => rst_i
    );
\mem_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_address_reg(12),
      Q => \mem_addr_reg_n_0_[12]\,
      R => rst_i
    );
\mem_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_address_reg(13),
      Q => \mem_addr_reg_n_0_[13]\,
      R => rst_i
    );
\mem_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_address_reg(14),
      Q => \mem_addr_reg_n_0_[14]\,
      R => rst_i
    );
\mem_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_address_reg(15),
      Q => \mem_addr_reg_n_0_[15]\,
      R => rst_i
    );
\mem_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_address_reg(16),
      Q => \mem_addr_reg_n_0_[16]\,
      R => rst_i
    );
\mem_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_address_reg(17),
      Q => \mem_addr_reg_n_0_[17]\,
      R => rst_i
    );
\mem_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_address_reg(18),
      Q => \mem_addr_reg_n_0_[18]\,
      R => rst_i
    );
\mem_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_address_reg(19),
      Q => \mem_addr_reg_n_0_[19]\,
      R => rst_i
    );
\mem_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_address_reg(20),
      Q => \mem_addr_reg_n_0_[20]\,
      R => rst_i
    );
\mem_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_address_reg(21),
      Q => \mem_addr_reg_n_0_[21]\,
      R => rst_i
    );
\mem_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_address_reg(22),
      Q => \mem_addr_reg_n_0_[22]\,
      R => rst_i
    );
\mem_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_address_reg(23),
      Q => \mem_addr_reg_n_0_[23]\,
      R => rst_i
    );
\mem_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_address_reg(24),
      Q => \mem_addr_reg_n_0_[24]\,
      R => rst_i
    );
\mem_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_address_reg(25),
      Q => \mem_addr_reg_n_0_[25]\,
      R => rst_i
    );
\mem_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_address_reg(26),
      Q => \mem_addr_reg_n_0_[26]\,
      R => rst_i
    );
\mem_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_address_reg(27),
      Q => \mem_addr_reg_n_0_[27]\,
      R => rst_i
    );
\mem_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_address_reg(28),
      Q => \mem_addr_reg_n_0_[28]\,
      R => rst_i
    );
\mem_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_address_reg(29),
      Q => \mem_addr_reg_n_0_[29]\,
      R => rst_i
    );
\mem_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_address_reg(2),
      Q => \mem_addr_reg_n_0_[2]\,
      R => rst_i
    );
\mem_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_address_reg(30),
      Q => \mem_addr_reg_n_0_[30]\,
      R => rst_i
    );
\mem_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_address_reg(31),
      Q => \mem_addr_reg_n_0_[31]\,
      R => rst_i
    );
\mem_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_address_reg(3),
      Q => \mem_addr_reg_n_0_[3]\,
      R => rst_i
    );
\mem_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_address_reg(4),
      Q => \mem_addr_reg_n_0_[4]\,
      R => rst_i
    );
\mem_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_address_reg(5),
      Q => \mem_addr_reg_n_0_[5]\,
      R => rst_i
    );
\mem_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_address_reg(6),
      Q => \mem_addr_reg_n_0_[6]\,
      R => rst_i
    );
\mem_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_address_reg(7),
      Q => \mem_addr_reg_n_0_[7]\,
      R => rst_i
    );
\mem_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_address_reg(8),
      Q => \mem_addr_reg_n_0_[8]\,
      R => rst_i
    );
\mem_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_address_reg(9),
      Q => \mem_addr_reg_n_0_[9]\,
      R => rst_i
    );
\mem_data_wr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(0),
      Q => mem_data_wr(0),
      R => rst_i
    );
\mem_data_wr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(10),
      Q => mem_data_wr(10),
      R => rst_i
    );
\mem_data_wr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(11),
      Q => mem_data_wr(11),
      R => rst_i
    );
\mem_data_wr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(12),
      Q => mem_data_wr(12),
      R => rst_i
    );
\mem_data_wr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(13),
      Q => mem_data_wr(13),
      R => rst_i
    );
\mem_data_wr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(14),
      Q => mem_data_wr(14),
      R => rst_i
    );
\mem_data_wr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(15),
      Q => mem_data_wr(15),
      R => rst_i
    );
\mem_data_wr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(16),
      Q => mem_data_wr(16),
      R => rst_i
    );
\mem_data_wr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(17),
      Q => mem_data_wr(17),
      R => rst_i
    );
\mem_data_wr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(18),
      Q => mem_data_wr(18),
      R => rst_i
    );
\mem_data_wr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(19),
      Q => mem_data_wr(19),
      R => rst_i
    );
\mem_data_wr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(1),
      Q => mem_data_wr(1),
      R => rst_i
    );
\mem_data_wr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(20),
      Q => mem_data_wr(20),
      R => rst_i
    );
\mem_data_wr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(21),
      Q => mem_data_wr(21),
      R => rst_i
    );
\mem_data_wr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(22),
      Q => mem_data_wr(22),
      R => rst_i
    );
\mem_data_wr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(23),
      Q => mem_data_wr(23),
      R => rst_i
    );
\mem_data_wr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(24),
      Q => mem_data_wr(24),
      R => rst_i
    );
\mem_data_wr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(25),
      Q => mem_data_wr(25),
      R => rst_i
    );
\mem_data_wr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(26),
      Q => mem_data_wr(26),
      R => rst_i
    );
\mem_data_wr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(27),
      Q => mem_data_wr(27),
      R => rst_i
    );
\mem_data_wr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(28),
      Q => mem_data_wr(28),
      R => rst_i
    );
\mem_data_wr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(29),
      Q => mem_data_wr(29),
      R => rst_i
    );
\mem_data_wr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(2),
      Q => mem_data_wr(2),
      R => rst_i
    );
\mem_data_wr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(30),
      Q => mem_data_wr(30),
      R => rst_i
    );
\mem_data_wr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(31),
      Q => mem_data_wr(31),
      R => rst_i
    );
\mem_data_wr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(3),
      Q => mem_data_wr(3),
      R => rst_i
    );
\mem_data_wr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(4),
      Q => mem_data_wr(4),
      R => rst_i
    );
\mem_data_wr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(5),
      Q => mem_data_wr(5),
      R => rst_i
    );
\mem_data_wr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(6),
      Q => mem_data_wr(6),
      R => rst_i
    );
\mem_data_wr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(7),
      Q => mem_data_wr(7),
      R => rst_i
    );
\mem_data_wr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(8),
      Q => mem_data_wr(8),
      R => rst_i
    );
\mem_data_wr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => sgp_renderOutput_dcache_n_19,
      D => frag_color(9),
      Q => mem_data_wr(9),
      R => rst_i
    );
\mem_wr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => sgp_renderOutput_dcache_n_116,
      Q => \mem_wr_reg_n_0_[0]\,
      R => rst_i
    );
pmem_rd_q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF400F4"
    )
        port map (
      I0 => \u_axi/count_q\(0),
      I1 => \u_axi/count_q\(1),
      I2 => sgp_renderOutput_dcache_n_21,
      I3 => sgp_renderOutput_dcache_n_22,
      I4 => \u_core/pmem_rd_q\,
      O => pmem_rd_q_i_1_n_0
    );
pmem_wr0_q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFEAAAA"
    )
        port map (
      I0 => \u_core/data_write_addr_q119_out\,
      I1 => sgp_renderOutput_dcache_n_21,
      I2 => \u_axi/count_q\(1),
      I3 => \u_axi/count_q\(0),
      I4 => \u_core/pmem_wr0_q\,
      O => pmem_wr0_q_i_1_n_0
    );
\r_color_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => \input_fragment_reg_n_0_[176]\,
      Q => r_color_reg(0),
      R => rst_i
    );
\r_color_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => \input_fragment_reg_n_0_[177]\,
      Q => r_color_reg(1),
      R => rst_i
    );
\r_color_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => \input_fragment_reg_n_0_[178]\,
      Q => r_color_reg(2),
      R => rst_i
    );
\r_color_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => \input_fragment_reg_n_0_[179]\,
      Q => r_color_reg(3),
      R => rst_i
    );
\r_color_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => \input_fragment_reg_n_0_[180]\,
      Q => r_color_reg(4),
      R => rst_i
    );
\r_color_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => \input_fragment_reg_n_0_[181]\,
      Q => r_color_reg(5),
      R => rst_i
    );
\r_color_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => \input_fragment_reg_n_0_[182]\,
      Q => r_color_reg(6),
      R => rst_i
    );
\r_color_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_short_reg,
      D => \input_fragment_reg_n_0_[183]\,
      Q => r_color_reg(7),
      R => rst_i
    );
\rd_ptr_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_uncached/req_pop_w\,
      I1 => \u_uncached/rd_ptr_q\,
      O => \rd_ptr_q[0]_i_1_n_0\
    );
\rd_ptr_q[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sgp_renderOutput_dcache_n_31,
      I1 => \u_axi/rd_ptr_q\,
      O => \rd_ptr_q[0]_i_1__0_n_0\
    );
\replace_way_q[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003FFF55557F00"
    )
        port map (
      I0 => sgp_renderOutput_dcache_n_37,
      I1 => \u_core/tag0_hit_m_w0\,
      I2 => \u_core/tag0_data_out_m_w\(20),
      I3 => sgp_renderOutput_dcache_n_40,
      I4 => sgp_renderOutput_dcache_n_35,
      I5 => \u_core/in41\,
      O => \replace_way_q[0]_i_1_n_0\
    );
request_pending_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00ABFFFF0000"
    )
        port map (
      I0 => \u_pmem_mux/select_q\,
      I1 => m_axi_bvalid,
      I2 => m_axi_rvalid,
      I3 => \u_uncached/dropped_q\,
      I4 => \u_uncached/req_pop_w\,
      I5 => \u_uncached/request_pending_q\,
      O => request_pending_q_i_1_n_0
    );
sgp_renderOutput_axi_lite_regs_inst: entity work.design_1_sgp_renderOutput_0_sgp_renderOutput_axi_lite_regs
     port map (
      ACLK => ACLK,
      D(0) => \u_uncached/drop_req_w\,
      E(0) => sgp_renderOutput_axi_lite_regs_inst_n_13,
      \FSM_sequential_state_q[3]_i_3\(0) => \u_core/state_q\(1),
      \FSM_sequential_state_q[3]_i_3_0\ => sgp_renderOutput_dcache_n_27,
      Q(3 downto 0) => renderoutput_cachectrl(3 downto 0),
      SR(0) => rst_i,
      aw_en_reg_0 => sgp_renderOutput_axi_lite_regs_inst_n_4,
      aw_en_reg_1 => aw_en_i_1_n_0,
      axi_arready_reg_0 => \^s_axi_arready\,
      axi_awready_reg_0 => \^s_axi_awready\,
      axi_bvalid_reg_0 => axi_bvalid_i_1_n_0,
      axi_rvalid_reg_0 => axi_rvalid_i_1_n_0,
      axi_wready_reg_0 => \^s_axi_wready\,
      \count_q_reg[1]\ => sgp_renderOutput_dcache_n_34,
      in7 => \u_core/in7\,
      in8 => \u_core/in8\,
      mem_ack_o => mem_ack_o,
      mem_flush_m_q_reg => sgp_renderOutput_dcache_n_33,
      \mem_wr_reg[0]\ => sgp_renderOutput_axi_lite_regs_inst_n_12,
      \pending_q_reg[0]\ => \mem_wr_reg_n_0_[0]\,
      \pending_q_reg[0]_0\ => sgp_renderOutput_dcache_n_20,
      \ram_q_reg[1][69]\ => sgp_renderOutput_dcache_n_28,
      s_axi_lite_araddr(7 downto 0) => s_axi_lite_araddr(7 downto 0),
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(7 downto 0) => s_axi_lite_awaddr(7 downto 0),
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bvalid => \^s_axi_lite_bvalid\,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rvalid => \^s_axi_lite_rvalid\,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wstrb(3 downto 0) => s_axi_lite_wstrb(3 downto 0),
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      \slv_reg0_reg[31]_0\(31 downto 0) => renderoutput_colorbuffer(31 downto 0),
      \slv_reg2_reg[1]_0\ => sgp_renderOutput_axi_lite_regs_inst_n_14,
      \slv_reg2_reg[1]_1\ => sgp_renderOutput_axi_lite_regs_inst_n_18,
      \slv_reg2_reg[2]_0\ => sgp_renderOutput_axi_lite_regs_inst_n_6,
      \slv_reg2_reg[2]_1\ => sgp_renderOutput_axi_lite_regs_inst_n_11
    );
sgp_renderOutput_dcache: entity work.design_1_sgp_renderOutput_0_dcache
     port map (
      ACLK => ACLK,
      ARESETN => ARESETN,
      CO(0) => \u_core/tag0_hit_m_w0\,
      D(32) => \u_uncached/drop_req_w\,
      D(31 downto 0) => mem_data_wr(31 downto 0),
      E(0) => sgp_renderOutput_dcache_n_19,
      \FSM_sequential_state_q_reg[0]\ => sgp_renderOutput_dcache_n_29,
      \FSM_sequential_state_q_reg[0]_0\ => sgp_renderOutput_dcache_n_33,
      \FSM_sequential_state_q_reg[0]_1\ => sgp_renderOutput_dcache_n_40,
      \FSM_sequential_state_q_reg[1]\(0) => \u_core/state_q\(1),
      \FSM_sequential_state_q_reg[2]\ => sgp_renderOutput_dcache_n_35,
      \FSM_sequential_state_q_reg[2]_0\ => sgp_renderOutput_axi_lite_regs_inst_n_18,
      \FSM_sequential_state_q_reg[3]\ => sgp_renderOutput_axi_lite_regs_inst_n_14,
      \FSM_sequential_state_reg[1]\ => sgp_renderOutput_dcache_n_115,
      \FSM_sequential_state_reg[1]_0\ => sgp_renderOutput_dcache_n_116,
      Q(1 downto 0) => \u_core/p_4_in\(10 downto 9),
      SR(0) => rst_i,
      S_AXIS_TVALID => S_AXIS_TVALID,
      S_AXIS_TVALID_0 => sgp_renderOutput_dcache_n_114,
      awvalid_q => \u_axi/u_axi/awvalid_q\,
      awvalid_q_reg => awvalid_q_i_1_n_0,
      \buf_q_reg[83]\(1 downto 0) => \^d\(1 downto 0),
      cache_access_q => \u_mux/cache_access_q\,
      cache_access_q_reg => cache_access_q_i_1_n_0,
      count_q(1 downto 0) => \u_axi/count_q\(1 downto 0),
      \count_q_reg[0]\ => sgp_renderOutput_dcache_n_20,
      \count_q_reg[1]\ => sgp_renderOutput_dcache_n_34,
      \count_q_reg[1]_0\ => sgp_renderOutput_axi_lite_regs_inst_n_6,
      data_write_addr_q119_out => \u_core/data_write_addr_q119_out\,
      dropped_q => \u_uncached/dropped_q\,
      \flush_addr_q_reg[4]\ => sgp_renderOutput_dcache_n_32,
      flush_last_q_reg => sgp_renderOutput_dcache_n_8,
      flush_last_q_reg_0 => flush_last_q_i_1_n_0,
      flushing_q => \u_core/flushing_q\,
      flushing_q_reg => sgp_renderOutput_dcache_n_37,
      flushing_q_reg_0 => flushing_q_i_1_n_0,
      flushing_q_reg_1(3 downto 0) => renderoutput_cachectrl(3 downto 0),
      in41 => \u_core/in41\,
      in7 => \u_core/in7\,
      in8 => \u_core/in8\,
      inport_accept_o2 => \u_axi/u_axi/inport_accept_o2\,
      inport_write_w => \u_axi/u_axi/inport_write_w\,
      m_axi_araddr(29 downto 0) => m_axi_araddr(29 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awlen(0) => m_axi_awlen(0),
      m_axi_awready => m_axi_awready,
      m_axi_awready_0 => sgp_renderOutput_dcache_n_46,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wready_0 => sgp_renderOutput_dcache_n_43,
      m_axi_wstrb(0) => m_axi_wstrb(0),
      m_axi_wvalid => m_axi_wvalid,
      mem_ack_o => mem_ack_o,
      \mem_wr_m_q_reg[2]\ => sgp_renderOutput_dcache_n_27,
      \mem_wr_reg[0]\ => \mem_wr_reg_n_0_[0]\,
      \pending_q_reg[0]\(0) => sgp_renderOutput_axi_lite_regs_inst_n_13,
      \pending_q_reg[3]\ => sgp_renderOutput_axi_lite_regs_inst_n_12,
      pmem_rd_q => \u_core/pmem_rd_q\,
      pmem_rd_q_reg => sgp_renderOutput_dcache_n_22,
      pmem_rd_q_reg_0 => pmem_rd_q_i_1_n_0,
      pmem_wr0_q => \u_core/pmem_wr0_q\,
      pmem_wr0_q_reg => pmem_wr0_q_i_1_n_0,
      \ram_q_reg[1][31]\(29) => \mem_addr_reg_n_0_[31]\,
      \ram_q_reg[1][31]\(28) => \mem_addr_reg_n_0_[30]\,
      \ram_q_reg[1][31]\(27) => \mem_addr_reg_n_0_[29]\,
      \ram_q_reg[1][31]\(26) => \mem_addr_reg_n_0_[28]\,
      \ram_q_reg[1][31]\(25) => \mem_addr_reg_n_0_[27]\,
      \ram_q_reg[1][31]\(24) => \mem_addr_reg_n_0_[26]\,
      \ram_q_reg[1][31]\(23) => \mem_addr_reg_n_0_[25]\,
      \ram_q_reg[1][31]\(22) => \mem_addr_reg_n_0_[24]\,
      \ram_q_reg[1][31]\(21) => \mem_addr_reg_n_0_[23]\,
      \ram_q_reg[1][31]\(20) => \mem_addr_reg_n_0_[22]\,
      \ram_q_reg[1][31]\(19) => \mem_addr_reg_n_0_[21]\,
      \ram_q_reg[1][31]\(18) => \mem_addr_reg_n_0_[20]\,
      \ram_q_reg[1][31]\(17) => \mem_addr_reg_n_0_[19]\,
      \ram_q_reg[1][31]\(16) => \mem_addr_reg_n_0_[18]\,
      \ram_q_reg[1][31]\(15) => \mem_addr_reg_n_0_[17]\,
      \ram_q_reg[1][31]\(14) => \mem_addr_reg_n_0_[16]\,
      \ram_q_reg[1][31]\(13) => \mem_addr_reg_n_0_[15]\,
      \ram_q_reg[1][31]\(12) => \mem_addr_reg_n_0_[14]\,
      \ram_q_reg[1][31]\(11) => \mem_addr_reg_n_0_[13]\,
      \ram_q_reg[1][31]\(10) => \mem_addr_reg_n_0_[12]\,
      \ram_q_reg[1][31]\(9) => \mem_addr_reg_n_0_[11]\,
      \ram_q_reg[1][31]\(8) => \mem_addr_reg_n_0_[10]\,
      \ram_q_reg[1][31]\(7) => \mem_addr_reg_n_0_[9]\,
      \ram_q_reg[1][31]\(6) => \mem_addr_reg_n_0_[8]\,
      \ram_q_reg[1][31]\(5) => \mem_addr_reg_n_0_[7]\,
      \ram_q_reg[1][31]\(4) => \mem_addr_reg_n_0_[6]\,
      \ram_q_reg[1][31]\(3) => \mem_addr_reg_n_0_[5]\,
      \ram_q_reg[1][31]\(2) => \mem_addr_reg_n_0_[4]\,
      \ram_q_reg[1][31]\(1) => \mem_addr_reg_n_0_[3]\,
      \ram_q_reg[1][31]\(0) => \mem_addr_reg_n_0_[2]\,
      \ram_read0_q_reg[20]\(0) => \u_core/tag0_data_out_m_w\(20),
      rd_ptr_q => \u_uncached/rd_ptr_q\,
      rd_ptr_q_0 => \u_axi/rd_ptr_q\,
      \rd_ptr_q_reg[0]\ => \rd_ptr_q[0]_i_1_n_0\,
      \rd_ptr_q_reg[0]_0\ => \rd_ptr_q[0]_i_1__0_n_0\,
      \replace_way_q_reg[0]\ => \replace_way_q[0]_i_1_n_0\,
      req_pop_w => \u_uncached/req_pop_w\,
      request_pending_q => \u_uncached/request_pending_q\,
      request_pending_q_reg => request_pending_q_i_1_n_0,
      select_q => \u_pmem_mux/select_q\,
      \slv_reg2_reg[0]\ => sgp_renderOutput_dcache_n_21,
      \slv_reg2_reg[0]_0\ => sgp_renderOutput_dcache_n_28,
      \slv_reg2_reg[2]\ => sgp_renderOutput_dcache_n_36,
      state(1 downto 0) => state(1 downto 0),
      valid_q => \u_axi/u_axi/valid_q\,
      valid_q_reg_inv => sgp_renderOutput_dcache_n_31,
      valid_q_reg_inv_0 => valid_q_inv_i_1_n_0,
      wlast_q => \u_axi/u_axi/wlast_q\,
      wlast_q_reg => wlast_q_i_1_n_0,
      wr_ptr_q => \u_uncached/u_req/wr_ptr_q\,
      \wr_ptr_q_reg[0]\ => \wr_ptr_q[0]_i_1__0_n_0\,
      wvalid_q => \u_axi/u_axi/wvalid_q\,
      wvalid_q_reg => wvalid_q_i_1_n_0
    );
valid_q_inv_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => sgp_renderOutput_dcache_n_31,
      I1 => sgp_renderOutput_dcache_n_43,
      I2 => \u_axi/u_axi/valid_q\,
      O => valid_q_inv_i_1_n_0
    );
wlast_q_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(1),
      I1 => \u_axi/u_axi/inport_accept_o2\,
      I2 => \u_axi/u_axi/wlast_q\,
      O => wlast_q_i_1_n_0
    );
\wr_ptr_q[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sgp_renderOutput_axi_lite_regs_inst_n_6,
      I1 => \u_uncached/u_req/wr_ptr_q\,
      O => \wr_ptr_q[0]_i_1__0_n_0\
    );
wvalid_q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000CEC"
    )
        port map (
      I0 => m_axi_wready,
      I1 => \u_axi/u_axi/wvalid_q\,
      I2 => \u_axi/u_axi/inport_write_w\,
      I3 => m_axi_awready,
      I4 => \u_axi/u_axi/awvalid_q\,
      O => wvalid_q_i_1_n_0
    );
\x_pos_fixed[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ARESETN,
      I1 => state(1),
      I2 => state(0),
      O => x_pos_fixed
    );
\x_pos_fixed_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \input_fragment_reg_n_0_[15]\,
      Q => \x_pos_fixed_reg_n_0_[15]\,
      R => '0'
    );
\x_pos_fixed_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \input_fragment_reg_n_0_[16]\,
      Q => L(16),
      R => '0'
    );
\x_pos_fixed_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \input_fragment_reg_n_0_[17]\,
      Q => L(17),
      R => '0'
    );
\x_pos_fixed_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \input_fragment_reg_n_0_[18]\,
      Q => L(18),
      R => '0'
    );
\x_pos_fixed_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \input_fragment_reg_n_0_[19]\,
      Q => L(19),
      R => '0'
    );
\x_pos_fixed_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \input_fragment_reg_n_0_[20]\,
      Q => L(20),
      R => '0'
    );
\x_pos_fixed_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \input_fragment_reg_n_0_[21]\,
      Q => L(21),
      R => '0'
    );
\x_pos_fixed_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \input_fragment_reg_n_0_[22]\,
      Q => L(22),
      R => '0'
    );
\x_pos_fixed_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \input_fragment_reg_n_0_[23]\,
      Q => L(23),
      R => '0'
    );
\x_pos_fixed_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \input_fragment_reg_n_0_[24]\,
      Q => L(24),
      R => '0'
    );
\x_pos_fixed_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \input_fragment_reg_n_0_[25]\,
      Q => L(25),
      R => '0'
    );
\x_pos_fixed_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \input_fragment_reg_n_0_[26]\,
      Q => L(26),
      R => '0'
    );
\x_pos_fixed_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \input_fragment_reg_n_0_[27]\,
      Q => L(27),
      R => '0'
    );
\x_pos_fixed_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \input_fragment_reg_n_0_[28]\,
      Q => L(28),
      R => '0'
    );
\x_pos_fixed_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \input_fragment_reg_n_0_[29]\,
      Q => L(29),
      R => '0'
    );
\x_pos_fixed_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \input_fragment_reg_n_0_[30]\,
      Q => L(30),
      R => '0'
    );
\x_pos_fixed_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => \input_fragment_reg_n_0_[31]\,
      Q => L(31),
      R => '0'
    );
\y_pos_fixed_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => to_vertexRecord_t_att0_y(15),
      Q => y_pos_fixed(15),
      R => '0'
    );
\y_pos_fixed_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => to_vertexRecord_t_att0_y(16),
      Q => y_pos_fixed(16),
      R => '0'
    );
\y_pos_fixed_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => to_vertexRecord_t_att0_y(17),
      Q => y_pos_fixed(17),
      R => '0'
    );
\y_pos_fixed_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => to_vertexRecord_t_att0_y(18),
      Q => y_pos_fixed(18),
      R => '0'
    );
\y_pos_fixed_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => to_vertexRecord_t_att0_y(19),
      Q => y_pos_fixed(19),
      R => '0'
    );
\y_pos_fixed_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => to_vertexRecord_t_att0_y(20),
      Q => y_pos_fixed(20),
      R => '0'
    );
\y_pos_fixed_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => to_vertexRecord_t_att0_y(21),
      Q => y_pos_fixed(21),
      R => '0'
    );
\y_pos_fixed_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => to_vertexRecord_t_att0_y(22),
      Q => y_pos_fixed(22),
      R => '0'
    );
\y_pos_fixed_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => to_vertexRecord_t_att0_y(23),
      Q => y_pos_fixed(23),
      R => '0'
    );
\y_pos_fixed_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => to_vertexRecord_t_att0_y(24),
      Q => y_pos_fixed(24),
      R => '0'
    );
\y_pos_fixed_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => to_vertexRecord_t_att0_y(25),
      Q => y_pos_fixed(25),
      R => '0'
    );
\y_pos_fixed_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => to_vertexRecord_t_att0_y(26),
      Q => y_pos_fixed(26),
      R => '0'
    );
\y_pos_fixed_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => to_vertexRecord_t_att0_y(27),
      Q => y_pos_fixed(27),
      R => '0'
    );
\y_pos_fixed_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => to_vertexRecord_t_att0_y(28),
      Q => y_pos_fixed(28),
      R => '0'
    );
\y_pos_fixed_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => to_vertexRecord_t_att0_y(29),
      Q => y_pos_fixed(29),
      R => '0'
    );
\y_pos_fixed_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => to_vertexRecord_t_att0_y(30),
      Q => y_pos_fixed(30),
      R => '0'
    );
\y_pos_fixed_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => x_pos_fixed,
      D => to_vertexRecord_t_att0_y(31),
      Q => y_pos_fixed(31),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sgp_renderOutput_0 is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    S_AXIS_TREADY : out STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXIS_TLAST : in STD_LOGIC;
    S_AXIS_TVALID : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC;
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC;
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_sgp_renderOutput_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_sgp_renderOutput_0 : entity is "design_1_sgp_renderOutput_0,sgp_renderOutput,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_sgp_renderOutput_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of design_1_sgp_renderOutput_0 : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of design_1_sgp_renderOutput_0 : entity is "sgp_renderOutput,Vivado 2020.1";
end design_1_sgp_renderOutput_0;

architecture STRUCTURE of design_1_sgp_renderOutput_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axi_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_awlen\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_wstrb\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute sigis : string;
  attribute sigis of ACLK : signal is "Clk";
  attribute x_interface_info : string;
  attribute x_interface_info of ACLK : signal is "xilinx.com:signal:clock:1.0 ACLK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of ACLK : signal is "XIL_INTERFACENAME ACLK, ASSOCIATED_BUSIF S_AXIS:m_axi:s_axi_lite, ASSOCIATED_RESET ARESETN, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN design_1_mem_interface_0_ui_clk, INSERT_VIP 0";
  attribute x_interface_info of ARESETN : signal is "xilinx.com:signal:reset:1.0 ARESETN RST";
  attribute x_interface_parameter of ARESETN : signal is "XIL_INTERFACENAME ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of S_AXIS_TLAST : signal is "xilinx.com:interface:axis:1.0 S_AXIS TLAST";
  attribute x_interface_info of S_AXIS_TREADY : signal is "xilinx.com:interface:axis:1.0 S_AXIS TREADY";
  attribute x_interface_parameter of S_AXIS_TREADY : signal is "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 64, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0, CLK_DOMAIN design_1_mem_interface_0_ui_clk, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of S_AXIS_TVALID : signal is "xilinx.com:interface:axis:1.0 S_AXIS TVALID";
  attribute x_interface_info of m_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 m_axi ARLOCK";
  attribute x_interface_info of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 m_axi ARREADY";
  attribute x_interface_info of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi ARVALID";
  attribute x_interface_info of m_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 m_axi AWLOCK";
  attribute x_interface_info of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 m_axi AWREADY";
  attribute x_interface_info of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi AWVALID";
  attribute x_interface_info of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 m_axi BREADY";
  attribute x_interface_info of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi BVALID";
  attribute x_interface_info of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 m_axi RLAST";
  attribute x_interface_info of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 m_axi RREADY";
  attribute x_interface_info of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi RVALID";
  attribute x_interface_info of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 m_axi WLAST";
  attribute x_interface_info of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 m_axi WREADY";
  attribute x_interface_info of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi WVALID";
  attribute x_interface_info of s_axi_lite_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite ARREADY";
  attribute x_interface_info of s_axi_lite_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite ARVALID";
  attribute x_interface_info of s_axi_lite_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite AWREADY";
  attribute x_interface_info of s_axi_lite_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite AWVALID";
  attribute x_interface_info of s_axi_lite_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite BREADY";
  attribute x_interface_info of s_axi_lite_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite BVALID";
  attribute x_interface_info of s_axi_lite_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite RREADY";
  attribute x_interface_info of s_axi_lite_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite RVALID";
  attribute x_interface_info of s_axi_lite_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite WREADY";
  attribute x_interface_info of s_axi_lite_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite WVALID";
  attribute x_interface_info of S_AXIS_TDATA : signal is "xilinx.com:interface:axis:1.0 S_AXIS TDATA";
  attribute x_interface_info of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 m_axi ARADDR";
  attribute x_interface_info of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 m_axi ARBURST";
  attribute x_interface_info of m_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 m_axi ARCACHE";
  attribute x_interface_info of m_axi_arid : signal is "xilinx.com:interface:aximm:1.0 m_axi ARID";
  attribute x_interface_info of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 m_axi ARLEN";
  attribute x_interface_info of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 m_axi ARPROT";
  attribute x_interface_info of m_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 m_axi ARQOS";
  attribute x_interface_info of m_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 m_axi ARSIZE";
  attribute x_interface_info of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 m_axi AWADDR";
  attribute x_interface_info of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 m_axi AWBURST";
  attribute x_interface_info of m_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 m_axi AWCACHE";
  attribute x_interface_info of m_axi_awid : signal is "xilinx.com:interface:aximm:1.0 m_axi AWID";
  attribute x_interface_parameter of m_axi_awid : signal is "XIL_INTERFACENAME m_axi, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 4, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN design_1_mem_interface_0_ui_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 m_axi AWLEN";
  attribute x_interface_info of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 m_axi AWPROT";
  attribute x_interface_info of m_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 m_axi AWQOS";
  attribute x_interface_info of m_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 m_axi AWSIZE";
  attribute x_interface_info of m_axi_bid : signal is "xilinx.com:interface:aximm:1.0 m_axi BID";
  attribute x_interface_info of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 m_axi BRESP";
  attribute x_interface_info of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 m_axi RDATA";
  attribute x_interface_info of m_axi_rid : signal is "xilinx.com:interface:aximm:1.0 m_axi RID";
  attribute x_interface_info of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 m_axi RRESP";
  attribute x_interface_info of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 m_axi WDATA";
  attribute x_interface_info of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 m_axi WSTRB";
  attribute x_interface_info of s_axi_lite_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite ARADDR";
  attribute x_interface_info of s_axi_lite_arprot : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite ARPROT";
  attribute x_interface_info of s_axi_lite_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite AWADDR";
  attribute x_interface_parameter of s_axi_lite_awaddr : signal is "XIL_INTERFACENAME s_axi_lite, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 10, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN design_1_mem_interface_0_ui_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_awprot : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite AWPROT";
  attribute x_interface_info of s_axi_lite_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite BRESP";
  attribute x_interface_info of s_axi_lite_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite RDATA";
  attribute x_interface_info of s_axi_lite_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite RRESP";
  attribute x_interface_info of s_axi_lite_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite WDATA";
  attribute x_interface_info of s_axi_lite_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite WSTRB";
begin
  m_axi_araddr(31 downto 2) <= \^m_axi_araddr\(31 downto 2);
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \^m_axi_arburst\(0);
  m_axi_arcache(3) <= \<const1>\;
  m_axi_arcache(2) <= \<const1>\;
  m_axi_arcache(1) <= \<const1>\;
  m_axi_arcache(0) <= \<const1>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \^m_axi_awlen\(0);
  m_axi_arlen(1) <= \^m_axi_awlen\(0);
  m_axi_arlen(0) <= \^m_axi_awlen\(0);
  m_axi_arlock <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const1>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_awaddr(31 downto 2) <= \^m_axi_araddr\(31 downto 2);
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \^m_axi_arburst\(0);
  m_axi_awcache(3) <= \<const1>\;
  m_axi_awcache(2) <= \<const1>\;
  m_axi_awcache(1) <= \<const1>\;
  m_axi_awcache(0) <= \<const1>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \^m_axi_awlen\(0);
  m_axi_awlen(1) <= \^m_axi_awlen\(0);
  m_axi_awlen(0) <= \^m_axi_awlen\(0);
  m_axi_awlock <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const1>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_bready <= \<const1>\;
  m_axi_rready <= \<const1>\;
  m_axi_wstrb(3) <= \^m_axi_wstrb\(0);
  m_axi_wstrb(2) <= \^m_axi_wstrb\(0);
  m_axi_wstrb(1) <= \^m_axi_wstrb\(0);
  m_axi_wstrb(0) <= \^m_axi_wstrb\(0);
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.design_1_sgp_renderOutput_0_sgp_renderOutput
     port map (
      ACLK => ACLK,
      ARESETN => ARESETN,
      D(1) => m_axi_wlast,
      D(0) => \^m_axi_arburst\(0),
      S_AXIS_TDATA(65 downto 58) => S_AXIS_TDATA(247 downto 240),
      S_AXIS_TDATA(57 downto 50) => S_AXIS_TDATA(215 downto 208),
      S_AXIS_TDATA(49 downto 42) => S_AXIS_TDATA(183 downto 176),
      S_AXIS_TDATA(41 downto 34) => S_AXIS_TDATA(151 downto 144),
      S_AXIS_TDATA(33 downto 17) => S_AXIS_TDATA(63 downto 47),
      S_AXIS_TDATA(16 downto 0) => S_AXIS_TDATA(31 downto 15),
      S_AXIS_TREADY => S_AXIS_TREADY,
      S_AXIS_TVALID => S_AXIS_TVALID,
      S_AXI_ARREADY => s_axi_lite_arready,
      S_AXI_AWREADY => s_axi_lite_awready,
      S_AXI_WREADY => s_axi_lite_wready,
      m_axi_araddr(29 downto 0) => \^m_axi_araddr\(31 downto 2),
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awlen(0) => \^m_axi_awlen\(0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(0) => \^m_axi_wstrb\(0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_lite_araddr(7 downto 0) => s_axi_lite_araddr(9 downto 2),
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(7 downto 0) => s_axi_lite_awaddr(9 downto 2),
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wstrb(3 downto 0) => s_axi_lite_wstrb(3 downto 0),
      s_axi_lite_wvalid => s_axi_lite_wvalid
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
