{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698699955109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698699955117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 18:05:55 2023 " "Processing started: Mon Oct 30 18:05:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698699955117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699955117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off efficient_lockin -c signal_processing_template " "Command: quartus_map --read_settings_files=on --write_settings_files=off efficient_lockin -c signal_processing_template" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699955117 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698699965664 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698699965665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/coherent_avg.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/coherent_avg.v" { { "Info" "ISGN_ENTITY_NAME" "1 coherent_avg " "Found entity 1: coherent_avg" {  } { { "custom_ip/processing/coherent_avg.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/coherent_avg.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/multiplicate_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/multiplicate_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicate_ref " "Found entity 1: multiplicate_ref" {  } { { "custom_ip/processing/multiplicate_ref.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/multiplicate_ref.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977665 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "ref multiplicate_ref_2.v(39) " "Verilog HDL Declaration warning at multiplicate_ref_2.v(39): \"ref\" is SystemVerilog-2005 keyword" {  } { { "custom_ip/processing/multiplicate_ref_2.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/multiplicate_ref_2.v" 39 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1698699977669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/multiplicate_ref_2.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/multiplicate_ref_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicate_ref_2 " "Found entity 1: multiplicate_ref_2" {  } { { "custom_ip/processing/multiplicate_ref_2.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/multiplicate_ref_2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/lockin_segmentado.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/lockin_segmentado.v" { { "Info" "ISGN_ENTITY_NAME" "1 lockin_segmentado " "Found entity 1: lockin_segmentado" {  } { { "custom_ip/processing/lockin_segmentado.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/lockin_segmentado.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977680 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "efficient_lockin.v(451) " "Verilog HDL Module Instantiation warning at efficient_lockin.v(451): ignored dangling comma in List of Port Connections" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 451 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698699977685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "efficient_lockin.v 1 1 " "Found 1 design units, including 1 entities, in source file efficient_lockin.v" { { "Info" "ISGN_ENTITY_NAME" "1 efficient_lockin " "Found entity 1: efficient_lockin" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/prom_coherente_pipelined.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/prom_coherente_pipelined.v" { { "Info" "ISGN_ENTITY_NAME" "1 prom_coherente_pipelined " "Found entity 1: prom_coherente_pipelined" {  } { { "custom_ip/processing/prom_coherente_pipelined.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/prom_coherente_pipelined.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977697 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer.v(26) " "Verilog HDL information at timer.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "custom_ip/data_source/timer.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/timer.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698699977701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "custom_ip/data_source/timer.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/timer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "custom_ip/data_source/LFSR.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/LFSR.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/gcl.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/gcl.v" { { "Info" "ISGN_ENTITY_NAME" "1 GCL " "Found entity 1: GCL" {  } { { "custom_ip/data_source/GCL.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/GCL.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/embedded_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/embedded_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_adc " "Found entity 1: embedded_adc" {  } { { "custom_ip/data_source/embedded_adc.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/embedded_adc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/data_source_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/data_source_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_source_dac " "Found entity 1: data_source_dac" {  } { { "custom_ip/data_source/data_source_dac.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source_dac.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/data_source.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/data_source.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_source " "Found entity 1: data_source" {  } { { "custom_ip/data_source/data_source.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/dac_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/dac_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_driver " "Found entity 1: dac_driver" {  } { { "custom_ip/data_source/dac_driver.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/dac_driver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/adc2streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/adc2streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc2streaming " "Found entity 1: adc2streaming" {  } { { "custom_ip/data_source/adc2streaming.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/adc2streaming.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/adc_ltc2308.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/adc_ltc2308.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308 " "Found entity 1: adc_ltc2308" {  } { { "custom_ip/data_source/adc_ltc2308.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/adc_ltc2308.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/adc_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/adc_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_driver " "Found entity 1: adc_driver" {  } { { "custom_ip/data_source/adc_driver.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/adc_driver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/control/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/control/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "custom_ip/control/clock_divider.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/control/clock_divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/filtro_promedio_movil.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/filtro_promedio_movil.v" { { "Info" "ISGN_ENTITY_NAME" "1 filtro_promedio_movil " "Found entity 1: filtro_promedio_movil" {  } { { "custom_ip/processing/filtro_promedio_movil.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/filtro_promedio_movil.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/procesador.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/procesador.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador " "Found entity 1: procesador" {  } { { "procesador/synthesis/procesador.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "procesador/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "procesador/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_irq_mapper " "Found entity 1: procesador_irq_mapper" {  } { { "procesador/synthesis/submodules/procesador_irq_mapper.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0 " "Found entity 1: procesador_mm_interconnect_0" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_avalon_st_adapter " "Found entity 1: procesador_mm_interconnect_0_avalon_st_adapter" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "procesador/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "procesador/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "procesador/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "procesador/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_rsp_mux_003 " "Found entity 1: procesador_mm_interconnect_0_rsp_mux_003" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux_003.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file procesador/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "procesador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977884 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "procesador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_rsp_mux_001 " "Found entity 1: procesador_mm_interconnect_0_rsp_mux_001" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_rsp_mux " "Found entity 1: procesador_mm_interconnect_0_rsp_mux" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux_013.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_rsp_demux_013 " "Found entity 1: procesador_mm_interconnect_0_rsp_demux_013" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux_013.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux_013.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_rsp_demux_003 " "Found entity 1: procesador_mm_interconnect_0_rsp_demux_003" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_rsp_demux_002 " "Found entity 1: procesador_mm_interconnect_0_rsp_demux_002" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_rsp_demux " "Found entity 1: procesador_mm_interconnect_0_rsp_demux" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_013.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_cmd_mux_013 " "Found entity 1: procesador_mm_interconnect_0_cmd_mux_013" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_013.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_013.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_cmd_mux_002 " "Found entity 1: procesador_mm_interconnect_0_cmd_mux_002" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_cmd_mux_001 " "Found entity 1: procesador_mm_interconnect_0_cmd_mux_001" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_cmd_mux " "Found entity 1: procesador_mm_interconnect_0_cmd_mux" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_cmd_demux_003 " "Found entity 1: procesador_mm_interconnect_0_cmd_demux_003" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_demux_003.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_cmd_demux_001 " "Found entity 1: procesador_mm_interconnect_0_cmd_demux_001" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_cmd_demux " "Found entity 1: procesador_mm_interconnect_0_cmd_demux" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977973 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977973 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977973 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977973 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977973 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698699977980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "procesador/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "procesador/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698699977992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "procesador/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699977995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699977995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "procesador/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "procesador/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "procesador/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "procesador/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file procesador/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "procesador/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978026 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "procesador/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "procesador/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel procesador_mm_interconnect_0_router_017.sv(48) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router_017.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_017.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698699978037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel procesador_mm_interconnect_0_router_017.sv(49) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router_017.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_017.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698699978037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_017.sv 2 2 " "Found 2 design units, including 2 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_router_017.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_router_017_default_decode " "Found entity 1: procesador_mm_interconnect_0_router_017_default_decode" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_017.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978041 ""} { "Info" "ISGN_ENTITY_NAME" "2 procesador_mm_interconnect_0_router_017 " "Found entity 2: procesador_mm_interconnect_0_router_017" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_017.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel procesador_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698699978044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel procesador_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698699978044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_router_006_default_decode " "Found entity 1: procesador_mm_interconnect_0_router_006_default_decode" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978048 ""} { "Info" "ISGN_ENTITY_NAME" "2 procesador_mm_interconnect_0_router_006 " "Found entity 2: procesador_mm_interconnect_0_router_006" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978048 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel procesador_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698699978051 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel procesador_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698699978051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_router_005_default_decode " "Found entity 1: procesador_mm_interconnect_0_router_005_default_decode" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978055 ""} { "Info" "ISGN_ENTITY_NAME" "2 procesador_mm_interconnect_0_router_005 " "Found entity 2: procesador_mm_interconnect_0_router_005" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978055 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel procesador_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698699978058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel procesador_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698699978058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_router_004_default_decode " "Found entity 1: procesador_mm_interconnect_0_router_004_default_decode" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978062 ""} { "Info" "ISGN_ENTITY_NAME" "2 procesador_mm_interconnect_0_router_004 " "Found entity 2: procesador_mm_interconnect_0_router_004" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel procesador_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698699978065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel procesador_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698699978065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_router_003_default_decode " "Found entity 1: procesador_mm_interconnect_0_router_003_default_decode" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978069 ""} { "Info" "ISGN_ENTITY_NAME" "2 procesador_mm_interconnect_0_router_003 " "Found entity 2: procesador_mm_interconnect_0_router_003" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel procesador_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698699978072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel procesador_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698699978072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_router_001_default_decode " "Found entity 1: procesador_mm_interconnect_0_router_001_default_decode" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978076 ""} { "Info" "ISGN_ENTITY_NAME" "2 procesador_mm_interconnect_0_router_001 " "Found entity 2: procesador_mm_interconnect_0_router_001" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel procesador_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698699978079 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel procesador_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698699978080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_router_default_decode " "Found entity 1: procesador_mm_interconnect_0_router_default_decode" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978084 ""} { "Info" "ISGN_ENTITY_NAME" "2 procesador_mm_interconnect_0_router " "Found entity 2: procesador_mm_interconnect_0_router" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "procesador/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "procesador/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "procesador/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "procesador/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "procesador/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_result0_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_result0_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_result0_32_bit " "Found entity 1: procesador_result0_32_bit" {  } { { "procesador/synthesis/submodules/procesador_result0_32_bit.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_result0_32_bit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_reset " "Found entity 1: procesador_reset" {  } { { "procesador/synthesis/submodules/procesador_reset.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_reset.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_program_memory " "Found entity 1: procesador_program_memory" {  } { { "procesador/synthesis/submodules/procesador_program_memory.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_program_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_pll_reconfig_top.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_pll_reconfig_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_top " "Found entity 1: altera_pll_reconfig_top" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_top.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOCKED locked altera_pll_reconfig_core.v(112) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(112): object \"LOCKED\" differs only in case from object \"locked\" in the same scope" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 112 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698699978153 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_done DPS_DONE altera_pll_reconfig_core.v(1901) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1901): object \"dps_done\" differs only in case from object \"DPS_DONE\" in the same scope" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1901 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698699978154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_changed DPS_CHANGED altera_pll_reconfig_core.v(1893) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1893): object \"dps_changed\" differs only in case from object \"DPS_CHANGED\" in the same scope" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1893 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698699978154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_pll_reconfig_core.v 6 6 " "Found 6 design units, including 6 entities, in source file procesador/synthesis/submodules/altera_pll_reconfig_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_core " "Found entity 1: altera_pll_reconfig_core" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978167 ""} { "Info" "ISGN_ENTITY_NAME" "2 self_reset " "Found entity 2: self_reset" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978167 ""} { "Info" "ISGN_ENTITY_NAME" "3 dprio_mux " "Found entity 3: dprio_mux" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1739 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978167 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpll_dprio_init " "Found entity 4: fpll_dprio_init" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978167 ""} { "Info" "ISGN_ENTITY_NAME" "5 dyn_phase_shift " "Found entity 5: dyn_phase_shift" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978167 ""} { "Info" "ISGN_ENTITY_NAME" "6 generic_lcell_comb " "Found entity 6: generic_lcell_comb" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978167 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer procesador/synthesis/submodules/altera_std_synchronizer.v " "Entity \"altera_std_synchronizer\" obtained from \"procesador/synthesis/submodules/altera_std_synchronizer.v\" instead of from Quartus Prime megafunction library" {  } { { "procesador/synthesis/submodules/altera_std_synchronizer.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1698699978173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer " "Found entity 1: altera_std_synchronizer" {  } { { "procesador/synthesis/submodules/altera_std_synchronizer.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_pll " "Found entity 1: procesador_pll" {  } { { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/slave_template.v 2 2 " "Found 2 design units, including 2 entities, in source file procesador/synthesis/submodules/slave_template.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_template " "Found entity 1: slave_template" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978189 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_with_bytelanes " "Found entity 2: register_with_bytelanes" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 746 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/interrupt_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/interrupt_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_logic " "Found entity 1: interrupt_logic" {  } { { "procesador/synthesis/submodules/interrupt_logic.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/interrupt_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_nios2_gen2_0 " "Found entity 1: procesador_nios2_gen2_0" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: procesador_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978262 ""} { "Info" "ISGN_ENTITY_NAME" "2 procesador_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: procesador_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978262 ""} { "Info" "ISGN_ENTITY_NAME" "3 procesador_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: procesador_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978262 ""} { "Info" "ISGN_ENTITY_NAME" "4 procesador_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: procesador_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978262 ""} { "Info" "ISGN_ENTITY_NAME" "5 procesador_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: procesador_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978262 ""} { "Info" "ISGN_ENTITY_NAME" "6 procesador_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: procesador_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978262 ""} { "Info" "ISGN_ENTITY_NAME" "7 procesador_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: procesador_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978262 ""} { "Info" "ISGN_ENTITY_NAME" "8 procesador_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: procesador_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978262 ""} { "Info" "ISGN_ENTITY_NAME" "9 procesador_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: procesador_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978262 ""} { "Info" "ISGN_ENTITY_NAME" "10 procesador_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: procesador_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978262 ""} { "Info" "ISGN_ENTITY_NAME" "11 procesador_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: procesador_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978262 ""} { "Info" "ISGN_ENTITY_NAME" "12 procesador_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: procesador_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978262 ""} { "Info" "ISGN_ENTITY_NAME" "13 procesador_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: procesador_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978262 ""} { "Info" "ISGN_ENTITY_NAME" "14 procesador_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: procesador_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978262 ""} { "Info" "ISGN_ENTITY_NAME" "15 procesador_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: procesador_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978262 ""} { "Info" "ISGN_ENTITY_NAME" "16 procesador_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: procesador_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978262 ""} { "Info" "ISGN_ENTITY_NAME" "17 procesador_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: procesador_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978262 ""} { "Info" "ISGN_ENTITY_NAME" "18 procesador_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: procesador_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978262 ""} { "Info" "ISGN_ENTITY_NAME" "19 procesador_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: procesador_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978262 ""} { "Info" "ISGN_ENTITY_NAME" "20 procesador_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: procesador_nios2_gen2_0_cpu_nios2_oci" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978262 ""} { "Info" "ISGN_ENTITY_NAME" "21 procesador_nios2_gen2_0_cpu " "Found entity 21: procesador_nios2_gen2_0_cpu" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: procesador_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: procesador_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: procesador_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_nios2_gen2_0_cpu_test_bench " "Found entity 1: procesador_nios2_gen2_0_cpu_test_bench" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file procesador/synthesis/submodules/procesador_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_jtag_uart_0_sim_scfifo_w " "Found entity 1: procesador_jtag_uart_0_sim_scfifo_w" {  } { { "procesador/synthesis/submodules/procesador_jtag_uart_0.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978309 ""} { "Info" "ISGN_ENTITY_NAME" "2 procesador_jtag_uart_0_scfifo_w " "Found entity 2: procesador_jtag_uart_0_scfifo_w" {  } { { "procesador/synthesis/submodules/procesador_jtag_uart_0.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978309 ""} { "Info" "ISGN_ENTITY_NAME" "3 procesador_jtag_uart_0_sim_scfifo_r " "Found entity 3: procesador_jtag_uart_0_sim_scfifo_r" {  } { { "procesador/synthesis/submodules/procesador_jtag_uart_0.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978309 ""} { "Info" "ISGN_ENTITY_NAME" "4 procesador_jtag_uart_0_scfifo_r " "Found entity 4: procesador_jtag_uart_0_scfifo_r" {  } { { "procesador/synthesis/submodules/procesador_jtag_uart_0.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978309 ""} { "Info" "ISGN_ENTITY_NAME" "5 procesador_jtag_uart_0 " "Found entity 5: procesador_jtag_uart_0" {  } { { "procesador/synthesis/submodules/procesador_jtag_uart_0.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_hps_0 " "Found entity 1: procesador_hps_0" {  } { { "procesador/synthesis/submodules/procesador_hps_0.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_hps_0_hps_io " "Found entity 1: procesador_hps_0_hps_io" {  } { { "procesador/synthesis/submodules/procesador_hps_0_hps_io.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "procesador/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "procesador/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "procesador/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "procesador/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "procesador/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "procesador/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "procesador/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_hps_0_hps_io_border " "Found entity 1: procesador_hps_0_hps_io_border" {  } { { "procesador/synthesis/submodules/procesador_hps_0_hps_io_border.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_hps_0_fpga_interfaces " "Found entity 1: procesador_hps_0_fpga_interfaces" {  } { { "procesador/synthesis/submodules/procesador_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_finalizacion.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_finalizacion.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_finalizacion " "Found entity 1: procesador_finalizacion" {  } { { "procesador/synthesis/submodules/procesador_finalizacion.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_finalizacion.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_fifo0_32_bit.v 4 4 " "Found 4 design units, including 4 entities, in source file procesador/synthesis/submodules/procesador_fifo0_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_fifo0_32_bit_single_clock_fifo " "Found entity 1: procesador_fifo0_32_bit_single_clock_fifo" {  } { { "procesador/synthesis/submodules/procesador_fifo0_32_bit.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_32_bit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978537 ""} { "Info" "ISGN_ENTITY_NAME" "2 procesador_fifo0_32_bit_scfifo_with_controls " "Found entity 2: procesador_fifo0_32_bit_scfifo_with_controls" {  } { { "procesador/synthesis/submodules/procesador_fifo0_32_bit.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_32_bit.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978537 ""} { "Info" "ISGN_ENTITY_NAME" "3 procesador_fifo0_32_bit_map_avalonst_to_avalonmm " "Found entity 3: procesador_fifo0_32_bit_map_avalonst_to_avalonmm" {  } { { "procesador/synthesis/submodules/procesador_fifo0_32_bit.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_32_bit.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978537 ""} { "Info" "ISGN_ENTITY_NAME" "4 procesador_fifo0_32_bit " "Found entity 4: procesador_fifo0_32_bit" {  } { { "procesador/synthesis/submodules/procesador_fifo0_32_bit.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_32_bit.v" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_enable " "Found entity 1: procesador_enable" {  } { { "procesador/synthesis/submodules/procesador_enable.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_enable.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_divisor_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_divisor_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_divisor_clock " "Found entity 1: procesador_divisor_clock" {  } { { "procesador/synthesis/submodules/procesador_divisor_clock.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_divisor_clock.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978566 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "data_in.v(101) " "Verilog HDL Module Instantiation warning at data_in.v(101): ignored dangling comma in List of Port Connections" {  } { { "data_in.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/data_in.v" 101 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698699978570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_in " "Found entity 1: data_in" {  } { { "data_in.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/data_in.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/multiplicador.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/multiplicador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "custom_ip/processing/multiplicador.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/multiplicador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/referencias.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/referencias.v" { { "Info" "ISGN_ENTITY_NAME" "1 referencias " "Found entity 1: referencias" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978597 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FIR_filter.v(61) " "Verilog HDL information at FIR_filter.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "custom_ip/processing/FIR_filter.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/FIR_filter.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698699978600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/fir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_filter " "Found entity 1: FIR_filter" {  } { { "custom_ip/processing/FIR_filter.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/FIR_filter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/signal_processing_cali.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/signal_processing_cali.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_processing_CALI " "Found entity 1: signal_processing_CALI" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/signal_processing_li.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/signal_processing_li.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_processing_LI " "Found entity 1: signal_processing_LI" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/filtro_ma.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/filtro_ma.v" { { "Info" "ISGN_ENTITY_NAME" "1 filtro_ma " "Found entity 1: filtro_ma" {  } { { "custom_ip/processing/filtro_ma.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/filtro_ma.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699978640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699978640 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "procesador/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699978641 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "efficient_lockin " "Elaborating entity \"efficient_lockin\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698699979392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 efficient_lockin.v(99) " "Verilog HDL assignment warning at efficient_lockin.v(99): truncated value with size 32 to match size of target (1)" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698699979394 "|efficient_lockin"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_procesada1 efficient_lockin.v(131) " "Verilog HDL Always Construct warning at efficient_lockin.v(131): variable \"data_procesada1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698699979395 "|efficient_lockin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 efficient_lockin.v(131) " "Verilog HDL assignment warning at efficient_lockin.v(131): truncated value with size 64 to match size of target (32)" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698699979395 "|efficient_lockin"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_procesada1_valid efficient_lockin.v(132) " "Verilog HDL Always Construct warning at efficient_lockin.v(132): variable \"data_procesada1_valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698699979395 "|efficient_lockin"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_adc_hs efficient_lockin.v(178) " "Verilog HDL Always Construct warning at efficient_lockin.v(178): variable \"data_adc_hs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698699979395 "|efficient_lockin"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_adc_valid efficient_lockin.v(179) " "Verilog HDL Always Construct warning at efficient_lockin.v(179): variable \"data_adc_valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698699979395 "|efficient_lockin"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_promc efficient_lockin.v(253) " "Verilog HDL Always Construct warning at efficient_lockin.v(253): variable \"data_promc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 253 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698699979395 "|efficient_lockin"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_promc_valid efficient_lockin.v(254) " "Verilog HDL Always Construct warning at efficient_lockin.v(254): variable \"data_promc_valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698699979395 "|efficient_lockin"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_procesada1 efficient_lockin.v(293) " "Verilog HDL Always Construct warning at efficient_lockin.v(293): variable \"data_procesada1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 293 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698699979395 "|efficient_lockin"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_procesada1_valid efficient_lockin.v(294) " "Verilog HDL Always Construct warning at efficient_lockin.v(294): variable \"data_procesada1_valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 294 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698699979395 "|efficient_lockin"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_procesada2 efficient_lockin.v(349) " "Verilog HDL Always Construct warning at efficient_lockin.v(349): variable \"data_procesada2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 349 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698699979396 "|efficient_lockin"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_procesada2_valid efficient_lockin.v(350) " "Verilog HDL Always Construct warning at efficient_lockin.v(350): variable \"data_procesada2_valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 350 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698699979396 "|efficient_lockin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:nios " "Elaborating entity \"control\" for hierarchy \"control:nios\"" {  } { { "efficient_lockin.v" "nios" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699979441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador control:nios\|procesador:nios2 " "Elaborating entity \"procesador\" for hierarchy \"control:nios\|procesador:nios2\"" {  } { { "control.v" "nios2" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/control.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699979506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_divisor_clock control:nios\|procesador:nios2\|procesador_divisor_clock:divisor_clock " "Elaborating entity \"procesador_divisor_clock\" for hierarchy \"control:nios\|procesador:nios2\|procesador_divisor_clock:divisor_clock\"" {  } { { "procesador/synthesis/procesador.v" "divisor_clock" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699979639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_enable control:nios\|procesador:nios2\|procesador_enable:enable " "Elaborating entity \"procesador_enable\" for hierarchy \"control:nios\|procesador:nios2\|procesador_enable:enable\"" {  } { { "procesador/synthesis/procesador.v" "enable" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699979662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_fifo0_32_bit control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit " "Elaborating entity \"procesador_fifo0_32_bit\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\"" {  } { { "procesador/synthesis/procesador.v" "fifo0_32_bit" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699979684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_fifo0_32_bit_scfifo_with_controls control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"procesador_fifo0_32_bit_scfifo_with_controls\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "procesador/synthesis/submodules/procesador_fifo0_32_bit.v" "the_scfifo_with_controls" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_32_bit.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699979704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_fifo0_32_bit_single_clock_fifo control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo " "Elaborating entity \"procesador_fifo0_32_bit_single_clock_fifo\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\"" {  } { { "procesador/synthesis/submodules/procesador_fifo0_32_bit.v" "the_scfifo" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_32_bit.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699979723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "procesador/synthesis/submodules/procesador_fifo0_32_bit.v" "single_clock_fifo" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_32_bit.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699980006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "procesador/synthesis/submodules/procesador_fifo0_32_bit.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_32_bit.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699980015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699980015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699980015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699980015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699980015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699980015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699980015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699980015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699980015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699980015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699980015 ""}  } { { "procesador/synthesis/submodules/procesador_fifo0_32_bit.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_32_bit.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698699980015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p6a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p6a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p6a1 " "Found entity 1: scfifo_p6a1" {  } { { "db/scfifo_p6a1.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/scfifo_p6a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699980091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699980091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p6a1 control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated " "Elaborating entity \"scfifo_p6a1\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699980100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0da1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0da1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0da1 " "Found entity 1: a_dpfifo_0da1" {  } { { "db/a_dpfifo_0da1.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/a_dpfifo_0da1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699980134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699980134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0da1 control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo " "Elaborating entity \"a_dpfifo_0da1\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\"" {  } { { "db/scfifo_p6a1.tdf" "dpfifo" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/scfifo_p6a1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699980145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_raf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_raf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_raf " "Found entity 1: a_fefifo_raf" {  } { { "db/a_fefifo_raf.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/a_fefifo_raf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699980179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699980179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_raf control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|a_fefifo_raf:fifo_state " "Elaborating entity \"a_fefifo_raf\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|a_fefifo_raf:fifo_state\"" {  } { { "db/a_dpfifo_0da1.tdf" "fifo_state" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/a_dpfifo_0da1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699980200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bi7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bi7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bi7 " "Found entity 1: cntr_bi7" {  } { { "db/cntr_bi7.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/cntr_bi7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699980267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699980267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bi7 control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|a_fefifo_raf:fifo_state\|cntr_bi7:count_usedw " "Elaborating entity \"cntr_bi7\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|a_fefifo_raf:fifo_state\|cntr_bi7:count_usedw\"" {  } { { "db/a_fefifo_raf.tdf" "count_usedw" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/a_fefifo_raf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699980284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s3t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s3t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s3t1 " "Found entity 1: altsyncram_s3t1" {  } { { "db/altsyncram_s3t1.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/altsyncram_s3t1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699980360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699980360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s3t1 control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|altsyncram_s3t1:FIFOram " "Elaborating entity \"altsyncram_s3t1\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|altsyncram_s3t1:FIFOram\"" {  } { { "db/a_dpfifo_0da1.tdf" "FIFOram" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/a_dpfifo_0da1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699980374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vhb " "Found entity 1: cntr_vhb" {  } { { "db/cntr_vhb.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/cntr_vhb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699980458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699980458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vhb control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|cntr_vhb:rd_ptr_count " "Elaborating entity \"cntr_vhb\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|cntr_vhb:rd_ptr_count\"" {  } { { "db/a_dpfifo_0da1.tdf" "rd_ptr_count" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/a_dpfifo_0da1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699980472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_fifo0_32_bit_map_avalonst_to_avalonmm control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_map_avalonst_to_avalonmm:the_map_avalonst_to_avalonmm " "Elaborating entity \"procesador_fifo0_32_bit_map_avalonst_to_avalonmm\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_map_avalonst_to_avalonmm:the_map_avalonst_to_avalonmm\"" {  } { { "procesador/synthesis/submodules/procesador_fifo0_32_bit.v" "the_map_avalonst_to_avalonmm" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_32_bit.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699980536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_finalizacion control:nios\|procesador:nios2\|procesador_finalizacion:finalizacion " "Elaborating entity \"procesador_finalizacion\" for hierarchy \"control:nios\|procesador:nios2\|procesador_finalizacion:finalizacion\"" {  } { { "procesador/synthesis/procesador.v" "finalizacion" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699982261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_hps_0 control:nios\|procesador:nios2\|procesador_hps_0:hps_0 " "Elaborating entity \"procesador_hps_0\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\"" {  } { { "procesador/synthesis/procesador.v" "hps_0" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699982283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_hps_0_fpga_interfaces control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"procesador_hps_0_fpga_interfaces\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "procesador/synthesis/submodules/procesador_hps_0.v" "fpga_interfaces" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_hps_0.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699982308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_hps_0_hps_io control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io " "Elaborating entity \"procesador_hps_0_hps_io\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\"" {  } { { "procesador/synthesis/submodules/procesador_hps_0.v" "hps_io" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_hps_0.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699982337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_hps_0_hps_io_border control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border " "Elaborating entity \"procesador_hps_0_hps_io_border\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\"" {  } { { "procesador/synthesis/submodules/procesador_hps_0_hps_io.v" "border" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_hps_0_hps_io.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699982357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "procesador/synthesis/submodules/procesador_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_hps_0_hps_io_border.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699982380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "procesador/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699982432 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "procesador/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698699982434 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "procesador/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698699982435 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "procesador/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699982458 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "procesador/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699982460 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699982514 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1698699982517 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698699982518 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698699982524 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698699982524 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699982603 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698699982604 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698699982604 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699982628 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698699982633 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699982659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699982939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699982983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699983006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699983036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699983158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699983170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699983170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699983170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699983170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699983170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699983170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699983170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699983170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699983170 ""}  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698699983170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699983244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699983244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699983251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699983298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699983320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699983341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "procesador/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699983509 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "procesador/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1698699983510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "procesador/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699983529 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698699983560 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698699983560 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698699983560 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698699983560 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698699983560 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698699983560 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "procesador/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699983905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "procesador/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699983926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_jtag_uart_0 control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"procesador_jtag_uart_0\" for hierarchy \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\"" {  } { { "procesador/synthesis/procesador.v" "jtag_uart_0" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699983951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_jtag_uart_0_scfifo_w control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w " "Elaborating entity \"procesador_jtag_uart_0_scfifo_w\" for hierarchy \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\"" {  } { { "procesador/synthesis/submodules/procesador_jtag_uart_0.v" "the_procesador_jtag_uart_0_scfifo_w" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699983973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "procesador/synthesis/submodules/procesador_jtag_uart_0.v" "wfifo" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699984145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "procesador/synthesis/submodules/procesador_jtag_uart_0.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699984154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699984154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699984154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699984154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699984154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699984154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699984154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699984154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699984154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699984154 ""}  } { { "procesador/synthesis/submodules/procesador_jtag_uart_0.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698699984154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699984228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699984228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699984237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699984273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699984273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699984283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699984319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699984319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699984332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699984398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699984398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699984416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699984492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699984492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699984508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699984577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699984577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699984592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_jtag_uart_0_scfifo_r control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r " "Elaborating entity \"procesador_jtag_uart_0_scfifo_r\" for hierarchy \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r\"" {  } { { "procesador/synthesis/submodules/procesador_jtag_uart_0.v" "the_procesador_jtag_uart_0_scfifo_r" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699984658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "procesador/synthesis/submodules/procesador_jtag_uart_0.v" "procesador_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699985097 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "procesador/synthesis/submodules/procesador_jtag_uart_0.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699985123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699985123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699985123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699985123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699985123 ""}  } { { "procesador/synthesis/submodules/procesador_jtag_uart_0.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698699985123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699985636 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "procesador/synthesis/submodules/procesador_jtag_uart_0.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699985647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699985697 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "procesador/synthesis/submodules/procesador_jtag_uart_0.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699985714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0 control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"procesador_nios2_gen2_0\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\"" {  } { { "procesador/synthesis/procesador.v" "nios2_gen2_0" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699985737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu " "Elaborating entity \"procesador_nios2_gen2_0_cpu\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0.v" "cpu" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699985762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_test_bench control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_test_bench:the_procesador_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"procesador_nios2_gen2_0_cpu_test_bench\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_test_bench:the_procesador_nios2_gen2_0_cpu_test_bench\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699985876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_register_bank_a_module control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_register_bank_a_module:procesador_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"procesador_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_register_bank_a_module:procesador_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "procesador_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699985906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_register_bank_a_module:procesador_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_register_bank_a_module:procesador_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699986084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_register_bank_a_module:procesador_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_register_bank_a_module:procesador_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699986099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_register_bank_a_module:procesador_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_register_bank_a_module:procesador_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699986099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699986099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699986099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699986099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699986099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699986099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699986099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699986099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699986099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699986099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699986099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699986099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699986099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699986099 ""}  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698699986099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699986191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699986191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_register_bank_a_module:procesador_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_register_bank_a_module:procesador_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699986199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_register_bank_b_module control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_register_bank_b_module:procesador_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"procesador_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_register_bank_b_module:procesador_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "procesador_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699986272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_oci control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699986354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_oci_debug control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_debug:the_procesador_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_debug:the_procesador_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699986391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_debug:the_procesador_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_debug:the_procesador_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699986413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_oci_break control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_break:the_procesador_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_break:the_procesador_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699986438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_oci_xbrk control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_xbrk:the_procesador_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_xbrk:the_procesador_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699986497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_oci_dbrk control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_dbrk:the_procesador_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_dbrk:the_procesador_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699986518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_oci_itrace control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_itrace:the_procesador_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_itrace:the_procesador_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699986544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_oci_dtrace control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_dtrace:the_procesador_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_dtrace:the_procesador_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699986567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_oci_td_mode control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_dtrace:the_procesador_nios2_gen2_0_cpu_nios2_oci_dtrace\|procesador_nios2_gen2_0_cpu_nios2_oci_td_mode:procesador_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_dtrace:the_procesador_nios2_gen2_0_cpu_nios2_oci_dtrace\|procesador_nios2_gen2_0_cpu_nios2_oci_td_mode:procesador_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "procesador_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699986626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_oci_fifo control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_fifo:the_procesador_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_fifo:the_procesador_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699986645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_fifo:the_procesador_nios2_gen2_0_cpu_nios2_oci_fifo\|procesador_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_procesador_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_fifo:the_procesador_nios2_gen2_0_cpu_nios2_oci_fifo\|procesador_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_procesador_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699986692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_fifo:the_procesador_nios2_gen2_0_cpu_nios2_oci_fifo\|procesador_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_procesador_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_fifo:the_procesador_nios2_gen2_0_cpu_nios2_oci_fifo\|procesador_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_procesador_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699986711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_fifo:the_procesador_nios2_gen2_0_cpu_nios2_oci_fifo\|procesador_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_procesador_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_fifo:the_procesador_nios2_gen2_0_cpu_nios2_oci_fifo\|procesador_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_procesador_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699986730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_oci_pib control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_pib:the_procesador_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_pib:the_procesador_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699986753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_oci_im control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_im:the_procesador_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_im:the_procesador_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699986774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_avalon_reg control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_avalon_reg:the_procesador_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_avalon_reg:the_procesador_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699986800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_ocimem control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699986822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_ociram_sp_ram_module control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"procesador_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "procesador_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699986877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699986910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699986924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699986924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699986924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699986924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699986924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699986924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699986924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699986924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699986924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699986924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699986924 ""}  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698699986924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699987021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699987021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699987029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_debug_slave_wrapper control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"procesador_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699987094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_debug_slave_tck control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|procesador_nios2_gen2_0_cpu_debug_slave_tck:the_procesador_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"procesador_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|procesador_nios2_gen2_0_cpu_debug_slave_tck:the_procesador_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_procesador_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699987118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_debug_slave_sysclk control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|procesador_nios2_gen2_0_cpu_debug_slave_sysclk:the_procesador_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"procesador_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|procesador_nios2_gen2_0_cpu_debug_slave_sysclk:the_procesador_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_procesador_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699987186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v" "procesador_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699987300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699987310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699987311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699987311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699987311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699987311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699987311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699987311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699987311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699987311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699987311 ""}  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698699987311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699987328 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699987338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699987460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699987629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_template control:nios\|procesador:nios2\|slave_template:parameters " "Elaborating entity \"slave_template\" for hierarchy \"control:nios\|procesador:nios2\|slave_template:parameters\"" {  } { { "procesador/synthesis/procesador.v" "parameters" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699987702 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "irq_mask_reg_en slave_template.v(249) " "Verilog HDL or VHDL warning at slave_template.v(249): object \"irq_mask_reg_en\" assigned a value but never read" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 249 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698699987705 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "edge_capture_reg_en slave_template.v(250) " "Verilog HDL or VHDL warning at slave_template.v(250): object \"edge_capture_reg_en\" assigned a value but never read" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 250 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698699987705 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(629) " "Verilog HDL Case Statement information at slave_template.v(629): all case item expressions in this case statement are onehot" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 629 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698699987712 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(635) " "Verilog HDL Case Statement information at slave_template.v(635): all case item expressions in this case statement are onehot" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 635 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698699987713 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(641) " "Verilog HDL Case Statement information at slave_template.v(641): all case item expressions in this case statement are onehot" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 641 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698699987714 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(647) " "Verilog HDL Case Statement information at slave_template.v(647): all case item expressions in this case statement are onehot" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 647 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698699987714 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(657) " "Verilog HDL Case Statement information at slave_template.v(657): all case item expressions in this case statement are onehot" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 657 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698699987715 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(679) " "Verilog HDL Case Statement information at slave_template.v(679): all case item expressions in this case statement are onehot" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 679 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698699987717 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(685) " "Verilog HDL Case Statement information at slave_template.v(685): all case item expressions in this case statement are onehot" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 685 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698699987717 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(691) " "Verilog HDL Case Statement information at slave_template.v(691): all case item expressions in this case statement are onehot" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 691 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698699987717 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(697) " "Verilog HDL Case Statement information at slave_template.v(697): all case item expressions in this case statement are onehot" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 697 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698699987717 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(707) " "Verilog HDL Case Statement information at slave_template.v(707): all case item expressions in this case statement are onehot" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 707 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698699987718 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_with_bytelanes control:nios\|procesador:nios2\|slave_template:parameters\|register_with_bytelanes:register_0 " "Elaborating entity \"register_with_bytelanes\" for hierarchy \"control:nios\|procesador:nios2\|slave_template:parameters\|register_with_bytelanes:register_0\"" {  } { { "procesador/synthesis/submodules/slave_template.v" "register_0" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699987856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_pll control:nios\|procesador:nios2\|procesador_pll:pll " "Elaborating entity \"procesador_pll\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\"" {  } { { "procesador/synthesis/procesador.v" "pll" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699988446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "procesador/synthesis/submodules/procesador_pll.v" "altera_pll_i" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699988545 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(319) " "Output port \"lvds_clk\" at altera_pll.v(319) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 319 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698699988557 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(320) " "Output port \"loaden\" at altera_pll.v(320) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698699988558 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk_out altera_pll.v(321) " "Output port \"extclk_out\" at altera_pll.v(321) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698699988558 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1698699988560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699988572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_cout 32 " "Parameter \"pll_fractional_cout\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_dsm_out_sel 1st_order " "Parameter \"pll_dsm_out_sel\" = \"1st_order\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 65.000000 MHz " "Parameter \"output_clock_frequency0\" = \"65.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Cyclone V " "Parameter \"pll_type\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype Reconfigurable " "Parameter \"pll_subtype\" = \"Reconfigurable\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 7 " "Parameter \"m_cnt_hi_div\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 6 " "Parameter \"m_cnt_lo_div\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 1 " "Parameter \"n_cnt_hi_div\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 1 " "Parameter \"n_cnt_lo_div\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en false " "Parameter \"n_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en true " "Parameter \"m_cnt_odd_div_duty_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en false " "Parameter \"n_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 3 " "Parameter \"c_cnt_hi_div0\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 2 " "Parameter \"c_cnt_lo_div0\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 1 " "Parameter \"c_cnt_prst0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 0 " "Parameter \"c_cnt_ph_mux_prst0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 true " "Parameter \"c_cnt_odd_div_duty_en0\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 1 " "Parameter \"c_cnt_hi_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 1 " "Parameter \"c_cnt_lo_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 ph_mux_clk " "Parameter \"c_cnt_in_src1\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 true " "Parameter \"c_cnt_bypass_en1\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 false " "Parameter \"c_cnt_odd_div_duty_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 1 " "Parameter \"c_cnt_hi_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 1 " "Parameter \"c_cnt_lo_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 ph_mux_clk " "Parameter \"c_cnt_in_src2\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 true " "Parameter \"c_cnt_bypass_en2\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 false " "Parameter \"c_cnt_odd_div_duty_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 1 " "Parameter \"c_cnt_hi_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 1 " "Parameter \"c_cnt_lo_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 true " "Parameter \"c_cnt_bypass_en3\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 false " "Parameter \"c_cnt_odd_div_duty_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 1 " "Parameter \"c_cnt_hi_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 1 " "Parameter \"c_cnt_lo_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 true " "Parameter \"c_cnt_bypass_en4\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 1 " "Parameter \"c_cnt_hi_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 1 " "Parameter \"c_cnt_lo_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 true " "Parameter \"c_cnt_bypass_en5\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 1 " "Parameter \"c_cnt_hi_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 1 " "Parameter \"c_cnt_lo_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 ph_mux_clk " "Parameter \"c_cnt_in_src6\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 true " "Parameter \"c_cnt_bypass_en6\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 1 " "Parameter \"c_cnt_hi_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 1 " "Parameter \"c_cnt_lo_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 1 " "Parameter \"c_cnt_hi_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 1 " "Parameter \"c_cnt_lo_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div9 1 " "Parameter \"c_cnt_hi_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div9 1 " "Parameter \"c_cnt_lo_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst9 1 " "Parameter \"c_cnt_prst9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst9 0 " "Parameter \"c_cnt_ph_mux_prst9\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src9 ph_mux_clk " "Parameter \"c_cnt_in_src9\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en9 true " "Parameter \"c_cnt_bypass_en9\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en9 false " "Parameter \"c_cnt_odd_div_duty_en9\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div10 1 " "Parameter \"c_cnt_hi_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div10 1 " "Parameter \"c_cnt_lo_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst10 1 " "Parameter \"c_cnt_prst10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst10 0 " "Parameter \"c_cnt_ph_mux_prst10\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src10 ph_mux_clk " "Parameter \"c_cnt_in_src10\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en10 true " "Parameter \"c_cnt_bypass_en10\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en10 false " "Parameter \"c_cnt_odd_div_duty_en10\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div11 1 " "Parameter \"c_cnt_hi_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div11 1 " "Parameter \"c_cnt_lo_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst11 1 " "Parameter \"c_cnt_prst11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst11 0 " "Parameter \"c_cnt_ph_mux_prst11\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src11 ph_mux_clk " "Parameter \"c_cnt_in_src11\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en11 true " "Parameter \"c_cnt_bypass_en11\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en11 false " "Parameter \"c_cnt_odd_div_duty_en11\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div12 1 " "Parameter \"c_cnt_hi_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div12 1 " "Parameter \"c_cnt_lo_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst12 1 " "Parameter \"c_cnt_prst12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst12 0 " "Parameter \"c_cnt_ph_mux_prst12\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src12 ph_mux_clk " "Parameter \"c_cnt_in_src12\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en12 true " "Parameter \"c_cnt_bypass_en12\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en12 false " "Parameter \"c_cnt_odd_div_duty_en12\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div13 1 " "Parameter \"c_cnt_hi_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div13 1 " "Parameter \"c_cnt_lo_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst13 1 " "Parameter \"c_cnt_prst13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst13 0 " "Parameter \"c_cnt_ph_mux_prst13\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src13 ph_mux_clk " "Parameter \"c_cnt_in_src13\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en13 true " "Parameter \"c_cnt_bypass_en13\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en13 false " "Parameter \"c_cnt_odd_div_duty_en13\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div14 1 " "Parameter \"c_cnt_hi_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div14 1 " "Parameter \"c_cnt_lo_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst14 1 " "Parameter \"c_cnt_prst14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst14 0 " "Parameter \"c_cnt_ph_mux_prst14\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src14 ph_mux_clk " "Parameter \"c_cnt_in_src14\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en14 true " "Parameter \"c_cnt_bypass_en14\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en14 false " "Parameter \"c_cnt_odd_div_duty_en14\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div15 1 " "Parameter \"c_cnt_hi_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div15 1 " "Parameter \"c_cnt_lo_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst15 1 " "Parameter \"c_cnt_prst15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst15 0 " "Parameter \"c_cnt_ph_mux_prst15\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src15 ph_mux_clk " "Parameter \"c_cnt_in_src15\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en15 true " "Parameter \"c_cnt_bypass_en15\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en15 false " "Parameter \"c_cnt_odd_div_duty_en15\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div16 1 " "Parameter \"c_cnt_hi_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div16 1 " "Parameter \"c_cnt_lo_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst16 1 " "Parameter \"c_cnt_prst16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst16 0 " "Parameter \"c_cnt_ph_mux_prst16\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src16 ph_mux_clk " "Parameter \"c_cnt_in_src16\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en16 true " "Parameter \"c_cnt_bypass_en16\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en16 false " "Parameter \"c_cnt_odd_div_duty_en16\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div17 1 " "Parameter \"c_cnt_hi_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div17 1 " "Parameter \"c_cnt_lo_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst17 1 " "Parameter \"c_cnt_prst17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst17 0 " "Parameter \"c_cnt_ph_mux_prst17\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src17 ph_mux_clk " "Parameter \"c_cnt_in_src17\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en17 true " "Parameter \"c_cnt_bypass_en17\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en17 false " "Parameter \"c_cnt_odd_div_duty_en17\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_vco_div 2 " "Parameter \"pll_vco_div\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current 30 " "Parameter \"pll_cp_current\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl 2000 " "Parameter \"pll_bwctrl\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 325.0 MHz " "Parameter \"pll_output_clk_frequency\" = \"325.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_division 1 " "Parameter \"pll_fractional_division\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mimic_fbclk_type none " "Parameter \"mimic_fbclk_type\" = \"none\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 glb " "Parameter \"pll_fbclk_mux_1\" = \"glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 m_cnt " "Parameter \"pll_fbclk_mux_2\" = \"m_cnt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_slf_rst false " "Parameter \"pll_slf_rst\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699988573 ""}  } { { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698699988573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dps_extra_kick control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst " "Elaborating entity \"dps_extra_kick\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\"" {  } { { "altera_pll.v" "dps_extra_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699988591 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 768 0 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699988600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_init control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst " "Elaborating entity \"dprio_init\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\"" {  } { { "altera_pll.v" "dprio_init_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699988620 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 783 0 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699988629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\"" {  } { { "altera_pll.v" "lcell_cntsel_int_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699988689 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1960 0 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699988697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\"" {  } { { "altera_pll.v" "lcell_cntsel_int_1" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699988714 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1971 0 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699988723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\"" {  } { { "altera_pll.v" "lcell_cntsel_int_2" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699988744 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1982 0 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699988754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\"" {  } { { "altera_pll.v" "lcell_cntsel_int_3" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699988771 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1993 0 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699988779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\"" {  } { { "altera_pll.v" "lcell_cntsel_int_4" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699988796 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 2004 0 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699988804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll " "Elaborating entity \"altera_cyclonev_pll\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\"" {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699988875 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk altera_cyclonev_pll.v(631) " "Output port \"extclk\" at altera_cyclonev_pll.v(631) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 631 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698699988887 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkout\[0\] altera_cyclonev_pll.v(636) " "Output port \"clkout\[0\]\" at altera_cyclonev_pll.v(636) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 636 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698699988888 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_cyclonev_pll.v(640) " "Output port \"loaden\" at altera_cyclonev_pll.v(640) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 640 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698699988888 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvdsclk altera_cyclonev_pll.v(641) " "Output port \"lvdsclk\" at altera_cyclonev_pll.v(641) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 641 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698699988888 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699988915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll_base control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 " "Elaborating entity \"altera_cyclonev_pll_base\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\"" {  } { { "altera_cyclonev_pll.v" "fpll_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699988932 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1152 0 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699988963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_top control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar " "Elaborating entity \"altera_pll_reconfig_top\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\"" {  } { { "procesador/synthesis/procesador.v" "pll_reconfigurar" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699988992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_core control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 " "Elaborating entity \"altera_pll_reconfig_core\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_top.v" "NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_top.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699989013 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dps_start_assert altera_pll_reconfig_core.v(208) " "Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(208): object \"dps_start_assert\" assigned a value but never read" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698699989016 "|efficient_lockin|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1510) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1510): incomplete case statement has no default case item" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1510 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1698699989113 "|efficient_lockin|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1526) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1526): incomplete case statement has no default case item" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1526 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1698699989113 "|efficient_lockin|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|altera_std_synchronizer:altera_std_synchronizer_inst " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|altera_std_synchronizer:altera_std_synchronizer_inst\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "altera_std_synchronizer_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699989395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dyn_phase_shift control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst " "Elaborating entity \"dyn_phase_shift\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "dyn_phase_shift_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699989415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_0" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699989443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_1" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699989461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_2" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699989477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_3" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699989500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_4" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699989517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "self_reset control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst " "Elaborating entity \"self_reset\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "self_reset_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699989535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_mux control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst " "Elaborating entity \"dprio_mux\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "dprio_mux_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699989553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpll_dprio_init control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst " "Elaborating entity \"fpll_dprio_init\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "fpll_dprio_init_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699989571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_program_memory control:nios\|procesador:nios2\|procesador_program_memory:program_memory " "Elaborating entity \"procesador_program_memory\" for hierarchy \"control:nios\|procesador:nios2\|procesador_program_memory:program_memory\"" {  } { { "procesador/synthesis/procesador.v" "program_memory" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699989611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control:nios\|procesador:nios2\|procesador_program_memory:program_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"control:nios\|procesador:nios2\|procesador_program_memory:program_memory\|altsyncram:the_altsyncram\"" {  } { { "procesador/synthesis/submodules/procesador_program_memory.v" "the_altsyncram" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_program_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699989639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:nios\|procesador:nios2\|procesador_program_memory:program_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_program_memory:program_memory\|altsyncram:the_altsyncram\"" {  } { { "procesador/synthesis/submodules/procesador_program_memory.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_program_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699989652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:nios\|procesador:nios2\|procesador_program_memory:program_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"control:nios\|procesador:nios2\|procesador_program_memory:program_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699989652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file procesador_program_memory.hex " "Parameter \"init_file\" = \"procesador_program_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699989652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699989652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 37500 " "Parameter \"maximum_depth\" = \"37500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699989652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 37500 " "Parameter \"numwords_a\" = \"37500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699989652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699989652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699989652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699989652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699989652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699989652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699989652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699989652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698699989652 ""}  } { { "procesador/synthesis/submodules/procesador_program_memory.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_program_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698699989652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kmn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kmn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kmn1 " "Found entity 1: altsyncram_kmn1" {  } { { "db/altsyncram_kmn1.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/altsyncram_kmn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699989774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699989774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kmn1 control:nios\|procesador:nios2\|procesador_program_memory:program_memory\|altsyncram:the_altsyncram\|altsyncram_kmn1:auto_generated " "Elaborating entity \"altsyncram_kmn1\" for hierarchy \"control:nios\|procesador:nios2\|procesador_program_memory:program_memory\|altsyncram:the_altsyncram\|altsyncram_kmn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699989781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ala.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ala.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ala " "Found entity 1: decode_ala" {  } { { "db/decode_ala.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/decode_ala.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699991131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699991131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ala control:nios\|procesador:nios2\|procesador_program_memory:program_memory\|altsyncram:the_altsyncram\|altsyncram_kmn1:auto_generated\|decode_ala:decode3 " "Elaborating entity \"decode_ala\" for hierarchy \"control:nios\|procesador:nios2\|procesador_program_memory:program_memory\|altsyncram:the_altsyncram\|altsyncram_kmn1:auto_generated\|decode_ala:decode3\"" {  } { { "db/altsyncram_kmn1.tdf" "decode3" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/altsyncram_kmn1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699991142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/mux_7hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698699991208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699991208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb control:nios\|procesador:nios2\|procesador_program_memory:program_memory\|altsyncram:the_altsyncram\|altsyncram_kmn1:auto_generated\|mux_7hb:mux2 " "Elaborating entity \"mux_7hb\" for hierarchy \"control:nios\|procesador:nios2\|procesador_program_memory:program_memory\|altsyncram:the_altsyncram\|altsyncram_kmn1:auto_generated\|mux_7hb:mux2\"" {  } { { "db/altsyncram_kmn1.tdf" "mux2" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/altsyncram_kmn1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699991219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_reset control:nios\|procesador:nios2\|procesador_reset:reset " "Elaborating entity \"procesador_reset\" for hierarchy \"control:nios\|procesador:nios2\|procesador_reset:reset\"" {  } { { "procesador/synthesis/procesador.v" "reset" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699992319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_result0_32_bit control:nios\|procesador:nios2\|procesador_result0_32_bit:result0_32_bit " "Elaborating entity \"procesador_result0_32_bit\" for hierarchy \"control:nios\|procesador:nios2\|procesador_result0_32_bit:result0_32_bit\"" {  } { { "procesador/synthesis/procesador.v" "result0_32_bit" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699992335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"procesador_mm_interconnect_0\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\"" {  } { { "procesador/synthesis/procesador.v" "mm_interconnect_0" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 1028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699992392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 2721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699993891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 2781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699993916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 2845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699993940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 2909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699993965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_reconfigurar_mgmt_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_reconfigurar_mgmt_avalon_slave_translator\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "pll_reconfigurar_mgmt_avalon_slave_translator" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 2973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699993998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo0_64_bit_up_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo0_64_bit_up_out_translator\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "fifo0_64_bit_up_out_translator" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 3037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699994026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:parameters_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:parameters_s0_translator\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "parameters_s0_translator" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 3421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699994093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:program_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:program_memory_s1_translator\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "program_memory_s1_translator" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 3677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699994147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:divisor_clock_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:divisor_clock_s1_translator\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "divisor_clock_s1_translator" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 3741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699994172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 4398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699994279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 4526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699994305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "procesador/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699994342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 4607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699994370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 4691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699994396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "procesador/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699994426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 4732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699994457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 4773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699994502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "parameters_s0_agent_rsp_fifo" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 6226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699994808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:parameters_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:parameters_s0_agent_rdata_fifo\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "parameters_s0_agent_rdata_fifo" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 6267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699994875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router:router " "Elaborating entity \"procesador_mm_interconnect_0_router\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router:router\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "router" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 8607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699995368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router_default_decode control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router:router\|procesador_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"procesador_mm_interconnect_0_router_default_decode\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router:router\|procesador_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699995429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router_001 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"procesador_mm_interconnect_0_router_001\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_001:router_001\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "router_001" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 8623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699995448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router_001_default_decode control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_001:router_001\|procesador_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"procesador_mm_interconnect_0_router_001_default_decode\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_001:router_001\|procesador_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_001.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699995503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router_003 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"procesador_mm_interconnect_0_router_003\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_003:router_003\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "router_003" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 8655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699995542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router_003_default_decode control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_003:router_003\|procesador_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"procesador_mm_interconnect_0_router_003_default_decode\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_003:router_003\|procesador_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699995573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router_004 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"procesador_mm_interconnect_0_router_004\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_004:router_004\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "router_004" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 8671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699995591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router_004_default_decode control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_004:router_004\|procesador_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"procesador_mm_interconnect_0_router_004_default_decode\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_004:router_004\|procesador_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699995612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router_005 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"procesador_mm_interconnect_0_router_005\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_005:router_005\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "router_005" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 8687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699995635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router_005_default_decode control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_005:router_005\|procesador_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"procesador_mm_interconnect_0_router_005_default_decode\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_005:router_005\|procesador_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699995655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router_006 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"procesador_mm_interconnect_0_router_006\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_006:router_006\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "router_006" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 8703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699995675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router_006_default_decode control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_006:router_006\|procesador_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"procesador_mm_interconnect_0_router_006_default_decode\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_006:router_006\|procesador_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_006.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699995697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router_017 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_017:router_017 " "Elaborating entity \"procesador_mm_interconnect_0_router_017\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_017:router_017\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "router_017" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 8879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699995868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router_017_default_decode control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_017:router_017\|procesador_mm_interconnect_0_router_017_default_decode:the_default_decode " "Elaborating entity \"procesador_mm_interconnect_0_router_017_default_decode\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_017:router_017\|procesador_mm_interconnect_0_router_017_default_decode:the_default_decode\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_017.sv" "the_default_decode" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_017.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699995891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 9089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699996061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "pll_reconfigurar_mgmt_avalon_slave_burst_adapter" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 9189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699996100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699996121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699996185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699996205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699996222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699996240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699996256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_cmd_demux control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"procesador_mm_interconnect_0_cmd_demux\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 10394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699999001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_cmd_demux_001 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"procesador_mm_interconnect_0_cmd_demux_001\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 10537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699999054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_cmd_demux_003 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"procesador_mm_interconnect_0_cmd_demux_003\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "cmd_demux_003" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 10703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699999114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_cmd_mux control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"procesador_mm_interconnect_0_cmd_mux\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 10720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699999135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_cmd_mux_001 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"procesador_mm_interconnect_0_cmd_mux_001\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 10743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699999153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699999180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "procesador/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699999194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_cmd_mux_002 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"procesador_mm_interconnect_0_cmd_mux_002\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 10772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699999212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_002.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699999243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "procesador/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699999263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_cmd_mux_013 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_013:cmd_mux_013 " "Elaborating entity \"procesador_mm_interconnect_0_cmd_mux_013\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_013:cmd_mux_013\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "cmd_mux_013" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 11097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699999484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_013.sv" "arb" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_013.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699999523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "procesador/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699999540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_rsp_demux control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"procesador_mm_interconnect_0_rsp_demux\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 11404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699999769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_rsp_demux_002 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"procesador_mm_interconnect_0_rsp_demux_002\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 11456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699999796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_rsp_demux_003 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"procesador_mm_interconnect_0_rsp_demux_003\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 11485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699999817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_rsp_demux_013 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_demux_013:rsp_demux_013 " "Elaborating entity \"procesador_mm_interconnect_0_rsp_demux_013\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_demux_013:rsp_demux_013\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "rsp_demux_013" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 11781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699999899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_rsp_mux control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"procesador_mm_interconnect_0_rsp_mux\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 12226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699999991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux.sv" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700000140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "procesador/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700000158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_rsp_mux_001 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"procesador_mm_interconnect_0_rsp_mux_001\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 12369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700000175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux_001.sv" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700000316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "procesador/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700000334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_rsp_mux_003 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"procesador_mm_interconnect_0_rsp_mux_003\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "rsp_mux_003" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 12535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700000371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux_003.sv" "arb" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux_003.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700000397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "crosser" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 12569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700000422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "procesador/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700000445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "procesador/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700000523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_avalon_st_adapter control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"procesador_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 13992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700001577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700001593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_irq_mapper control:nios\|procesador:nios2\|procesador_irq_mapper:irq_mapper " "Elaborating entity \"procesador_irq_mapper\" for hierarchy \"control:nios\|procesador:nios2\|procesador_irq_mapper:irq_mapper\"" {  } { { "procesador/synthesis/procesador.v" "irq_mapper" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 1035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700001889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller control:nios\|procesador:nios2\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"control:nios\|procesador:nios2\|altera_reset_controller:rst_controller\"" {  } { { "procesador/synthesis/procesador.v" "rst_controller" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700001904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer control:nios\|procesador:nios2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"control:nios\|procesador:nios2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "procesador/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700001920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer control:nios\|procesador:nios2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"control:nios\|procesador:nios2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "procesador/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700001934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller control:nios\|procesador:nios2\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"control:nios\|procesador:nios2\|altera_reset_controller:rst_controller_001\"" {  } { { "procesador/synthesis/procesador.v" "rst_controller_001" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 1161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700001954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller control:nios\|procesador:nios2\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"control:nios\|procesador:nios2\|altera_reset_controller:rst_controller_002\"" {  } { { "procesador/synthesis/procesador.v" "rst_controller_002" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700001989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller control:nios\|procesador:nios2\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"control:nios\|procesador:nios2\|altera_reset_controller:rst_controller_003\"" {  } { { "procesador/synthesis/procesador.v" "rst_controller_003" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 1287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700002019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider control:nios\|Clock_divider:clk_div " "Elaborating entity \"Clock_divider\" for hierarchy \"control:nios\|Clock_divider:clk_div\"" {  } { { "control.v" "clk_div" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/control.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700002059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_in data_in:data " "Elaborating entity \"data_in\" for hierarchy \"data_in:data\"" {  } { { "efficient_lockin.v" "data" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700002076 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OSC_SMA_ADC4 data_in.v(45) " "Output port \"OSC_SMA_ADC4\" at data_in.v(45) has no driver" {  } { { "data_in.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/data_in.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698700002078 "|efficient_lockin|data_in:data"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_DAC4 data_in.v(47) " "Output port \"SMA_DAC4\" at data_in.v(47) has no driver" {  } { { "data_in.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/data_in.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698700002079 "|efficient_lockin|data_in:data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_source data_in:data\|data_source:data_sim " "Elaborating entity \"data_source\" for hierarchy \"data_in:data\|data_source:data_sim\"" {  } { { "data_in.v" "data_sim" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/data_in.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700002095 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 data_source.v(49) " "Verilog HDL assignment warning at data_source.v(49): truncated value with size 25 to match size of target (24)" {  } { { "custom_ip/data_source/data_source.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002103 "|efficient_lockin|data_in:data|data_source:data_sim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_source.v(107) " "Verilog HDL assignment warning at data_source.v(107): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/data_source/data_source.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002130 "|efficient_lockin|data_in:data|data_source:data_sim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_source.v(131) " "Verilog HDL assignment warning at data_source.v(131): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/data_source/data_source.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002131 "|efficient_lockin|data_in:data|data_source:data_sim"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer.data_a 0 data_source.v(93) " "Net \"buffer.data_a\" at data_source.v(93) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/data_source/data_source.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source.v" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698700002144 "|efficient_lockin|data_in:data|data_source:data_sim"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer.waddr_a 0 data_source.v(93) " "Net \"buffer.waddr_a\" at data_source.v(93) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/data_source/data_source.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source.v" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698700002144 "|efficient_lockin|data_in:data|data_source:data_sim"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer.we_a 0 data_source.v(93) " "Net \"buffer.we_a\" at data_source.v(93) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/data_source/data_source.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source.v" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698700002144 "|efficient_lockin|data_in:data|data_source:data_sim"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR data_in:data\|data_source:data_sim\|LFSR:ruido_lfsr " "Elaborating entity \"LFSR\" for hierarchy \"data_in:data\|data_source:data_sim\|LFSR:ruido_lfsr\"" {  } { { "custom_ip/data_source/data_source.v" "ruido_lfsr" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700002174 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LFSR.v(49) " "Verilog HDL assignment warning at LFSR.v(49): truncated value with size 32 to match size of target (8)" {  } { { "custom_ip/data_source/LFSR.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/LFSR.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002175 "|efficient_lockin|data_in:data|data_source:data_sim|LFSR:ruido_lfsr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LFSR.v(55) " "Verilog HDL assignment warning at LFSR.v(55): truncated value with size 32 to match size of target (1)" {  } { { "custom_ip/data_source/LFSR.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/LFSR.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002175 "|efficient_lockin|data_in:data|data_source:data_sim|LFSR:ruido_lfsr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GCL data_in:data\|data_source:data_sim\|GCL:ruido_GCL " "Elaborating entity \"GCL\" for hierarchy \"data_in:data\|data_source:data_sim\|GCL:ruido_GCL\"" {  } { { "custom_ip/data_source/data_source.v" "ruido_GCL" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700002190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_driver data_in:data\|dac_driver:dac_HS " "Elaborating entity \"dac_driver\" for hierarchy \"data_in:data\|dac_driver:dac_HS\"" {  } { { "data_in.v" "dac_HS" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/data_in.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700002223 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 dac_driver.v(97) " "Verilog HDL assignment warning at dac_driver.v(97): truncated value with size 32 to match size of target (14)" {  } { { "custom_ip/data_source/dac_driver.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/dac_driver.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002224 "|efficient_lockin|data_in:data|dac_driver:dac_HS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 dac_driver.v(136) " "Verilog HDL assignment warning at dac_driver.v(136): truncated value with size 32 to match size of target (14)" {  } { { "custom_ip/data_source/dac_driver.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/dac_driver.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002224 "|efficient_lockin|data_in:data|dac_driver:dac_HS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 dac_driver.v(137) " "Verilog HDL assignment warning at dac_driver.v(137): truncated value with size 32 to match size of target (14)" {  } { { "custom_ip/data_source/dac_driver.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/dac_driver.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002224 "|efficient_lockin|data_in:data|dac_driver:dac_HS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dac_driver.v(158) " "Verilog HDL assignment warning at dac_driver.v(158): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/data_source/dac_driver.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/dac_driver.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002225 "|efficient_lockin|data_in:data|dac_driver:dac_HS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_source_dac data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s " "Elaborating entity \"data_source_dac\" for hierarchy \"data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\"" {  } { { "custom_ip/data_source/dac_driver.v" "data_s" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/dac_driver.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700002239 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_source_dac.v(24) " "Verilog HDL assignment warning at data_source_dac.v(24): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/data_source/data_source_dac.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source_dac.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002246 "|efficient_lockin|data_in:data|dac_driver:dac_HS|data_source_dac:data_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_source_dac.v(65) " "Verilog HDL assignment warning at data_source_dac.v(65): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/data_source/data_source_dac.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source_dac.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002272 "|efficient_lockin|data_in:data|dac_driver:dac_HS|data_source_dac:data_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_source_dac.v(69) " "Verilog HDL assignment warning at data_source_dac.v(69): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/data_source/data_source_dac.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source_dac.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002272 "|efficient_lockin|data_in:data|dac_driver:dac_HS|data_source_dac:data_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_source_dac.v(70) " "Verilog HDL assignment warning at data_source_dac.v(70): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/data_source/data_source_dac.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source_dac.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002273 "|efficient_lockin|data_in:data|dac_driver:dac_HS|data_source_dac:data_s"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer.data_a 0 data_source_dac.v(29) " "Net \"buffer.data_a\" at data_source_dac.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/data_source/data_source_dac.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source_dac.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698700002286 "|efficient_lockin|data_in:data|dac_driver:dac_HS|data_source_dac:data_s"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer.waddr_a 0 data_source_dac.v(29) " "Net \"buffer.waddr_a\" at data_source_dac.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/data_source/data_source_dac.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source_dac.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698700002286 "|efficient_lockin|data_in:data|dac_driver:dac_HS|data_source_dac:data_s"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer.we_a 0 data_source_dac.v(29) " "Net \"buffer.we_a\" at data_source_dac.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/data_source/data_source_dac.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source_dac.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698700002286 "|efficient_lockin|data_in:data|dac_driver:dac_HS|data_source_dac:data_s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_driver data_in:data\|adc_driver:adc_HS " "Elaborating entity \"adc_driver\" for hierarchy \"data_in:data\|adc_driver:adc_HS\"" {  } { { "data_in.v" "adc_HS" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/data_in.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700002317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_adc data_in:data\|embedded_adc:adc_2308 " "Elaborating entity \"embedded_adc\" for hierarchy \"data_in:data\|embedded_adc:adc_2308\"" {  } { { "data_in.v" "adc_2308" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/data_in.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700002329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer data_in:data\|embedded_adc:adc_2308\|timer:timer_adc " "Elaborating entity \"timer\" for hierarchy \"data_in:data\|embedded_adc:adc_2308\|timer:timer_adc\"" {  } { { "custom_ip/data_source/embedded_adc.v" "timer_adc" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/embedded_adc.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700002341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_ltc2308 data_in:data\|embedded_adc:adc_2308\|adc_ltc2308:adc_ltc2308_inst " "Elaborating entity \"adc_ltc2308\" for hierarchy \"data_in:data\|embedded_adc:adc_2308\|adc_ltc2308:adc_ltc2308_inst\"" {  } { { "custom_ip/data_source/embedded_adc.v" "adc_ltc2308_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/embedded_adc.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700002359 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 adc_ltc2308.v(89) " "Verilog HDL assignment warning at adc_ltc2308.v(89): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/data_source/adc_ltc2308.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/adc_ltc2308.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002360 "|efficient_lockin|data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adc_ltc2308.v(128) " "Verilog HDL assignment warning at adc_ltc2308.v(128): truncated value with size 32 to match size of target (4)" {  } { { "custom_ip/data_source/adc_ltc2308.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/adc_ltc2308.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002360 "|efficient_lockin|data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adc_ltc2308.v(133) " "Verilog HDL assignment warning at adc_ltc2308.v(133): truncated value with size 32 to match size of target (4)" {  } { { "custom_ip/data_source/adc_ltc2308.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/adc_ltc2308.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002361 "|efficient_lockin|data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_ltc2308.v(193) " "Verilog HDL assignment warning at adc_ltc2308.v(193): truncated value with size 32 to match size of target (3)" {  } { { "custom_ip/data_source/adc_ltc2308.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/adc_ltc2308.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002361 "|efficient_lockin|data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_ltc2308.v(198) " "Verilog HDL assignment warning at adc_ltc2308.v(198): truncated value with size 32 to match size of target (3)" {  } { { "custom_ip/data_source/adc_ltc2308.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/adc_ltc2308.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002362 "|efficient_lockin|data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc2streaming data_in:data\|embedded_adc:adc_2308\|adc2streaming:adc2streaming_inst " "Elaborating entity \"adc2streaming\" for hierarchy \"data_in:data\|embedded_adc:adc_2308\|adc2streaming:adc2streaming_inst\"" {  } { { "custom_ip/data_source/embedded_adc.v" "adc2streaming_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/embedded_adc.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700002374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_processing_CALI signal_processing_CALI:signal_processing_CALI_inst " "Elaborating entity \"signal_processing_CALI\" for hierarchy \"signal_processing_CALI:signal_processing_CALI_inst\"" {  } { { "efficient_lockin.v" "signal_processing_CALI_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700002392 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_3_reg signal_processing_CALI.v(80) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(80): object \"parameter_3_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002394 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_4_reg signal_processing_CALI.v(80) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(80): object \"parameter_4_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002394 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_5_reg signal_processing_CALI.v(80) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(80): object \"parameter_5_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002394 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_6_reg signal_processing_CALI.v(80) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(80): object \"parameter_6_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002394 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_7_reg signal_processing_CALI.v(80) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(80): object \"parameter_7_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002394 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_8_reg signal_processing_CALI.v(80) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(80): object \"parameter_8_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002394 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_9_reg signal_processing_CALI.v(80) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(80): object \"parameter_9_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002394 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_10_reg signal_processing_CALI.v(81) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(81): object \"parameter_10_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002395 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_11_reg signal_processing_CALI.v(81) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(81): object \"parameter_11_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002395 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_12_reg signal_processing_CALI.v(81) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(81): object \"parameter_12_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002395 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_13_reg signal_processing_CALI.v(81) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(81): object \"parameter_13_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002395 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_14_reg signal_processing_CALI.v(81) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(81): object \"parameter_14_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002395 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_15_reg signal_processing_CALI.v(81) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(81): object \"parameter_15_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002395 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_16_reg signal_processing_CALI.v(81) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(81): object \"parameter_16_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002395 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_17_reg signal_processing_CALI.v(81) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(81): object \"parameter_17_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002396 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_18_reg signal_processing_CALI.v(81) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(81): object \"parameter_18_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002396 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_19_reg signal_processing_CALI.v(81) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(81): object \"parameter_19_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002396 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_20_reg signal_processing_CALI.v(82) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(82): object \"parameter_20_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002396 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_21_reg signal_processing_CALI.v(82) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(82): object \"parameter_21_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002396 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_22_reg signal_processing_CALI.v(82) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(82): object \"parameter_22_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002396 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_23_reg signal_processing_CALI.v(82) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(82): object \"parameter_23_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002397 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_24_reg signal_processing_CALI.v(82) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(82): object \"parameter_24_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002397 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_25_reg signal_processing_CALI.v(82) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(82): object \"parameter_25_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002397 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_26_reg signal_processing_CALI.v(82) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(82): object \"parameter_26_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002397 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_27_reg signal_processing_CALI.v(82) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(82): object \"parameter_27_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002397 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_28_reg signal_processing_CALI.v(82) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(82): object \"parameter_28_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002397 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_29_reg signal_processing_CALI.v(82) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(82): object \"parameter_29_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002397 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_30_reg signal_processing_CALI.v(83) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(83): object \"parameter_30_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002397 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_31_reg signal_processing_CALI.v(83) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(83): object \"parameter_31_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002397 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_32_reg signal_processing_CALI.v(83) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(83): object \"parameter_32_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002398 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 signal_processing_CALI.v(135) " "Verilog HDL assignment warning at signal_processing_CALI.v(135): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002404 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 signal_processing_CALI.v(136) " "Verilog HDL assignment warning at signal_processing_CALI.v(136): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002404 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 signal_processing_CALI.v(137) " "Verilog HDL assignment warning at signal_processing_CALI.v(137): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002404 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 signal_processing_CALI.v(148) " "Verilog HDL assignment warning at signal_processing_CALI.v(148): truncated value with size 64 to match size of target (32)" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002404 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prom_coherente_pipelined signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined:promC " "Elaborating entity \"prom_coherente_pipelined\" for hierarchy \"signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined:promC\"" {  } { { "custom_ip/processing/signal_processing_CALI.v" "promC" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700002439 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 prom_coherente_pipelined.v(46) " "Verilog HDL assignment warning at prom_coherente_pipelined.v(46): truncated value with size 32 to match size of target (1)" {  } { { "custom_ip/processing/prom_coherente_pipelined.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/prom_coherente_pipelined.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002452 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|prom_coherente_pipelined:promC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 prom_coherente_pipelined.v(73) " "Verilog HDL assignment warning at prom_coherente_pipelined.v(73): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/processing/prom_coherente_pipelined.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/prom_coherente_pipelined.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002452 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|prom_coherente_pipelined:promC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 prom_coherente_pipelined.v(86) " "Verilog HDL assignment warning at prom_coherente_pipelined.v(86): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/processing/prom_coherente_pipelined.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/prom_coherente_pipelined.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002453 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|prom_coherente_pipelined:promC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 prom_coherente_pipelined.v(110) " "Verilog HDL assignment warning at prom_coherente_pipelined.v(110): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/processing/prom_coherente_pipelined.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/prom_coherente_pipelined.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002453 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|prom_coherente_pipelined:promC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lockin_segmentado signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in " "Elaborating entity \"lockin_segmentado\" for hierarchy \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\"" {  } { { "custom_ip/processing/signal_processing_CALI.v" "lock_in" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700002514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicate_ref_2 signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador " "Elaborating entity \"multiplicate_ref_2\" for hierarchy \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\"" {  } { { "custom_ip/processing/lockin_segmentado.v" "multiplicador" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/lockin_segmentado.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700002530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "referencias signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref " "Elaborating entity \"referencias\" for hierarchy \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\"" {  } { { "custom_ip/processing/multiplicate_ref_2.v" "ref" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/multiplicate_ref_2.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700002553 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 referencias.v(28) " "Verilog HDL assignment warning at referencias.v(28): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002564 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 referencias.v(32) " "Verilog HDL assignment warning at referencias.v(32): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002564 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_sen.data_a 0 referencias.v(40) " "Net \"ref_sen.data_a\" at referencias.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698700002651 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_sen.waddr_a 0 referencias.v(40) " "Net \"ref_sen.waddr_a\" at referencias.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698700002652 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_cos.data_a 0 referencias.v(41) " "Net \"ref_cos.data_a\" at referencias.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698700002652 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_cos.waddr_a 0 referencias.v(41) " "Net \"ref_cos.waddr_a\" at referencias.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698700002652 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_sen.we_a 0 referencias.v(40) " "Net \"ref_sen.we_a\" at referencias.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698700002652 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_cos.we_a 0 referencias.v(41) " "Net \"ref_cos.we_a\" at referencias.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698700002652 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|multiplicador:prod_fase " "Elaborating entity \"multiplicador\" for hierarchy \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|multiplicador:prod_fase\"" {  } { { "custom_ip/processing/multiplicate_ref_2.v" "prod_fase" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/multiplicate_ref_2.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700002703 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 multiplicador.v(24) " "Verilog HDL assignment warning at multiplicador.v(24): truncated value with size 32 to match size of target (1)" {  } { { "custom_ip/processing/multiplicador.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/multiplicador.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002704 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|multiplicador:prod_fase"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filtro_ma signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|filtro_ma:filtro_fase " "Elaborating entity \"filtro_ma\" for hierarchy \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|filtro_ma:filtro_fase\"" {  } { { "custom_ip/processing/lockin_segmentado.v" "filtro_fase" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/lockin_segmentado.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700002742 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 filtro_ma.v(34) " "Verilog HDL assignment warning at filtro_ma.v(34): truncated value with size 16 to match size of target (8)" {  } { { "custom_ip/processing/filtro_ma.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/filtro_ma.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002743 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|filtro_ma:filtro_fase"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 filtro_ma.v(42) " "Verilog HDL assignment warning at filtro_ma.v(42): truncated value with size 32 to match size of target (1)" {  } { { "custom_ip/processing/filtro_ma.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/filtro_ma.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002745 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|filtro_ma:filtro_fase"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 filtro_ma.v(66) " "Verilog HDL assignment warning at filtro_ma.v(66): truncated value with size 32 to match size of target (1)" {  } { { "custom_ip/processing/filtro_ma.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/filtro_ma.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002746 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|filtro_ma:filtro_fase"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_processing_LI signal_processing_LI:signal_processing_LI_inst " "Elaborating entity \"signal_processing_LI\" for hierarchy \"signal_processing_LI:signal_processing_LI_inst\"" {  } { { "efficient_lockin.v" "signal_processing_LI_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700002785 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_2_reg signal_processing_LI.v(77) " "Verilog HDL or VHDL warning at signal_processing_LI.v(77): object \"parameter_2_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002786 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_3_reg signal_processing_LI.v(77) " "Verilog HDL or VHDL warning at signal_processing_LI.v(77): object \"parameter_3_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002786 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_4_reg signal_processing_LI.v(77) " "Verilog HDL or VHDL warning at signal_processing_LI.v(77): object \"parameter_4_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002786 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_5_reg signal_processing_LI.v(77) " "Verilog HDL or VHDL warning at signal_processing_LI.v(77): object \"parameter_5_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002786 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_6_reg signal_processing_LI.v(77) " "Verilog HDL or VHDL warning at signal_processing_LI.v(77): object \"parameter_6_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002786 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_7_reg signal_processing_LI.v(77) " "Verilog HDL or VHDL warning at signal_processing_LI.v(77): object \"parameter_7_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002786 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_8_reg signal_processing_LI.v(77) " "Verilog HDL or VHDL warning at signal_processing_LI.v(77): object \"parameter_8_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002786 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_9_reg signal_processing_LI.v(77) " "Verilog HDL or VHDL warning at signal_processing_LI.v(77): object \"parameter_9_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002786 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_10_reg signal_processing_LI.v(78) " "Verilog HDL or VHDL warning at signal_processing_LI.v(78): object \"parameter_10_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002786 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_11_reg signal_processing_LI.v(78) " "Verilog HDL or VHDL warning at signal_processing_LI.v(78): object \"parameter_11_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002787 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_12_reg signal_processing_LI.v(78) " "Verilog HDL or VHDL warning at signal_processing_LI.v(78): object \"parameter_12_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002787 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_13_reg signal_processing_LI.v(78) " "Verilog HDL or VHDL warning at signal_processing_LI.v(78): object \"parameter_13_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002787 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_14_reg signal_processing_LI.v(78) " "Verilog HDL or VHDL warning at signal_processing_LI.v(78): object \"parameter_14_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002787 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_15_reg signal_processing_LI.v(78) " "Verilog HDL or VHDL warning at signal_processing_LI.v(78): object \"parameter_15_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002787 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_16_reg signal_processing_LI.v(78) " "Verilog HDL or VHDL warning at signal_processing_LI.v(78): object \"parameter_16_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002787 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_17_reg signal_processing_LI.v(78) " "Verilog HDL or VHDL warning at signal_processing_LI.v(78): object \"parameter_17_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002787 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_18_reg signal_processing_LI.v(78) " "Verilog HDL or VHDL warning at signal_processing_LI.v(78): object \"parameter_18_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002787 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_19_reg signal_processing_LI.v(78) " "Verilog HDL or VHDL warning at signal_processing_LI.v(78): object \"parameter_19_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002787 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_20_reg signal_processing_LI.v(79) " "Verilog HDL or VHDL warning at signal_processing_LI.v(79): object \"parameter_20_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002787 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_21_reg signal_processing_LI.v(79) " "Verilog HDL or VHDL warning at signal_processing_LI.v(79): object \"parameter_21_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002787 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_22_reg signal_processing_LI.v(79) " "Verilog HDL or VHDL warning at signal_processing_LI.v(79): object \"parameter_22_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002787 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_23_reg signal_processing_LI.v(79) " "Verilog HDL or VHDL warning at signal_processing_LI.v(79): object \"parameter_23_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002787 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_24_reg signal_processing_LI.v(79) " "Verilog HDL or VHDL warning at signal_processing_LI.v(79): object \"parameter_24_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002787 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_25_reg signal_processing_LI.v(79) " "Verilog HDL or VHDL warning at signal_processing_LI.v(79): object \"parameter_25_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002787 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_26_reg signal_processing_LI.v(79) " "Verilog HDL or VHDL warning at signal_processing_LI.v(79): object \"parameter_26_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002787 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_27_reg signal_processing_LI.v(79) " "Verilog HDL or VHDL warning at signal_processing_LI.v(79): object \"parameter_27_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002788 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_28_reg signal_processing_LI.v(79) " "Verilog HDL or VHDL warning at signal_processing_LI.v(79): object \"parameter_28_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002788 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_29_reg signal_processing_LI.v(79) " "Verilog HDL or VHDL warning at signal_processing_LI.v(79): object \"parameter_29_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002788 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_30_reg signal_processing_LI.v(80) " "Verilog HDL or VHDL warning at signal_processing_LI.v(80): object \"parameter_30_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002788 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_31_reg signal_processing_LI.v(80) " "Verilog HDL or VHDL warning at signal_processing_LI.v(80): object \"parameter_31_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002788 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_32_reg signal_processing_LI.v(80) " "Verilog HDL or VHDL warning at signal_processing_LI.v(80): object \"parameter_32_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698700002788 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 signal_processing_LI.v(132) " "Verilog HDL assignment warning at signal_processing_LI.v(132): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002793 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 signal_processing_LI.v(133) " "Verilog HDL assignment warning at signal_processing_LI.v(133): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002793 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 signal_processing_LI.v(145) " "Verilog HDL assignment warning at signal_processing_LI.v(145): truncated value with size 64 to match size of target (32)" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698700002793 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "pts_x_ciclo ref 16 32 " "Port \"pts_x_ciclo\" on the entity instantiation of \"ref\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "custom_ip/processing/multiplicate_ref_2.v" "ref" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/multiplicate_ref_2.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1698700007087 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_in:data\|embedded_adc:adc_2308\|dato_adc\[15\] " "Net \"data_in:data\|embedded_adc:adc_2308\|dato_adc\[15\]\" is missing source, defaulting to GND" {  } { { "custom_ip/data_source/embedded_adc.v" "dato_adc\[15\]" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/embedded_adc.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698700007102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_in:data\|embedded_adc:adc_2308\|dato_adc\[14\] " "Net \"data_in:data\|embedded_adc:adc_2308\|dato_adc\[14\]\" is missing source, defaulting to GND" {  } { { "custom_ip/data_source/embedded_adc.v" "dato_adc\[14\]" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/embedded_adc.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698700007102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_in:data\|embedded_adc:adc_2308\|dato_adc\[13\] " "Net \"data_in:data\|embedded_adc:adc_2308\|dato_adc\[13\]\" is missing source, defaulting to GND" {  } { { "custom_ip/data_source/embedded_adc.v" "dato_adc\[13\]" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/embedded_adc.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698700007102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_in:data\|embedded_adc:adc_2308\|dato_adc\[12\] " "Net \"data_in:data\|embedded_adc:adc_2308\|dato_adc\[12\]\" is missing source, defaulting to GND" {  } { { "custom_ip/data_source/embedded_adc.v" "dato_adc\[12\]" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/embedded_adc.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698700007102 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698700007102 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "extclk cyclonev_pll 1 2 " "Port \"extclk\" on the entity instantiation of \"cyclonev_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1698700008456 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1698700010056 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.10.30.18:06:55 Progress: Loading sld89a1acb2/alt_sld_fab_wrapper_hw.tcl " "2023.10.30.18:06:55 Progress: Loading sld89a1acb2/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698700015367 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698700018267 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698700018460 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698700020368 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698700020469 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698700020586 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698700020723 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698700020729 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698700020730 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1698700021450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89a1acb2/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89a1acb2/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld89a1acb2/alt_sld_fab.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/ip/sld89a1acb2/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698700021743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698700021743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698700021854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698700021854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698700021874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698700021874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698700021954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698700021954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698700022060 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698700022060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698700022060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698700022154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698700022154 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|cntsel_temp\[4\] " "Synthesized away node \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|cntsel_temp\[4\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } } { "procesador/synthesis/procesador.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 768 0 0 } } { "control.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/control.v" 243 0 0 } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 451 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700025681 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|cntsel_temp[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|cntsel_temp\[3\] " "Synthesized away node \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|cntsel_temp\[3\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } } { "procesador/synthesis/procesador.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 768 0 0 } } { "control.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/control.v" 243 0 0 } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 451 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700025681 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|cntsel_temp[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|cntsel_temp\[2\] " "Synthesized away node \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|cntsel_temp\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } } { "procesador/synthesis/procesador.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 768 0 0 } } { "control.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/control.v" 243 0 0 } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 451 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700025681 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|cntsel_temp[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|cntsel_temp\[1\] " "Synthesized away node \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|cntsel_temp\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } } { "procesador/synthesis/procesador.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 768 0 0 } } { "control.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/control.v" 243 0 0 } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 451 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700025681 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|cntsel_temp[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|cntsel_temp\[0\] " "Synthesized away node \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|cntsel_temp\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } } { "procesador/synthesis/procesador.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 768 0 0 } } { "control.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/control.v" 243 0 0 } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 451 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700025681 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|cntsel_temp[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|gnd " "Synthesized away node \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|gnd\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 426 -1 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } } { "procesador/synthesis/procesador.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 768 0 0 } } { "control.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/control.v" 243 0 0 } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 451 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700025681 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|gnd"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1698700025681 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1698700025681 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "control:nios\|Clock_divider:clk_div\|clock_out " "Found clock multiplexer control:nios\|Clock_divider:clk_div\|clock_out" {  } { { "custom_ip/control/clock_divider.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/control/clock_divider.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1698700026723 "|efficient_lockin|control:nios|Clock_divider:clk_div|clock_out"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1698700026723 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined:promC\|buffer_rtl_0 " "Inferred RAM node \"signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined:promC\|buffer_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1698700030200 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined:promC\|buffer_rtl_1 " "Inferred RAM node \"signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined:promC\|buffer_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1698700030201 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|ref_sen " "RAM logic \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|ref_sen\" is uninferred due to asynchronous read logic" {  } { { "custom_ip/processing/referencias.v" "ref_sen" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 40 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1698700030203 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|ref_cos " "RAM logic \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|ref_cos\" is uninferred due to asynchronous read logic" {  } { { "custom_ip/processing/referencias.v" "ref_cos" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 41 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1698700030203 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|ref_sen " "RAM logic \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|ref_sen\" is uninferred due to asynchronous read logic" {  } { { "custom_ip/processing/referencias.v" "ref_sen" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 40 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1698700030203 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|ref_cos " "RAM logic \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|ref_cos\" is uninferred due to asynchronous read logic" {  } { { "custom_ip/processing/referencias.v" "ref_cos" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 41 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1698700030203 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1698700030203 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ADC_DAC_test 24 " "Ignored 24 assignments for entity \"ADC_DAC_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ADC_DAC_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045260 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045260 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045260 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045260 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045260 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045260 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045260 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045260 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045260 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045260 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045260 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045260 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045260 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045260 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045260 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045260 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045260 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045260 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045260 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045260 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045260 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045260 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045260 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045260 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1698700045260 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "BCD_display 24 " "Ignored 24 assignments for entity \"BCD_display\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity BCD_display -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045338 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045338 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045338 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045338 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045338 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045338 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045338 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045338 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045338 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045338 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045338 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045338 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045338 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045338 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045338 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045338 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045338 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045338 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045338 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045338 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045338 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045338 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045338 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045338 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1698700045338 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ADC_DAC_test 24 " "Ignored 24 assignments for entity \"ADC_DAC_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ADC_DAC_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045461 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045461 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045461 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045461 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045461 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045461 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045461 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045461 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045461 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045461 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045461 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045461 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045461 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045461 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045461 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045461 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045461 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045461 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045461 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045461 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045461 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045461 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045461 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045461 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1698700045461 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SOC_ADA 24 " "Ignored 24 assignments for entity \"DE1_SOC_ADA\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045488 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1698700045488 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "BCD_display 24 " "Ignored 24 assignments for entity \"BCD_display\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity BCD_display -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045549 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045549 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045549 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045549 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045549 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045549 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045549 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045549 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045549 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045549 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045549 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045549 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045549 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045549 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045549 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045549 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045549 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045549 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045549 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045549 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045549 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045549 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045549 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045549 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1698700045549 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Lock_In 24 " "Ignored 24 assignments for entity \"Lock_In\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lock_In -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045626 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045626 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045626 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045626 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045626 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045626 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045626 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045626 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045626 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045626 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045626 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045626 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045626 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045626 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045626 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045626 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045626 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045626 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045626 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045626 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045626 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045626 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045626 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045626 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1698700045626 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SOC_ADA 24 " "Ignored 24 assignments for entity \"DE1_SOC_ADA\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045704 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045704 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045704 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045704 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045704 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045704 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045704 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045704 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045704 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045704 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045704 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045704 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045704 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045704 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045704 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045704 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045704 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045704 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045704 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045704 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045704 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045704 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045704 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045704 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1698700045704 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SSVEP_ADC_BL 24 " "Ignored 24 assignments for entity \"SSVEP_ADC_BL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045760 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045760 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045760 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045760 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045760 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045760 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045760 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045760 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045760 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045760 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045760 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045760 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045760 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045760 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045760 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045760 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045760 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045760 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045760 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045760 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045760 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045760 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045760 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045760 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1698700045760 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Lock_In 24 " "Ignored 24 assignments for entity \"Lock_In\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lock_In -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045834 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045834 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1698700045834 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "embedded_adc_test 24 " "Ignored 24 assignments for entity \"embedded_adc_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity embedded_adc_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045912 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045912 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045912 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045912 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045912 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045912 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045912 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045912 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045912 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045912 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045912 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045912 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045912 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045912 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045912 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045912 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045912 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045912 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045912 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045912 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045912 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045912 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045912 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700045912 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1698700045912 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SSVEP_ADC_BL 24 " "Ignored 24 assignments for entity \"SSVEP_ADC_BL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045970 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700045970 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1698700045970 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "func_generator 24 " "Ignored 24 assignments for entity \"func_generator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity func_generator -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046060 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1698700046060 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "embedded_adc_test 24 " "Ignored 24 assignments for entity \"embedded_adc_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity embedded_adc_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046124 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1698700046124 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ghrd_top 24 " "Ignored 24 assignments for entity \"ghrd_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046195 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046195 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046195 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046195 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046195 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046195 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046195 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046195 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046195 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046195 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046195 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046195 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046195 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046195 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046195 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046195 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046195 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046195 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046195 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046195 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046195 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046195 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046195 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046195 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1698700046195 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "func_generator 24 " "Ignored 24 assignments for entity \"func_generator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity func_generator -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046271 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046271 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046271 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046271 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046271 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046271 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046271 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046271 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046271 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046271 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046271 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046271 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046271 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046271 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046271 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046271 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046271 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046271 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046271 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046271 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046271 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046271 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046271 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046271 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1698700046271 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "signal_processing 24 " "Ignored 24 assignments for entity \"signal_processing\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity signal_processing -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698700046348 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1698700046348 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ghrd_top 24 " "Ignored 24 assignments for entity \"ghrd_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046406 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046406 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046406 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046406 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046406 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046406 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046406 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046406 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046406 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046406 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046406 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046406 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046406 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046406 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046406 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046406 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046406 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046406 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046406 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046406 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046406 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046406 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046406 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046406 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1698700046406 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "signal_processing 24 " "Ignored 24 assignments for entity \"signal_processing\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity signal_processing -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046556 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698700046556 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1698700046556 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined:promC\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined:promC\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined:promC\|buffer_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined:promC\|buffer_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/signal_processing_template.ram0_data_source_dac_c2d9e83b.hdl.mif " "Parameter INIT_FILE set to db/signal_processing_template.ram0_data_source_dac_c2d9e83b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698700047659 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1698700047659 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1698700047659 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|Div0\"" {  } { { "custom_ip/data_source/data_source_dac.v" "Div0" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source_dac.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700047664 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|Div0\"" {  } { { "custom_ip/processing/referencias.v" "Div0" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700047664 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1698700047664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|altsyncram:buffer_rtl_0 " "Elaborated megafunction instantiation \"data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|altsyncram:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700047723 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|altsyncram:buffer_rtl_0 " "Instantiated megafunction \"data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|altsyncram:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698700047723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698700047723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698700047723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698700047723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698700047723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698700047723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698700047723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698700047723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698700047723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/signal_processing_template.ram0_data_source_dac_c2d9e83b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/signal_processing_template.ram0_data_source_dac_c2d9e83b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698700047723 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698700047723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_psg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_psg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_psg1 " "Found entity 1: altsyncram_psg1" {  } { { "db/altsyncram_psg1.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/altsyncram_psg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698700047824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698700047824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined:promC\|altsyncram:buffer_rtl_0 " "Elaborated megafunction instantiation \"signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined:promC\|altsyncram:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700047997 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined:promC\|altsyncram:buffer_rtl_0 " "Instantiated megafunction \"signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined:promC\|altsyncram:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698700047997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698700047997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698700047997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698700047997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698700047997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698700047997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698700047997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698700047997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698700047997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698700047997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698700047997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698700047997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698700047997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698700047997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698700047997 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698700047997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_acn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_acn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_acn1 " "Found entity 1: altsyncram_acn1" {  } { { "db/altsyncram_acn1.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/altsyncram_acn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698700048090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698700048090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|lpm_divide:Div0\"" {  } { { "custom_ip/data_source/data_source_dac.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source_dac.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700048290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|lpm_divide:Div0 " "Instantiated megafunction \"data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698700048290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698700048290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698700048290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698700048290 ""}  } { { "custom_ip/data_source/data_source_dac.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source_dac.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698700048290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/lpm_divide_3dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698700048361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698700048361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698700048407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698700048407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/alt_u_div_03f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698700048476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698700048476 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "55 " "55 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1698700049315 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|altsyncram:buffer_rtl_0\|altsyncram_psg1:auto_generated\|ram_block1a14 " "Synthesized away node \"data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|altsyncram:buffer_rtl_0\|altsyncram_psg1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_psg1.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/altsyncram_psg1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_ip/data_source/dac_driver.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/dac_driver.v" 62 0 0 } } { "data_in.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/data_in.v" 141 0 0 } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700049602 "|efficient_lockin|data_in:data|dac_driver:dac_HS|data_source_dac:data_s|altsyncram:buffer_rtl_0|altsyncram_psg1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|altsyncram:buffer_rtl_0\|altsyncram_psg1:auto_generated\|ram_block1a15 " "Synthesized away node \"data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|altsyncram:buffer_rtl_0\|altsyncram_psg1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_psg1.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/altsyncram_psg1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_ip/data_source/dac_driver.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/dac_driver.v" 62 0 0 } } { "data_in.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/data_in.v" 141 0 0 } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700049602 "|efficient_lockin|data_in:data|dac_driver:dac_HS|data_source_dac:data_s|altsyncram:buffer_rtl_0|altsyncram_psg1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1698700049602 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1698700049602 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698700057552 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[15]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 1 1698700057552 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[3\] " "bidirectional pin \"HPS_DDR3_DQS_P\[3\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698700071505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[8\] " "bidirectional pin \"HPS_DDR3_DQ\[8\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698700071505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[9\] " "bidirectional pin \"HPS_DDR3_DQ\[9\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698700071505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[10\] " "bidirectional pin \"HPS_DDR3_DQ\[10\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698700071505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[11\] " "bidirectional pin \"HPS_DDR3_DQ\[11\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698700071505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[12\] " "bidirectional pin \"HPS_DDR3_DQ\[12\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698700071505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[13\] " "bidirectional pin \"HPS_DDR3_DQ\[13\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698700071505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[14\] " "bidirectional pin \"HPS_DDR3_DQ\[14\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698700071505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[15\] " "bidirectional pin \"HPS_DDR3_DQ\[15\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698700071505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[16\] " "bidirectional pin \"HPS_DDR3_DQ\[16\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698700071505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[17\] " "bidirectional pin \"HPS_DDR3_DQ\[17\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698700071505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[18\] " "bidirectional pin \"HPS_DDR3_DQ\[18\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698700071505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[19\] " "bidirectional pin \"HPS_DDR3_DQ\[19\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698700071505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[20\] " "bidirectional pin \"HPS_DDR3_DQ\[20\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698700071505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[21\] " "bidirectional pin \"HPS_DDR3_DQ\[21\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698700071505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[22\] " "bidirectional pin \"HPS_DDR3_DQ\[22\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698700071505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[23\] " "bidirectional pin \"HPS_DDR3_DQ\[23\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698700071505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[24\] " "bidirectional pin \"HPS_DDR3_DQ\[24\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698700071505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[25\] " "bidirectional pin \"HPS_DDR3_DQ\[25\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698700071505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[26\] " "bidirectional pin \"HPS_DDR3_DQ\[26\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698700071505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[27\] " "bidirectional pin \"HPS_DDR3_DQ\[27\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698700071505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[28\] " "bidirectional pin \"HPS_DDR3_DQ\[28\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698700071505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[29\] " "bidirectional pin \"HPS_DDR3_DQ\[29\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698700071505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[30\] " "bidirectional pin \"HPS_DDR3_DQ\[30\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698700071505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[31\] " "bidirectional pin \"HPS_DDR3_DQ\[31\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698700071505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[1\] " "bidirectional pin \"HPS_DDR3_DQS_N\[1\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698700071505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[2\] " "bidirectional pin \"HPS_DDR3_DQS_N\[2\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698700071505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[3\] " "bidirectional pin \"HPS_DDR3_DQS_N\[3\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698700071505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[1\] " "bidirectional pin \"HPS_DDR3_DQS_P\[1\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698700071505 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[2\] " "bidirectional pin \"HPS_DDR3_DQS_P\[2\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698700071505 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 1 1698700071505 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700075652 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700075652 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700075652 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700075652 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700075652 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700075652 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700075652 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700075652 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700075652 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700075652 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698700075652 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[3\] GND " "Pin \"HPS_DDR3_DM\[3\]\" is stuck at GND" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698700075653 "|efficient_lockin|HPS_DDR3_DM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698700075653 "|efficient_lockin|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_A GND " "Pin \"ADC_OEB_A\" is stuck at GND" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698700075653 "|efficient_lockin|ADC_OEB_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_B GND " "Pin \"ADC_OEB_B\" is stuck at GND" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698700075653 "|efficient_lockin|ADC_OEB_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_MODE VCC " "Pin \"DAC_MODE\" is stuck at VCC" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698700075653 "|efficient_lockin|DAC_MODE"} { "Warning" "WMLS_MLS_STUCK_PIN" "OSC_SMA_ADC4 GND " "Pin \"OSC_SMA_ADC4\" is stuck at GND" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698700075653 "|efficient_lockin|OSC_SMA_ADC4"} { "Warning" "WMLS_MLS_STUCK_PIN" "POWER_ON VCC " "Pin \"POWER_ON\" is stuck at VCC" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698700075653 "|efficient_lockin|POWER_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_DAC4 GND " "Pin \"SMA_DAC4\" is stuck at GND" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698700075653 "|efficient_lockin|SMA_DAC4"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[13\] GND " "Pin \"HPS_DDR3_ADDR\[13\]\" is stuck at GND" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698700075653 "|efficient_lockin|HPS_DDR3_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[14\] GND " "Pin \"HPS_DDR3_ADDR\[14\]\" is stuck at GND" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698700075653 "|efficient_lockin|HPS_DDR3_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[1\] GND " "Pin \"HPS_DDR3_DM\[1\]\" is stuck at GND" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698700075653 "|efficient_lockin|HPS_DDR3_DM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[2\] GND " "Pin \"HPS_DDR3_DM\[2\]\" is stuck at GND" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698700075653 "|efficient_lockin|HPS_DDR3_DM[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698700075653 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700076691 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1906 " "1906 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698700090866 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700090983 ""} { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700090983 ""} { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700090983 ""} { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700090983 ""} { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700090983 ""} { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700090983 ""} { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_fpll_0_1\|combout " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_fpll_0_1\|combout\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700090983 ""} { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|phase_done " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|phase_done\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "phase_done" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 194 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700090983 ""} { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "gnd" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1919 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700090983 ""} { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|up_dn " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|up_dn\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "up_dn" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 196 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700090983 ""} { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "dprio_ser_shift_load" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 188 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700090983 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1698700090983 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "procesador_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"procesador_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700091706 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ADC_DAC_test 24 " "Ignored 24 assignments for entity \"ADC_DAC_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ADC_DAC_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092019 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1698700092019 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "BCD_display 24 " "Ignored 24 assignments for entity \"BCD_display\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity BCD_display -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092021 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1698700092021 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SOC_ADA 24 " "Ignored 24 assignments for entity \"DE1_SOC_ADA\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092023 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1698700092023 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Lock_In 24 " "Ignored 24 assignments for entity \"Lock_In\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lock_In -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092024 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092024 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092024 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092024 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092024 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092024 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092024 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092024 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092024 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092024 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092024 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092024 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092024 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092024 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092024 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092024 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092024 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092024 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092024 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092024 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092024 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092024 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092024 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092024 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1698700092024 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SSVEP_ADC_BL 24 " "Ignored 24 assignments for entity \"SSVEP_ADC_BL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092026 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1698700092026 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "embedded_adc_test 24 " "Ignored 24 assignments for entity \"embedded_adc_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity embedded_adc_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092027 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092027 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092027 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092027 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092027 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092027 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092027 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092027 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092027 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092027 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092027 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092027 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092027 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092027 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092027 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092027 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092027 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092027 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092027 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092027 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092027 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092027 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092027 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092027 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1698700092027 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "func_generator 24 " "Ignored 24 assignments for entity \"func_generator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity func_generator -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092029 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1698700092029 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ghrd_top 24 " "Ignored 24 assignments for entity \"ghrd_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092030 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092030 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092030 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092030 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092030 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092030 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092030 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092030 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092030 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092030 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092030 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092030 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092030 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092030 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092030 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092030 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092030 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092030 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092030 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092030 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092030 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092030 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092030 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092030 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1698700092030 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "signal_processing 24 " "Ignored 24 assignments for entity \"signal_processing\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity signal_processing -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698700092032 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1698700092032 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/output_files/signal_processing_template.map.smsg " "Generated suppressed messages file C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/output_files/signal_processing_template.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698700096201 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "25 0 0 0 0 " "Adding 25 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698700256282 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698700256282 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700258344 "|efficient_lockin|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700258344 "|efficient_lockin|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700258344 "|efficient_lockin|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700258344 "|efficient_lockin|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_OTR_A " "No output dependent on input pin \"ADC_OTR_A\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700258344 "|efficient_lockin|ADC_OTR_A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_OTR_B " "No output dependent on input pin \"ADC_OTR_B\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698700258344 "|efficient_lockin|ADC_OTR_B"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698700258344 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22483 " "Implemented 22483 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698700258404 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698700258404 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1698700258404 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21496 " "Implemented 21496 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698700258404 ""} { "Info" "ICUT_CUT_TM_RAMS" "542 " "Implemented 542 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1698700258404 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1698700258404 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "20 " "Implemented 20 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1698700258404 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698700258404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 982 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 982 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5496 " "Peak virtual memory: 5496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698700258711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 18:10:58 2023 " "Processing ended: Mon Oct 30 18:10:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698700258711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:03 " "Elapsed time: 00:05:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698700258711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:02 " "Total CPU time (on all processors): 00:06:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698700258711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698700258711 ""}
