{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626025410134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626025410134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 11 23:13:30 2021 " "Processing started: Sun Jul 11 23:13:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626025410134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025410134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CCSS_PROCESSOR -c CCSS_PROCESSOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off CCSS_PROCESSOR -c CCSS_PROCESSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025410134 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1626025410530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_state.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mem_state " "Found entity 1: Mem_state" {  } { { "Mem_state.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/Mem_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025419738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025419738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wtr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file wtr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 WTR_Decoder " "Found entity 1: WTR_Decoder" {  } { { "WTR_Decoder.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/WTR_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025419740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025419740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wta_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file wta_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 WTA_mux " "Found entity 1: WTA_mux" {  } { { "WTA_mux.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/WTA_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025419740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025419740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 statemachine " "Found entity 1: statemachine" {  } { { "statemachine.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025419742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025419742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scaledclock.v 1 1 " "Found 1 design units, including 1 entities, in source file scaledclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 scaledclock " "Found entity 1: scaledclock" {  } { { "scaledclock.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/scaledclock.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025419742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025419742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rst_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 RST_Decoder " "Found entity 1: RST_Decoder" {  } { { "RST_Decoder.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/RST_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025419744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025419744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_z.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_z.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_z " "Found entity 1: reg_z" {  } { { "reg_z.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/reg_z.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025419745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025419745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type3_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type3_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type3_16bit " "Found entity 1: reg_type3_16bit" {  } { { "reg_type3_16bit.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/reg_type3_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025419745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025419745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type2_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type2_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type2_16bit " "Found entity 1: reg_type2_16bit" {  } { { "reg_type2_16bit.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/reg_type2_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025419746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025419746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type1_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type1_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type1_16bit " "Found entity 1: reg_type1_16bit" {  } { { "reg_type1_16bit.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/reg_type1_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025419747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025419747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_sum.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_SUM " "Found entity 1: reg_SUM" {  } { { "reg_SUM.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/reg_SUM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025419748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025419748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ac.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_ac " "Found entity 1: reg_ac" {  } { { "reg_ac.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/reg_ac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025419749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025419749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_buffer_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file read_buffer_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_buffer_16bit " "Found entity 1: read_buffer_16bit" {  } { { "read_buffer_16bit.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/read_buffer_16bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025419750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025419750 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INC inc phase_6.v(57) " "Verilog HDL Declaration information at phase_6.v(57): object \"INC\" differs only in case from object \"inc\" in the same scope" {  } { { "phase_6.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1626025419751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_6.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_6 " "Found entity 1: phase_6" {  } { { "phase_6.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025419751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025419751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opr_demux.v 1 1 " "Found 1 design units, including 1 entities, in source file opr_demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 OPR_demux " "Found entity 1: OPR_demux" {  } { { "OPR_demux.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/OPR_demux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025419752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025419752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file inc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 INC_Decoder " "Found entity 1: INC_Decoder" {  } { { "INC_Decoder.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/INC_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025419753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025419753 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control.v(128) " "Verilog HDL information at control.v(128): always construct contains both blocking and non-blocking assignments" {  } { { "control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v" 128 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1626025419755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025419756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025419756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS " "Found entity 1: BUS" {  } { { "BUS.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/BUS.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025419757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025419757 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 bin27.v(28) " "Verilog HDL Expression warning at bin27.v(28): truncated literal to match 7 bits" {  } { { "bin27.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/bin27.v" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1626025419758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin27.v 1 1 " "Found 1 design units, including 1 entities, in source file bin27.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin27 " "Found entity 1: bin27" {  } { { "bin27.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/bin27.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025419758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025419758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025419759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025419759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/instruction_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025419760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025419760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/data_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025419761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025419761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputmux.v 1 1 " "Found 1 design units, including 1 entities, in source file outputmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 outputmux " "Found entity 1: outputmux" {  } { { "outputmux.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/outputmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025419763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025419763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore1.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore1 " "Found entity 1: multicore1" {  } { { "multicore1.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/multicore1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025419765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025419765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Ar1out AR1out mem_control.v(11) " "Verilog HDL Declaration information at mem_control.v(11): object \"Ar1out\" differs only in case from object \"AR1out\" in the same scope" {  } { { "mem_control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/mem_control.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1626025419767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Ar2out AR2out mem_control.v(12) " "Verilog HDL Declaration information at mem_control.v(12): object \"Ar2out\" differs only in case from object \"AR2out\" in the same scope" {  } { { "mem_control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/mem_control.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1626025419767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Ar3out AR3out mem_control.v(13) " "Verilog HDL Declaration information at mem_control.v(13): object \"Ar3out\" differs only in case from object \"AR3out\" in the same scope" {  } { { "mem_control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/mem_control.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1626025419767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Ar4out AR4out mem_control.v(14) " "Verilog HDL Declaration information at mem_control.v(14): object \"Ar4out\" differs only in case from object \"AR4out\" in the same scope" {  } { { "mem_control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/mem_control.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1626025419767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_control.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_control " "Found entity 1: mem_control" {  } { { "mem_control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/mem_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025419767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025419767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memandfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file memandfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 memandFSM " "Found entity 1: memandFSM" {  } { { "memandFSM.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/memandFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025419768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025419768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputmux_simulation.v 1 1 " "Found 1 design units, including 1 entities, in source file outputmux_simulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 outputmux_simulation " "Found entity 1: outputmux_simulation" {  } { { "outputmux_simulation.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/outputmux_simulation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025419769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025419769 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk multicore1.v(59) " "Verilog HDL Implicit Net warning at multicore1.v(59): created implicit net for \"clk\"" {  } { { "multicore1.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/multicore1.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025419769 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "address1 multicore1.v(84) " "Verilog HDL Implicit Net warning at multicore1.v(84): created implicit net for \"address1\"" {  } { { "multicore1.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/multicore1.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025419769 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_in1 multicore1.v(85) " "Verilog HDL Implicit Net warning at multicore1.v(85): created implicit net for \"data_in1\"" {  } { { "multicore1.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/multicore1.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025419770 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_bus1 multicore1.v(86) " "Verilog HDL Implicit Net warning at multicore1.v(86): created implicit net for \"mem_bus1\"" {  } { { "multicore1.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/multicore1.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025419770 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1_Zout multicore1.v(137) " "Verilog HDL Implicit Net warning at multicore1.v(137): created implicit net for \"c1_Zout\"" {  } { { "multicore1.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/multicore1.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025419770 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2_endop multicore1.v(140) " "Verilog HDL Implicit Net warning at multicore1.v(140): created implicit net for \"c2_endop\"" {  } { { "multicore1.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/multicore1.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025419770 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2_Zout multicore1.v(141) " "Verilog HDL Implicit Net warning at multicore1.v(141): created implicit net for \"c2_Zout\"" {  } { { "multicore1.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/multicore1.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025419770 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c3_endop multicore1.v(144) " "Verilog HDL Implicit Net warning at multicore1.v(144): created implicit net for \"c3_endop\"" {  } { { "multicore1.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/multicore1.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025419770 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c3_Zout multicore1.v(145) " "Verilog HDL Implicit Net warning at multicore1.v(145): created implicit net for \"c3_Zout\"" {  } { { "multicore1.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/multicore1.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025419770 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c4_endop multicore1.v(148) " "Verilog HDL Implicit Net warning at multicore1.v(148): created implicit net for \"c4_endop\"" {  } { { "multicore1.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/multicore1.v" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025419770 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c4_Zout multicore1.v(149) " "Verilog HDL Implicit Net warning at multicore1.v(149): created implicit net for \"c4_Zout\"" {  } { { "multicore1.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/multicore1.v" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025419770 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk memandFSM.v(29) " "Verilog HDL Implicit Net warning at memandFSM.v(29): created implicit net for \"clk\"" {  } { { "memandFSM.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/memandFSM.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025419770 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multicore1 " "Elaborating entity \"multicore1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1626025419819 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "multicore1.v(105) " "Verilog HDL Case Statement information at multicore1.v(105): all case item expressions in this case statement are onehot" {  } { { "multicore1.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/multicore1.v" 105 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1626025419822 "|multicore1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scaledclock scaledclock:clock " "Elaborating entity \"scaledclock\" for hierarchy \"scaledclock:clock\"" {  } { { "multicore1.v" "clock" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/multicore1.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025419864 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 scaledclock.v(22) " "Verilog HDL assignment warning at scaledclock.v(22): truncated value with size 32 to match size of target (28)" {  } { { "scaledclock.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/scaledclock.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1626025419865 "|multicore1|scaledclock:clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:IRAM " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:IRAM\"" {  } { { "multicore1.v" "IRAM" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/multicore1.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025419880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instruction_memory:IRAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instruction_memory:IRAM\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.v" "altsyncram_component" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/instruction_memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025419932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_memory:IRAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instruction_memory:IRAM\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/instruction_memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025419945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_memory:IRAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"instruction_memory:IRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025419945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025419945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file IRAM.mif " "Parameter \"init_file\" = \"IRAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025419945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025419945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=IRAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=IRAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025419945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025419945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025419945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025419945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025419945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025419945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025419945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025419945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025419945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025419945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025419945 ""}  } { { "instruction_memory.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/instruction_memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626025419945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r8i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r8i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r8i1 " "Found entity 1: altsyncram_r8i1" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/db/altsyncram_r8i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025420004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025420004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r8i1 instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated " "Elaborating entity \"altsyncram_r8i1\" for hierarchy \"instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025420005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ti92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ti92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ti92 " "Found entity 1: altsyncram_ti92" {  } { { "db/altsyncram_ti92.tdf" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/db/altsyncram_ti92.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025420067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025420067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ti92 instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|altsyncram_ti92:altsyncram1 " "Elaborating entity \"altsyncram_ti92\" for hierarchy \"instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|altsyncram_ti92:altsyncram1\"" {  } { { "db/altsyncram_r8i1.tdf" "altsyncram1" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/db/altsyncram_r8i1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025420068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_r8i1.tdf" "mgl_prim2" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/db/altsyncram_r8i1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025420671 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_r8i1.tdf" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/db/altsyncram_r8i1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025420689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000000000000000 " "Parameter \"CVALUE\" = \"000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025420690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025420690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025420690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1230127437 " "Parameter \"NODE_NAME\" = \"1230127437\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025420690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025420690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025420690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 24 " "Parameter \"WIDTH_WORD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025420690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025420690 ""}  } { { "db/altsyncram_r8i1.tdf" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/db/altsyncram_r8i1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626025420690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025420847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025421000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_r8i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025421169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_control mem_control:MEMCU " "Elaborating entity \"mem_control\" for hierarchy \"mem_control:MEMCU\"" {  } { { "multicore1.v" "MEMCU" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/multicore1.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025421227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_type1_16bit mem_control:MEMCU\|reg_type1_16bit:AR1 " "Elaborating entity \"reg_type1_16bit\" for hierarchy \"mem_control:MEMCU\|reg_type1_16bit:AR1\"" {  } { { "mem_control.v" "AR1" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/mem_control.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025421244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_buffer_16bit mem_control:MEMCU\|read_buffer_16bit:readAR1 " "Elaborating entity \"read_buffer_16bit\" for hierarchy \"mem_control:MEMCU\|read_buffer_16bit:readAR1\"" {  } { { "mem_control.v" "readAR1" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/mem_control.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025421254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory mem_control:MEMCU\|data_memory:DRAM " "Elaborating entity \"data_memory\" for hierarchy \"mem_control:MEMCU\|data_memory:DRAM\"" {  } { { "mem_control.v" "DRAM" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/mem_control.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025421275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "altsyncram_component" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/data_memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025421304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/data_memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025421316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025421316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025421316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DRAM.mif " "Parameter \"init_file\" = \"DRAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025421316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025421316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DRAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DRAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025421316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025421316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025421316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025421316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025421316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025421316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025421316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025421316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025421316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025421316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025421316 ""}  } { { "data_memory.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/data_memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626025421316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i8i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i8i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i8i1 " "Found entity 1: altsyncram_i8i1" {  } { { "db/altsyncram_i8i1.tdf" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/db/altsyncram_i8i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025421364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025421364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i8i1 mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\|altsyncram_i8i1:auto_generated " "Elaborating entity \"altsyncram_i8i1\" for hierarchy \"mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\|altsyncram_i8i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025421364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qi92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qi92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qi92 " "Found entity 1: altsyncram_qi92" {  } { { "db/altsyncram_qi92.tdf" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/db/altsyncram_qi92.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025421410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025421410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qi92 mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\|altsyncram_i8i1:auto_generated\|altsyncram_qi92:altsyncram1 " "Elaborating entity \"altsyncram_qi92\" for hierarchy \"mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\|altsyncram_i8i1:auto_generated\|altsyncram_qi92:altsyncram1\"" {  } { { "db/altsyncram_i8i1.tdf" "altsyncram1" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/db/altsyncram_i8i1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025421411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\|altsyncram_i8i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\|altsyncram_i8i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_i8i1.tdf" "mgl_prim2" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/db/altsyncram_i8i1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025421428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\|altsyncram_i8i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\|altsyncram_i8i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_i8i1.tdf" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/db/altsyncram_i8i1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025421448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\|altsyncram_i8i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\|altsyncram_i8i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025421449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025421449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025421449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1146241357 " "Parameter \"NODE_NAME\" = \"1146241357\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025421449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025421449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025421449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025421449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025421449 ""}  } { { "db/altsyncram_i8i1.tdf" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/db/altsyncram_i8i1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626025421449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_state Mem_state:CU " "Elaborating entity \"Mem_state\" for hierarchy \"Mem_state:CU\"" {  } { { "multicore1.v" "CU" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/multicore1.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025421460 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NoC Mem_state.v(160) " "Verilog HDL Always Construct warning at Mem_state.v(160): variable \"NoC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mem_state.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/Mem_state.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421463 "|multicore1|Mem_state:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NoC Mem_state.v(209) " "Verilog HDL Always Construct warning at Mem_state.v(209): variable \"NoC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mem_state.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/Mem_state.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421464 "|multicore1|Mem_state:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NoC Mem_state.v(258) " "Verilog HDL Always Construct warning at Mem_state.v(258): variable \"NoC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mem_state.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/Mem_state.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421465 "|multicore1|Mem_state:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NoC Mem_state.v(324) " "Verilog HDL Always Construct warning at Mem_state.v(324): variable \"NoC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mem_state.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/Mem_state.v" 324 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421467 "|multicore1|Mem_state:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NoC Mem_state.v(341) " "Verilog HDL Always Construct warning at Mem_state.v(341): variable \"NoC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mem_state.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/Mem_state.v" 341 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421467 "|multicore1|Mem_state:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NoC Mem_state.v(358) " "Verilog HDL Always Construct warning at Mem_state.v(358): variable \"NoC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mem_state.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/Mem_state.v" 358 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421468 "|multicore1|Mem_state:CU"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Mem_state.v(44) " "Verilog HDL Case Statement information at Mem_state.v(44): all case item expressions in this case statement are onehot" {  } { { "Mem_state.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/Mem_state.v" 44 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1626025421468 "|multicore1|Mem_state:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_ctrl Mem_state.v(43) " "Verilog HDL Always Construct warning at Mem_state.v(43): inferring latch(es) for variable \"mem_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "Mem_state.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/Mem_state.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1626025421469 "|multicore1|Mem_state:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_ctrl\[12\] Mem_state.v(43) " "Inferred latch for \"mem_ctrl\[12\]\" at Mem_state.v(43)" {  } { { "Mem_state.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/Mem_state.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025421470 "|multicore1|Mem_state:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputmux_simulation outputmux_simulation:selectcore " "Elaborating entity \"outputmux_simulation\" for hierarchy \"outputmux_simulation:selectcore\"" {  } { { "multicore1.v" "selectcore" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/multicore1.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025421478 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 outputmux_simulation.v(26) " "Verilog HDL assignment warning at outputmux_simulation.v(26): truncated value with size 32 to match size of target (24)" {  } { { "outputmux_simulation.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/outputmux_simulation.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1626025421479 "|multicore1|outputmux_simulation:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 outputmux_simulation.v(32) " "Verilog HDL assignment warning at outputmux_simulation.v(32): truncated value with size 32 to match size of target (25)" {  } { { "outputmux_simulation.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/outputmux_simulation.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1626025421480 "|multicore1|outputmux_simulation:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux_simulation.v(38) " "Verilog HDL assignment warning at outputmux_simulation.v(38): truncated value with size 32 to match size of target (1)" {  } { { "outputmux_simulation.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/outputmux_simulation.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1626025421480 "|multicore1|outputmux_simulation:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux_simulation.v(44) " "Verilog HDL assignment warning at outputmux_simulation.v(44): truncated value with size 32 to match size of target (1)" {  } { { "outputmux_simulation.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/outputmux_simulation.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1626025421481 "|multicore1|outputmux_simulation:selectcore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_6 phase_6:core1 " "Elaborating entity \"phase_6\" for hierarchy \"phase_6:core1\"" {  } { { "multicore1.v" "core1" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/multicore1.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025421491 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 phase_6.v(110) " "Verilog HDL assignment warning at phase_6.v(110): truncated value with size 25 to match size of target (24)" {  } { { "phase_6.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1626025421492 "|multicore1|phase_6:core1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control phase_6:core1\|control:CU " "Elaborating entity \"control\" for hierarchy \"phase_6:core1\|control:CU\"" {  } { { "phase_6.v" "CU" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025421517 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(224) " "Verilog HDL Always Construct warning at control.v(224): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421522 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(225) " "Verilog HDL Always Construct warning at control.v(225): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v" 225 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421522 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(226) " "Verilog HDL Always Construct warning at control.v(226): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421523 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(227) " "Verilog HDL Always Construct warning at control.v(227): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421523 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(228) " "Verilog HDL Always Construct warning at control.v(228): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421523 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(229) " "Verilog HDL Always Construct warning at control.v(229): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v" 229 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421523 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(230) " "Verilog HDL Always Construct warning at control.v(230): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421523 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(231) " "Verilog HDL Always Construct warning at control.v(231): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421523 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(232) " "Verilog HDL Always Construct warning at control.v(232): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v" 232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421523 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(233) " "Verilog HDL Always Construct warning at control.v(233): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v" 233 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421523 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(234) " "Verilog HDL Always Construct warning at control.v(234): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421523 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(235) " "Verilog HDL Always Construct warning at control.v(235): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421524 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(236) " "Verilog HDL Always Construct warning at control.v(236): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421524 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(237) " "Verilog HDL Always Construct warning at control.v(237): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421524 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(238) " "Verilog HDL Always Construct warning at control.v(238): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v" 238 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421524 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z control.v(238) " "Verilog HDL Always Construct warning at control.v(238): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v" 238 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421524 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(239) " "Verilog HDL Always Construct warning at control.v(239): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v" 239 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421524 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z control.v(239) " "Verilog HDL Always Construct warning at control.v(239): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v" 239 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421524 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(240) " "Verilog HDL Always Construct warning at control.v(240): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v" 240 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421524 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(241) " "Verilog HDL Always Construct warning at control.v(241): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v" 241 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421524 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(242) " "Verilog HDL Always Construct warning at control.v(242): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v" 242 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421524 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(243) " "Verilog HDL Always Construct warning at control.v(243): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v" 243 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421525 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NoC control.v(1272) " "Verilog HDL Always Construct warning at control.v(1272): variable \"NoC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v" 1272 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421544 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NoC control.v(1297) " "Verilog HDL Always Construct warning at control.v(1297): variable \"NoC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v" 1297 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421545 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NoC control.v(1322) " "Verilog HDL Always Construct warning at control.v(1322): variable \"NoC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v" 1322 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421546 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NoC control.v(1470) " "Verilog HDL Always Construct warning at control.v(1470): variable \"NoC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v" 1470 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421549 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NoC control.v(1543) " "Verilog HDL Always Construct warning at control.v(1543): variable \"NoC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v" 1543 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421551 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NoC control.v(1616) " "Verilog HDL Always Construct warning at control.v(1616): variable \"NoC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v" 1616 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421553 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "control.v(1325) " "Verilog HDL Case Statement warning at control.v(1325): case item expression covers a value already covered by a previous case item" {  } { { "control.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/control.v" 1325 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1626025421556 "|multicore1|phase_6:core1|control:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu phase_6:core1\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"phase_6:core1\|alu:ALU\"" {  } { { "phase_6.v" "ALU" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025421585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INC_Decoder phase_6:core1\|INC_Decoder:inc " "Elaborating entity \"INC_Decoder\" for hierarchy \"phase_6:core1\|INC_Decoder:inc\"" {  } { { "phase_6.v" "inc" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025421596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RST_Decoder phase_6:core1\|RST_Decoder:rst " "Elaborating entity \"RST_Decoder\" for hierarchy \"phase_6:core1\|RST_Decoder:rst\"" {  } { { "phase_6.v" "rst" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025421602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WTR_Decoder phase_6:core1\|WTR_Decoder:wrt " "Elaborating entity \"WTR_Decoder\" for hierarchy \"phase_6:core1\|WTR_Decoder:wrt\"" {  } { { "phase_6.v" "wrt" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025421610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPR_demux phase_6:core1\|OPR_demux:demux1 " "Elaborating entity \"OPR_demux\" for hierarchy \"phase_6:core1\|OPR_demux:demux1\"" {  } { { "phase_6.v" "demux1" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025421621 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand OPR_demux.v(22) " "Verilog HDL Always Construct warning at OPR_demux.v(22): variable \"operand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "OPR_demux.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/OPR_demux.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421621 "|multicore1|phase_6:core1|OPR_demux:demux1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand OPR_demux.v(29) " "Verilog HDL Always Construct warning at OPR_demux.v(29): variable \"operand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "OPR_demux.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/OPR_demux.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421621 "|multicore1|phase_6:core1|OPR_demux:demux1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand OPR_demux.v(32) " "Verilog HDL Always Construct warning at OPR_demux.v(32): variable \"operand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "OPR_demux.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/OPR_demux.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421621 "|multicore1|phase_6:core1|OPR_demux:demux1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand OPR_demux.v(39) " "Verilog HDL Always Construct warning at OPR_demux.v(39): variable \"operand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "OPR_demux.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/OPR_demux.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626025421621 "|multicore1|phase_6:core1|OPR_demux:demux1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WTA_mux phase_6:core1\|WTA_mux:mux1 " "Elaborating entity \"WTA_mux\" for hierarchy \"phase_6:core1\|WTA_mux:mux1\"" {  } { { "phase_6.v" "mux1" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025421627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS phase_6:core1\|BUS:A_bus " "Elaborating entity \"BUS\" for hierarchy \"phase_6:core1\|BUS:A_bus\"" {  } { { "phase_6.v" "A_bus" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025421637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_type3_16bit phase_6:core1\|reg_type3_16bit:reg_PC " "Elaborating entity \"reg_type3_16bit\" for hierarchy \"phase_6:core1\|reg_type3_16bit:reg_PC\"" {  } { { "phase_6.v" "reg_PC" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025421644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_ac phase_6:core1\|reg_ac:reg_AC " "Elaborating entity \"reg_ac\" for hierarchy \"phase_6:core1\|reg_ac:reg_AC\"" {  } { { "phase_6.v" "reg_AC" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025421652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_z phase_6:core1\|reg_z:flag_z " "Elaborating entity \"reg_z\" for hierarchy \"phase_6:core1\|reg_z:flag_z\"" {  } { { "phase_6.v" "flag_z" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025421660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_type2_16bit phase_6:core1\|reg_type2_16bit:reg_R1 " "Elaborating entity \"reg_type2_16bit\" for hierarchy \"phase_6:core1\|reg_type2_16bit:reg_R1\"" {  } { { "phase_6.v" "reg_R1" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025421666 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 reg_type2_16bit.v(11) " "Verilog HDL assignment warning at reg_type2_16bit.v(11): truncated value with size 32 to match size of target (16)" {  } { { "reg_type2_16bit.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/reg_type2_16bit.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1626025421666 "|multicore1|phase_6:core1|reg_type2_16bit:reg_R1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_SUM phase_6:core1\|reg_SUM:SUM " "Elaborating entity \"reg_SUM\" for hierarchy \"phase_6:core1\|reg_SUM:SUM\"" {  } { { "phase_6.v" "SUM" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025421673 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain readDR 16 24 " "Port \"datain\" on the entity instantiation of \"readDR\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "phase_6.v" "readDR" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 177 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1626025421822 "|multicore1|phase_6:core1|read_buffer_16bit:readDR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "dataout readDR 16 24 " "Port \"dataout\" on the entity instantiation of \"readDR\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "phase_6.v" "readDR" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 177 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1626025421822 "|multicore1|phase_6:core1|read_buffer_16bit:readDR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain readAC 16 24 " "Port \"datain\" on the entity instantiation of \"readAC\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "phase_6.v" "readAC" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 176 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1626025421822 "|multicore1|phase_6:core1|read_buffer_16bit:readAC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "dataout readAC 16 24 " "Port \"dataout\" on the entity instantiation of \"readAC\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "phase_6.v" "readAC" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 176 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1626025421823 "|multicore1|phase_6:core1|read_buffer_16bit:readAC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain readmem 16 24 " "Port \"datain\" on the entity instantiation of \"readmem\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "phase_6.v" "readmem" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 174 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1626025421823 "|multicore1|phase_6:core1|read_buffer_16bit:readmem"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "dataout readmem 16 24 " "Port \"dataout\" on the entity instantiation of \"readmem\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "phase_6.v" "readmem" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 174 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1626025421824 "|multicore1|phase_6:core1|read_buffer_16bit:readmem"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_R 24 16 " "Port \"datain\" on the entity instantiation of \"reg_R\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_R" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 171 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421824 "|multicore1|phase_6:core1|reg_type1_16bit:reg_R"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_B 24 16 " "Port \"datain\" on the entity instantiation of \"reg_B\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_B" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 170 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421824 "|multicore1|phase_6:core1|reg_type1_16bit:reg_B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_A 24 16 " "Port \"datain\" on the entity instantiation of \"reg_A\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_A" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 169 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421824 "|multicore1|phase_6:core1|reg_type1_16bit:reg_A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_STC 24 16 " "Port \"datain\" on the entity instantiation of \"reg_STC\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_STC" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 168 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421825 "|multicore1|phase_6:core1|reg_type2_16bit:reg_STC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_STB 24 16 " "Port \"datain\" on the entity instantiation of \"reg_STB\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_STB" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 167 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421825 "|multicore1|phase_6:core1|reg_type2_16bit:reg_STB"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_STA 24 16 " "Port \"datain\" on the entity instantiation of \"reg_STA\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_STA" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 166 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421825 "|multicore1|phase_6:core1|reg_type2_16bit:reg_STA"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain SUM 24 16 " "Port \"datain\" on the entity instantiation of \"SUM\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "SUM" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 165 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421825 "|multicore1|phase_6:core1|reg_SUM:SUM"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_CURR 24 16 " "Port \"datain\" on the entity instantiation of \"reg_CURR\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_CURR" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 164 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421826 "|multicore1|phase_6:core1|reg_type3_16bit:reg_CURR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_COL 24 16 " "Port \"datain\" on the entity instantiation of \"reg_COL\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_COL" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 163 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421826 "|multicore1|phase_6:core1|reg_type3_16bit:reg_COL"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_ROW 24 16 " "Port \"datain\" on the entity instantiation of \"reg_ROW\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_ROW" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 162 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421826 "|multicore1|phase_6:core1|reg_type3_16bit:reg_ROW"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_R1 24 16 " "Port \"datain\" on the entity instantiation of \"reg_R1\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_R1" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 161 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421826 "|multicore1|phase_6:core1|reg_type2_16bit:reg_R1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_P 24 16 " "Port \"datain\" on the entity instantiation of \"reg_P\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_P" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 160 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421826 "|multicore1|phase_6:core1|reg_type1_16bit:reg_P"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_M 24 16 " "Port \"datain\" on the entity instantiation of \"reg_M\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_M" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 159 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421826 "|multicore1|phase_6:core1|reg_type1_16bit:reg_M"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_N 24 16 " "Port \"datain\" on the entity instantiation of \"reg_N\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_N" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 158 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421827 "|multicore1|phase_6:core1|reg_type1_16bit:reg_N"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_AC 24 16 " "Port \"datain\" on the entity instantiation of \"reg_AC\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_AC" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 154 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421827 "|multicore1|phase_6:core1|reg_ac:reg_AC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_DR 24 16 " "Port \"datain\" on the entity instantiation of \"reg_DR\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_DR" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 153 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421827 "|multicore1|phase_6:core1|reg_type1_16bit:reg_DR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_PC 24 16 " "Port \"datain\" on the entity instantiation of \"reg_PC\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_PC" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 152 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421827 "|multicore1|phase_6:core1|reg_type3_16bit:reg_PC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reset reg_PC 32 1 " "Port \"reset\" on the entity instantiation of \"reg_PC\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_PC" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 152 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421827 "|multicore1|phase_6:core1|reg_type3_16bit:reg_PC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_AR 24 16 " "Port \"datain\" on the entity instantiation of \"reg_AR\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_AR" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 151 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421828 "|multicore1|phase_6:core1|reg_type1_16bit:reg_AR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain reg_IR 8 16 " "Port \"datain\" on the entity instantiation of \"reg_IR\" is connected to a signal of width 8. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "phase_6.v" "reg_IR" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 150 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1626025421828 "|multicore1|phase_6:core1|reg_type1_16bit:reg_IR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "write_en reg_CoreID 32 1 " "Port \"write_en\" on the entity instantiation of \"reg_CoreID\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_CoreID" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 149 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421828 "|multicore1|phase_6:core1|reg_type1_16bit:reg_CoreID"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "operand demux1 16 8 " "Port \"operand\" on the entity instantiation of \"demux1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "demux1" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 141 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421829 "|multicore1|phase_6:core1|OPR_demux:demux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "RST_sel rst 8 4 " "Port \"RST_sel\" on the entity instantiation of \"rst\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "phase_6.v" "rst" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 137 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421829 "|multicore1|phase_6:core1|RST_Decoder:rst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "INC_sel inc 8 7 " "Port \"INC_sel\" on the entity instantiation of \"inc\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "phase_6.v" "inc" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 136 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421829 "|multicore1|phase_6:core1|INC_Decoder:inc"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "in2 ALU 24 16 " "Port \"in2\" on the entity instantiation of \"ALU\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "ALU" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 132 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421830 "|multicore1|phase_6:core1|alu:ALU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain readDR 16 24 " "Port \"datain\" on the entity instantiation of \"readDR\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "phase_6.v" "readDR" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 177 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1626025421831 "|multicore1|phase_6:core1|read_buffer_16bit:readDR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "dataout readDR 16 24 " "Port \"dataout\" on the entity instantiation of \"readDR\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "phase_6.v" "readDR" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 177 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1626025421831 "|multicore1|phase_6:core1|read_buffer_16bit:readDR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain readAC 16 24 " "Port \"datain\" on the entity instantiation of \"readAC\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "phase_6.v" "readAC" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 176 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1626025421831 "|multicore1|phase_6:core1|read_buffer_16bit:readAC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "dataout readAC 16 24 " "Port \"dataout\" on the entity instantiation of \"readAC\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "phase_6.v" "readAC" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 176 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1626025421831 "|multicore1|phase_6:core1|read_buffer_16bit:readAC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain readmem 16 24 " "Port \"datain\" on the entity instantiation of \"readmem\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "phase_6.v" "readmem" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 174 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1626025421832 "|multicore1|phase_6:core1|read_buffer_16bit:readmem"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "dataout readmem 16 24 " "Port \"dataout\" on the entity instantiation of \"readmem\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "phase_6.v" "readmem" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 174 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1626025421832 "|multicore1|phase_6:core1|read_buffer_16bit:readmem"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_R 24 16 " "Port \"datain\" on the entity instantiation of \"reg_R\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_R" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 171 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421832 "|multicore1|phase_6:core1|reg_type1_16bit:reg_R"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_B 24 16 " "Port \"datain\" on the entity instantiation of \"reg_B\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_B" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 170 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421832 "|multicore1|phase_6:core1|reg_type1_16bit:reg_B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_A 24 16 " "Port \"datain\" on the entity instantiation of \"reg_A\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_A" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 169 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421832 "|multicore1|phase_6:core1|reg_type1_16bit:reg_A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_STC 24 16 " "Port \"datain\" on the entity instantiation of \"reg_STC\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_STC" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 168 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421832 "|multicore1|phase_6:core1|reg_type2_16bit:reg_STC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_STB 24 16 " "Port \"datain\" on the entity instantiation of \"reg_STB\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_STB" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 167 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421832 "|multicore1|phase_6:core1|reg_type2_16bit:reg_STB"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_STA 24 16 " "Port \"datain\" on the entity instantiation of \"reg_STA\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_STA" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 166 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421833 "|multicore1|phase_6:core1|reg_type2_16bit:reg_STA"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain SUM 24 16 " "Port \"datain\" on the entity instantiation of \"SUM\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "SUM" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 165 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421833 "|multicore1|phase_6:core1|reg_SUM:SUM"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_CURR 24 16 " "Port \"datain\" on the entity instantiation of \"reg_CURR\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_CURR" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 164 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421833 "|multicore1|phase_6:core1|reg_type3_16bit:reg_CURR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_COL 24 16 " "Port \"datain\" on the entity instantiation of \"reg_COL\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_COL" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 163 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421833 "|multicore1|phase_6:core1|reg_type3_16bit:reg_COL"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_ROW 24 16 " "Port \"datain\" on the entity instantiation of \"reg_ROW\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_ROW" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 162 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421833 "|multicore1|phase_6:core1|reg_type3_16bit:reg_ROW"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_R1 24 16 " "Port \"datain\" on the entity instantiation of \"reg_R1\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_R1" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 161 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421834 "|multicore1|phase_6:core1|reg_type2_16bit:reg_R1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_P 24 16 " "Port \"datain\" on the entity instantiation of \"reg_P\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_P" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 160 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421834 "|multicore1|phase_6:core1|reg_type1_16bit:reg_P"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_M 24 16 " "Port \"datain\" on the entity instantiation of \"reg_M\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_M" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 159 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421834 "|multicore1|phase_6:core1|reg_type1_16bit:reg_M"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_N 24 16 " "Port \"datain\" on the entity instantiation of \"reg_N\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_N" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 158 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421834 "|multicore1|phase_6:core1|reg_type1_16bit:reg_N"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_AC 24 16 " "Port \"datain\" on the entity instantiation of \"reg_AC\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_AC" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 154 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421834 "|multicore1|phase_6:core1|reg_ac:reg_AC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_DR 24 16 " "Port \"datain\" on the entity instantiation of \"reg_DR\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_DR" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 153 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421834 "|multicore1|phase_6:core1|reg_type1_16bit:reg_DR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_PC 24 16 " "Port \"datain\" on the entity instantiation of \"reg_PC\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_PC" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 152 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421835 "|multicore1|phase_6:core1|reg_type3_16bit:reg_PC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reset reg_PC 32 1 " "Port \"reset\" on the entity instantiation of \"reg_PC\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_PC" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 152 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421835 "|multicore1|phase_6:core1|reg_type3_16bit:reg_PC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_AR 24 16 " "Port \"datain\" on the entity instantiation of \"reg_AR\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_AR" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 151 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421835 "|multicore1|phase_6:core1|reg_type1_16bit:reg_AR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain reg_IR 8 16 " "Port \"datain\" on the entity instantiation of \"reg_IR\" is connected to a signal of width 8. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "phase_6.v" "reg_IR" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 150 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1626025421835 "|multicore1|phase_6:core1|reg_type1_16bit:reg_IR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "write_en reg_CoreID 32 1 " "Port \"write_en\" on the entity instantiation of \"reg_CoreID\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_CoreID" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 149 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421835 "|multicore1|phase_6:core1|reg_type1_16bit:reg_CoreID"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "operand demux1 16 8 " "Port \"operand\" on the entity instantiation of \"demux1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "demux1" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 141 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421836 "|multicore1|phase_6:core1|OPR_demux:demux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "RST_sel rst 8 4 " "Port \"RST_sel\" on the entity instantiation of \"rst\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "phase_6.v" "rst" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 137 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421837 "|multicore1|phase_6:core1|RST_Decoder:rst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "INC_sel inc 8 7 " "Port \"INC_sel\" on the entity instantiation of \"inc\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "phase_6.v" "inc" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 136 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421837 "|multicore1|phase_6:core1|INC_Decoder:inc"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "in2 ALU 24 16 " "Port \"in2\" on the entity instantiation of \"ALU\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "ALU" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 132 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421837 "|multicore1|phase_6:core1|alu:ALU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain readDR 16 24 " "Port \"datain\" on the entity instantiation of \"readDR\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "phase_6.v" "readDR" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 177 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1626025421839 "|multicore1|phase_6:core1|read_buffer_16bit:readDR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "dataout readDR 16 24 " "Port \"dataout\" on the entity instantiation of \"readDR\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "phase_6.v" "readDR" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 177 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1626025421839 "|multicore1|phase_6:core1|read_buffer_16bit:readDR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain readAC 16 24 " "Port \"datain\" on the entity instantiation of \"readAC\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "phase_6.v" "readAC" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 176 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1626025421839 "|multicore1|phase_6:core1|read_buffer_16bit:readAC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "dataout readAC 16 24 " "Port \"dataout\" on the entity instantiation of \"readAC\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "phase_6.v" "readAC" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 176 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1626025421839 "|multicore1|phase_6:core1|read_buffer_16bit:readAC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain readmem 16 24 " "Port \"datain\" on the entity instantiation of \"readmem\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "phase_6.v" "readmem" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 174 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1626025421839 "|multicore1|phase_6:core1|read_buffer_16bit:readmem"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "dataout readmem 16 24 " "Port \"dataout\" on the entity instantiation of \"readmem\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "phase_6.v" "readmem" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 174 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1626025421839 "|multicore1|phase_6:core1|read_buffer_16bit:readmem"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_R 24 16 " "Port \"datain\" on the entity instantiation of \"reg_R\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_R" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 171 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421840 "|multicore1|phase_6:core1|reg_type1_16bit:reg_R"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_B 24 16 " "Port \"datain\" on the entity instantiation of \"reg_B\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_B" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 170 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421840 "|multicore1|phase_6:core1|reg_type1_16bit:reg_B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_A 24 16 " "Port \"datain\" on the entity instantiation of \"reg_A\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_A" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 169 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421840 "|multicore1|phase_6:core1|reg_type1_16bit:reg_A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_STC 24 16 " "Port \"datain\" on the entity instantiation of \"reg_STC\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_STC" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 168 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421840 "|multicore1|phase_6:core1|reg_type2_16bit:reg_STC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_STB 24 16 " "Port \"datain\" on the entity instantiation of \"reg_STB\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_STB" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 167 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421840 "|multicore1|phase_6:core1|reg_type2_16bit:reg_STB"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_STA 24 16 " "Port \"datain\" on the entity instantiation of \"reg_STA\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_STA" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 166 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421840 "|multicore1|phase_6:core1|reg_type2_16bit:reg_STA"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain SUM 24 16 " "Port \"datain\" on the entity instantiation of \"SUM\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "SUM" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 165 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421840 "|multicore1|phase_6:core1|reg_SUM:SUM"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_CURR 24 16 " "Port \"datain\" on the entity instantiation of \"reg_CURR\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_CURR" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 164 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421840 "|multicore1|phase_6:core1|reg_type3_16bit:reg_CURR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_COL 24 16 " "Port \"datain\" on the entity instantiation of \"reg_COL\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_COL" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 163 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421840 "|multicore1|phase_6:core1|reg_type3_16bit:reg_COL"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_ROW 24 16 " "Port \"datain\" on the entity instantiation of \"reg_ROW\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_ROW" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 162 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421841 "|multicore1|phase_6:core1|reg_type3_16bit:reg_ROW"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_R1 24 16 " "Port \"datain\" on the entity instantiation of \"reg_R1\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_R1" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 161 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421841 "|multicore1|phase_6:core1|reg_type2_16bit:reg_R1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_P 24 16 " "Port \"datain\" on the entity instantiation of \"reg_P\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_P" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 160 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421841 "|multicore1|phase_6:core1|reg_type1_16bit:reg_P"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_M 24 16 " "Port \"datain\" on the entity instantiation of \"reg_M\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_M" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 159 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421841 "|multicore1|phase_6:core1|reg_type1_16bit:reg_M"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_N 24 16 " "Port \"datain\" on the entity instantiation of \"reg_N\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_N" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 158 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421841 "|multicore1|phase_6:core1|reg_type1_16bit:reg_N"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_AC 24 16 " "Port \"datain\" on the entity instantiation of \"reg_AC\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_AC" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 154 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421842 "|multicore1|phase_6:core1|reg_ac:reg_AC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_DR 24 16 " "Port \"datain\" on the entity instantiation of \"reg_DR\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_DR" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 153 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421842 "|multicore1|phase_6:core1|reg_type1_16bit:reg_DR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_PC 24 16 " "Port \"datain\" on the entity instantiation of \"reg_PC\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_PC" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 152 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421842 "|multicore1|phase_6:core1|reg_type3_16bit:reg_PC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reset reg_PC 32 1 " "Port \"reset\" on the entity instantiation of \"reg_PC\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_PC" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 152 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421842 "|multicore1|phase_6:core1|reg_type3_16bit:reg_PC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_AR 24 16 " "Port \"datain\" on the entity instantiation of \"reg_AR\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_AR" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 151 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421842 "|multicore1|phase_6:core1|reg_type1_16bit:reg_AR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain reg_IR 8 16 " "Port \"datain\" on the entity instantiation of \"reg_IR\" is connected to a signal of width 8. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "phase_6.v" "reg_IR" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 150 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1626025421843 "|multicore1|phase_6:core1|reg_type1_16bit:reg_IR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "write_en reg_CoreID 32 1 " "Port \"write_en\" on the entity instantiation of \"reg_CoreID\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_CoreID" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 149 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421843 "|multicore1|phase_6:core1|reg_type1_16bit:reg_CoreID"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "operand demux1 16 8 " "Port \"operand\" on the entity instantiation of \"demux1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "demux1" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 141 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421844 "|multicore1|phase_6:core1|OPR_demux:demux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "RST_sel rst 8 4 " "Port \"RST_sel\" on the entity instantiation of \"rst\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "phase_6.v" "rst" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 137 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421845 "|multicore1|phase_6:core1|RST_Decoder:rst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "INC_sel inc 8 7 " "Port \"INC_sel\" on the entity instantiation of \"inc\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "phase_6.v" "inc" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 136 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421845 "|multicore1|phase_6:core1|INC_Decoder:inc"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "in2 ALU 24 16 " "Port \"in2\" on the entity instantiation of \"ALU\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "ALU" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/phase_6.v" 132 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1626025421845 "|multicore1|phase_6:core1|alu:ALU"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1626025422055 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.07.11.23:13:45 Progress: Loading sldbda0f8c0/alt_sld_fab_wrapper_hw.tcl " "2021.07.11.23:13:45 Progress: Loading sldbda0f8c0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025425803 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025428106 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025428272 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025430485 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025430631 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025430764 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025430923 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025430931 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025430931 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1626025431710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbda0f8c0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbda0f8c0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbda0f8c0/alt_sld_fab.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/db/ip/sldbda0f8c0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025431974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025431974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025432088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025432088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025432107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025432107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025432183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025432183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025432310 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025432310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025432310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025432390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025432390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mem_state:CU\|mem_ctrl\[12\] " "LATCH primitive \"Mem_state:CU\|mem_ctrl\[12\]\" is permanently enabled" {  } { { "Mem_state.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/Mem_state.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1626025434470 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mem_state:CU\|mem_ctrl\[12\] " "LATCH primitive \"Mem_state:CU\|mem_ctrl\[12\]\" is permanently enabled" {  } { { "Mem_state.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/Mem_state.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1626025435246 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "phase_6:core1\|alu:ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"phase_6:core1\|alu:ALU\|Div0\"" {  } { { "alu.v" "Div0" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/alu.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1626025437341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "phase_6:core1\|alu:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"phase_6:core1\|alu:ALU\|Mult0\"" {  } { { "alu.v" "Mult0" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/alu.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1626025437341 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "phase_6:core1\|alu:ALU\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"phase_6:core1\|alu:ALU\|Mod0\"" {  } { { "alu.v" "Mod0" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/alu.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1626025437341 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "phase_6:core2\|alu:ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"phase_6:core2\|alu:ALU\|Div0\"" {  } { { "alu.v" "Div0" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/alu.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1626025437341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "phase_6:core2\|alu:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"phase_6:core2\|alu:ALU\|Mult0\"" {  } { { "alu.v" "Mult0" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/alu.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1626025437341 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "phase_6:core2\|alu:ALU\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"phase_6:core2\|alu:ALU\|Mod0\"" {  } { { "alu.v" "Mod0" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/alu.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1626025437341 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "phase_6:core3\|alu:ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"phase_6:core3\|alu:ALU\|Div0\"" {  } { { "alu.v" "Div0" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/alu.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1626025437341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "phase_6:core3\|alu:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"phase_6:core3\|alu:ALU\|Mult0\"" {  } { { "alu.v" "Mult0" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/alu.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1626025437341 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "phase_6:core3\|alu:ALU\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"phase_6:core3\|alu:ALU\|Mod0\"" {  } { { "alu.v" "Mod0" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/alu.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1626025437341 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "phase_6:core4\|alu:ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"phase_6:core4\|alu:ALU\|Div0\"" {  } { { "alu.v" "Div0" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/alu.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1626025437341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "phase_6:core4\|alu:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"phase_6:core4\|alu:ALU\|Mult0\"" {  } { { "alu.v" "Mult0" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/alu.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1626025437341 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "phase_6:core4\|alu:ALU\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"phase_6:core4\|alu:ALU\|Mod0\"" {  } { { "alu.v" "Mod0" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/alu.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1626025437341 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1626025437341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "phase_6:core1\|alu:ALU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"phase_6:core1\|alu:ALU\|lpm_divide:Div0\"" {  } { { "alu.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/alu.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025437403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "phase_6:core1\|alu:ALU\|lpm_divide:Div0 " "Instantiated megafunction \"phase_6:core1\|alu:ALU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025437404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025437404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025437404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025437404 ""}  } { { "alu.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/alu.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626025437404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/db/lpm_divide_lkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025437467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025437467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025437490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025437490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/db/alt_u_div_eaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025437531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025437531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025437606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025437606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025437646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025437646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "phase_6:core1\|alu:ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"phase_6:core1\|alu:ALU\|lpm_mult:Mult0\"" {  } { { "alu.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/alu.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025437684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "phase_6:core1\|alu:ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"phase_6:core1\|alu:ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025437684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025437684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025437684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025437684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025437684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025437684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025437684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025437684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025437684 ""}  } { { "alu.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/alu.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626025437684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/db/mult_7dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025437730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025437730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "phase_6:core1\|alu:ALU\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"phase_6:core1\|alu:ALU\|lpm_divide:Mod0\"" {  } { { "alu.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/alu.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025437748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "phase_6:core1\|alu:ALU\|lpm_divide:Mod0 " "Instantiated megafunction \"phase_6:core1\|alu:ALU\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025437748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025437748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025437748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626025437748 ""}  } { { "alu.v" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/alu.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626025437748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ocm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ocm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ocm " "Found entity 1: lpm_divide_ocm" {  } { { "db/lpm_divide_ocm.tdf" "" { Text "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/db/lpm_divide_ocm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626025437800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025437800 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "46 " "46 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1626025438839 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025441360 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "41 " "41 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1626025445034 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1626025445181 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1626025445181 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025445323 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/output_files/CCSS_PROCESSOR.map.smsg " "Generated suppressed messages file D:/Processor Project/VIVA/CCSS-Processor-Design/3.Quartus Files/output_files/CCSS_PROCESSOR.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025446034 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1626025447176 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626025447176 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6420 " "Implemented 6420 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1626025447656 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1626025447656 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6313 " "Implemented 6313 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1626025447656 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1626025447656 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1626025447656 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1626025447656 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 156 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 156 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626025447710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 11 23:14:07 2021 " "Processing ended: Sun Jul 11 23:14:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626025447710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626025447710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626025447710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626025447710 ""}
