
Circuit 1 cell sky130_fd_pr__pfet_01v8_hvt and Circuit 2 cell sky130_fd_pr__pfet_01v8_hvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8_hvt     |Circuit 2: sky130_fd_pr__pfet_01v8_hvt     
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8_hvt and sky130_fd_pr__pfet_01v8_hvt are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Class sky130_fd_sc_hd__inv_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__inv_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__inv_2          |Circuit 2: sky130_fd_sc_hd__inv_2          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2->1)         |sky130_fd_pr__pfet_01v8_hvt (2->1)         
sky130_fd_pr__nfet_01v8 (2->1)             |sky130_fd_pr__nfet_01v8 (2->1)             
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__inv_2          |Circuit 2: sky130_fd_sc_hd__inv_2          
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
Y                                          |Y                                          
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__inv_2 and sky130_fd_sc_hd__inv_2 are equivalent.
Flattening unmatched subcell buffer_bus in circuit dcell_buffer_bus (0)(1 instance)
Flattening unmatched subcell buffer_cell in circuit dcell_buffer_bus (0)(10 instances)

Subcircuit summary:
Circuit 1: dcell_buffer_bus                |Circuit 2: dcell_buffer_bus                
-------------------------------------------|-------------------------------------------
sky130_fd_sc_hd__inv_2 (20)                |sky130_fd_sc_hd__inv_2 (20)                
Number of devices: 20                      |Number of devices: 20                      
Number of nets: 32                         |Number of nets: 32                         
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: dcell_buffer_bus                |Circuit 2: dcell_buffer_bus                
-------------------------------------------|-------------------------------------------
GND                                        |GND                                        
VDD                                        |VDD                                        
DIN9                                       |DIN9                                       
DIN7                                       |DIN7                                       
DIN5                                       |DIN5                                       
DIN1                                       |DIN1                                       
DIN8                                       |DIN8                                       
DIN2                                       |DIN2                                       
DIN4                                       |DIN4                                       
DIN0                                       |DIN0                                       
DIN6                                       |DIN6                                       
DIN3                                       |DIN3                                       
D[0]                                       |D[0]                                       
D[6]                                       |D[6]                                       
D[3]                                       |D[3]                                       
D[1]                                       |D[1]                                       
D[8]                                       |D[8]                                       
D[2]                                       |D[2]                                       
D[4]                                       |D[4]                                       
D[9]                                       |D[9]                                       
D[7]                                       |D[7]                                       
D[5]                                       |D[5]                                       
DB[9]                                      |DB[9]                                      
DB[1]                                      |DB[1]                                      
DB[7]                                      |DB[7]                                      
DB[5]                                      |DB[5]                                      
DB[6]                                      |DB[6]                                      
DB[3]                                      |DB[3]                                      
DB[8]                                      |DB[8]                                      
DB[0]                                      |DB[0]                                      
DB[2]                                      |DB[2]                                      
DB[4]                                      |DB[4]                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes dcell_buffer_bus and dcell_buffer_bus are equivalent.

Final result: Circuits match uniquely.
.
