
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.111810                       # Number of seconds simulated
sim_ticks                                1111809694500                       # Number of ticks simulated
final_tick                               1111809694500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 369813                       # Simulator instruction rate (inst/s)
host_op_rate                                   540260                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              822323489                       # Simulator tick rate (ticks/s)
host_mem_usage                                 659620                       # Number of bytes of host memory used
host_seconds                                  1352.03                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     730450447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1111809694500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           58016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        36148224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36206240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        58016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     18138656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18138656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1813                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1129632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1131445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        566833                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             566833                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              52182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           32512960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              32565141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         52182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            52182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        16314533                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16314533                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        16314533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             52182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          32512960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             48879675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1131445                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     566833                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1131445                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   566833                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               72339776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   72704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                30824320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                36206240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18138656                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1136                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 85177                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             73185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             71515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             71769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             68850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             67839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             67658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             70432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             69071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             66488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             66483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            70328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            71240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            73314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            73051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            73642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            75444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             31694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             29446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             28261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             28697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             28809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            30601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32360                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1111807052500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               1131445                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               566833                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1113865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  27871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  27901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  27935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  28034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  27929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  27898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  27894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       768998                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    134.153837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    95.384720                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   169.095387                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       520218     67.65%     67.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       154654     20.11%     87.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        37184      4.84%     92.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15975      2.08%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17021      2.21%     96.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6279      0.82%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2395      0.31%     98.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1811      0.24%     98.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13461      1.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       768998                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        27894                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.519968                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.497425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    219.788017                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        27855     99.86%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           30      0.11%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         27894                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        27894                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.266437                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.239093                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.962343                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9937     35.62%     35.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              839      3.01%     38.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16869     60.48%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              247      0.89%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         27894                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  29300769500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             50494063250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 5651545000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     25922.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44672.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        65.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        27.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     32.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.75                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   603481                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  239459                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                49.72                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     654667.29                       # Average gap between requests
system.mem_ctrls.pageHitRate                    52.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2712743040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1441853325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              4000677660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1249323480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         46928993280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          26031663450                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1769696640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    161588117250                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     47294469120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     141635556690                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           434664968535                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            390.952669                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1050086910000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   2521622250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   19898284000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 572565125750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 123163791000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   39300207250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 354360664250                       # Time in different power states
system.mem_ctrls_1.actEnergy               2777909820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1476494085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              4069728600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1264785120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         47272577040.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          26428988220                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1767235200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    162700161600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     47786741280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     140516705700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           436071508065                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            392.217760                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1049185333250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   2477946000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   20043684000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 567983302000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 124443140000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   40064516250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 356797106250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1111809694500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1111809694500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1111809694500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1111809694500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1111809694500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2223619389                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     730450447                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688906                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    663                       # Number of float alu accesses
system.cpu.num_func_calls                     1453961                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770496                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688906                       # number of integer instructions
system.cpu.num_fp_insts                           663                       # number of float instructions
system.cpu.num_int_register_reads          1698743411                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892950                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1009                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 429                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840559                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245121                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985461                       # number of memory refs
system.cpu.num_load_insts                   225946751                       # Number of load instructions
system.cpu.num_store_insts                   70038710                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2223619389                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843296                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94740      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349067     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     398      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946751     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038710      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450447                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1111809694500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2797177                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2042.218960                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           293186249                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2799225                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            104.738365                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3855985500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2042.218960                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997177                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997177                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1823                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          189                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         594770173                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        594770173                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1111809694500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    223903487                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       223903487                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69282762                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69282762                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     293186249                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        293186249                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    293186249                       # number of overall hits
system.cpu.dcache.overall_hits::total       293186249                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2026891                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2026891                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       755950                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       755950                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      2782841                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2782841                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2799225                       # number of overall misses
system.cpu.dcache.overall_misses::total       2799225                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  83246196500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  83246196500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  47801427000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  47801427000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 131047623500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 131047623500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 131047623500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 131047623500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038712                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038712                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969090                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969090                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985474                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985474                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008971                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008971                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.010793                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010793                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.009402                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009402                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.009457                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009457                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 41070.879737                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41070.879737                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 63233.582909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63233.582909                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 47091.308307                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47091.308307                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 46815.680590                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46815.680590                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1016                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   203.200000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1284323                       # number of writebacks
system.cpu.dcache.writebacks::total           1284323                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2026891                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2026891                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       755950                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       755950                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2782841                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2782841                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2799225                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2799225                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  81219305500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  81219305500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  47045477000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  47045477000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1377883000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1377883000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 128264782500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 128264782500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 129642665500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 129642665500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008971                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008971                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.010793                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010793                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.009402                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009402                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.009457                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009457                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 40070.879737                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40070.879737                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 62233.582909                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62233.582909                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 84099.304199                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 84099.304199                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 46091.308307                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46091.308307                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 46313.770954                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46313.770954                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1111809694500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1111809694500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1111809694500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               329                       # number of replacements
system.cpu.icache.tags.tagsinuse          1090.903435                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687396039                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1823                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          377068.589687                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1090.903435                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.532668                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.532668                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1494                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1430                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.729492                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1374797547                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1374797547                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1111809694500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    687396039                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687396039                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687396039                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687396039                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687396039                       # number of overall hits
system.cpu.icache.overall_hits::total       687396039                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1823                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1823                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1823                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1823                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1823                       # number of overall misses
system.cpu.icache.overall_misses::total          1823                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    162910000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    162910000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    162910000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    162910000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    162910000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    162910000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397862                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397862                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397862                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397862                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 89363.686231                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 89363.686231                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 89363.686231                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 89363.686231                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 89363.686231                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 89363.686231                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          329                       # number of writebacks
system.cpu.icache.writebacks::total               329                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1823                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1823                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1823                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1823                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1823                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1823                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    161087000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    161087000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    161087000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    161087000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    161087000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    161087000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 88363.686231                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88363.686231                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 88363.686231                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88363.686231                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 88363.686231                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88363.686231                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1111809694500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1111809694500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1111809694500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   1143113                       # number of replacements
system.l2.tags.tagsinuse                 32633.855452                       # Cycle average of tags in use
system.l2.tags.total_refs                     4373814                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1175881                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.719606                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                6671592000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      595.480407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          8.465980                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      32029.909065                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.018173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.977475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995906                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          603                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32108                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6774434                       # Number of tag accesses
system.l2.tags.data_accesses                  6774434                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1111809694500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1284323                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1284323                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          329                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              329                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             292078                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                292078                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 10                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1377515                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1377515                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1669593                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1669603                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   10                       # number of overall hits
system.l2.overall_hits::cpu.data              1669593                       # number of overall hits
system.l2.overall_hits::total                 1669603                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           463872                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              463872                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1813                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1813                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       665760                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          665760                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1813                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1129632                       # number of demand (read+write) misses
system.l2.demand_misses::total                1131445                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1813                       # number of overall misses
system.l2.overall_misses::cpu.data            1129632                       # number of overall misses
system.l2.overall_misses::total               1131445                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  42844733000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   42844733000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    158246500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    158246500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  65068368500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  65068368500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     158246500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  107913101500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     108071348000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    158246500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 107913101500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    108071348000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1284323                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1284323                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          329                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          329                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         755950                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            755950                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1823                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1823                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2043275                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2043275                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1823                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2799225                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2801048                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1823                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2799225                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2801048                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.613628                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.613628                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.994515                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.994515                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.325830                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.325830                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.994515                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.403552                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.403936                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.994515                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.403552                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.403936                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 92363.266160                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92363.266160                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 87284.335356                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87284.335356                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 97735.472993                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97735.472993                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 87284.335356                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 95529.430381                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95516.218641                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 87284.335356                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 95529.430381                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95516.218641                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               566833                       # number of writebacks
system.l2.writebacks::total                    566833                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        48858                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         48858                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       463872                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         463872                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1813                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1813                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       665760                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       665760                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1813                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1129632                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1131445                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1813                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1129632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1131445                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  38206013000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  38206013000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    140116500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    140116500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  58410768500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  58410768500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    140116500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  96616781500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  96756898000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    140116500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  96616781500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  96756898000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.613628                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.613628                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.994515                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.994515                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.325830                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.325830                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.994515                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.403552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.403936                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.994515                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.403552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.403936                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 82363.266160                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82363.266160                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 77284.335356                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77284.335356                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 87735.472993                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87735.472993                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 77284.335356                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 85529.430381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85516.218641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 77284.335356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 85529.430381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85516.218641                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       2228706                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1097261                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1111809694500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             667573                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       566833                       # Transaction distribution
system.membus.trans_dist::CleanEvict           530428                       # Transaction distribution
system.membus.trans_dist::ReadExReq            463872                       # Transaction distribution
system.membus.trans_dist::ReadExResp           463872                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        667573                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3360151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3360151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3360151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     54344896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     54344896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                54344896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1131445                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1131445    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1131445                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3362378500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3844999750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      5598554                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2797506                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          94710                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        94710                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1111809694500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2045098                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1851156                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          329                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2089134                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           755950                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          755950                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1823                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2043275                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3975                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8395627                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8399602                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        68864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    130673536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              130742400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1143113                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18138656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3944161                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.024013                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.153089                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3849450     97.60%     97.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  94711      2.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3944161                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3441603000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1823000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2799225000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
