
---------- Begin Simulation Statistics ----------
final_tick                                   21833500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66137                       # Simulator instruction rate (inst/s)
host_mem_usage                                 688908                       # Number of bytes of host memory used
host_op_rate                                   134678                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.08                       # Real time elapsed on the host
host_tick_rate                              263863030                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        5466                       # Number of instructions simulated
sim_ops                                         11142                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000022                       # Number of seconds simulated
sim_ticks                                    21833500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2954                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               596                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2535                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                423                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2954                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2531                       # Number of indirect misses.
system.cpu.branchPred.lookups                    3370                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     260                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          547                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      7639                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     4377                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               675                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       1051                       # Number of branches committed
system.cpu.commit.bw_lim_events                   429                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           12038                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 5466                       # Number of instructions committed
system.cpu.commit.committedOps                  11142                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        22522                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.494716                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.468946                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        19011     84.41%     84.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1076      4.78%     89.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          690      3.06%     92.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          592      2.63%     94.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          405      1.80%     96.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          126      0.56%     97.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          123      0.55%     97.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           70      0.31%     98.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          429      1.90%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        22522                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1999                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  112                       # Number of function calls committed.
system.cpu.commit.int_insts                      9578                       # Number of committed integer instructions.
system.cpu.commit.loads                           955                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           97      0.87%      0.87% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             7890     70.81%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.04%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.13%     71.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             10      0.09%     71.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      3.36%     75.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              72      0.65%     75.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.05%     75.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             126      1.13%     77.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            232      2.08%     79.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      1.67%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             895      8.03%     88.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            765      6.87%     95.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           60      0.54%     96.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          411      3.69%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             11142                       # Class of committed instruction
system.cpu.commit.refs                           2131                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        5466                       # Number of Instructions Simulated
system.cpu.committedOps                         11142                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               7.989023                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         7.989023                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                  9297                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  28190                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    10588                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      3732                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    677                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   386                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        1783                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            49                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1580                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            15                       # TLB misses on write requests
system.cpu.fetch.Branches                        3370                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      2079                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         11203                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   322                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          15181                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   89                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           522                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1354                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.077173                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12166                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                683                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.347646                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              24680                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.251216                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.757707                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    19963     80.89%     80.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      192      0.78%     81.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      285      1.15%     82.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      267      1.08%     83.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      302      1.22%     85.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      191      0.77%     85.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      274      1.11%     87.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      138      0.56%     87.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     3068     12.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                24680                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3912                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1531                       # number of floating regfile writes
system.cpu.idleCycles                           18988                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  818                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     1618                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.424750                       # Inst execution rate
system.cpu.iew.exec_refs                         3383                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       1579                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1481                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2347                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 18                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                55                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2123                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               23185                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  1804                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1220                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 18548                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   683                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    677                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   684                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              102                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1391                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          947                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              3                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          786                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             32                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     19420                       # num instructions consuming a value
system.cpu.iew.wb_count                         17930                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.631771                       # average fanout of values written-back
system.cpu.iew.wb_producers                     12269                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.410598                       # insts written-back per cycle
system.cpu.iew.wb_sent                          18200                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    22568                       # number of integer regfile reads
system.cpu.int_regfile_writes                   13191                       # number of integer regfile writes
system.cpu.ipc                               0.125172                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.125172                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               293      1.48%      1.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 14715     74.43%     75.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.02%     75.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    16      0.08%     76.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  14      0.07%     76.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     76.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      1.91%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   72      0.36%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.03%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  126      0.64%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 232      1.17%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.94%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1949      9.86%     91.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1274      6.44%     97.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              70      0.35%     97.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            434      2.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  19769                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    2074                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                4124                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         2024                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2121                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         283                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014315                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     242     85.51%     85.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.35%     85.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      8      2.83%     88.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     88.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      5      1.77%     90.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     5      1.77%     92.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     92.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     92.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     92.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     92.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     92.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     92.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     92.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     92.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     92.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     92.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     92.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     92.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     92.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     92.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     92.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     92.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     92.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     92.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     92.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     92.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     92.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     92.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     92.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     92.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     92.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     92.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     92.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     10      3.53%     95.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     1      0.35%     96.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     96.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               11      3.89%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  17685                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              60507                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        15906                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             33105                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      23158                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     19769                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  27                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           12038                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               131                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             18                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        16323                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         24680                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.801013                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.806335                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               19220     77.88%     77.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1231      4.99%     82.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                 881      3.57%     86.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 584      2.37%     88.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 907      3.68%     92.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 591      2.39%     94.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 671      2.72%     97.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 345      1.40%     98.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 250      1.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           24680                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.452711                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        2171                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           127                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                10                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               15                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2347                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2123                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    7841                       # number of misc regfile reads
system.cpu.numCycles                            43668                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    2830                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 11875                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     30                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    10872                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                    41                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 65173                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  26450                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               28153                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      3789                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   5297                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    677                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  5391                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    16263                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              3967                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            35961                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1121                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 20                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1447                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             18                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        45273                       # The number of ROB reads
system.cpu.rob.rob_writes                       48580                       # The number of ROB writes
system.cpu.timesIdled                             218                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           65                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           635                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     21833500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                470                       # Transaction distribution
system.membus.trans_dist::WritebackClean           63                       # Transaction distribution
system.membus.trans_dist::ReadExReq               102                       # Transaction distribution
system.membus.trans_dist::ReadExResp              102                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            378                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            92                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total          388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        28160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        28160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        12416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        12416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   40576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               572                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.003497                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.059079                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     570     99.65%     99.65% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.35%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 572                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1000500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2006250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1042000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     21833500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          24128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          12416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              36544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        24128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24128                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 571                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst        1105090801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         568667415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1673758216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst   1105090801                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1105090801                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst       1105090801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        568667415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1673758216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        63.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       194.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000025588750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1178                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 30                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         571                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         63                       # Number of write requests accepted
system.mem_ctrls.readBursts                       571                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       63                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      10.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      4991000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                15678500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8756.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27506.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      445                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      28                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                44.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   571                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   63                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    311.322034                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   183.324508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   327.826640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           43     36.44%     36.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           27     22.88%     59.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           10      8.47%     67.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      8.47%     76.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      5.08%     81.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      3.39%     84.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      2.54%     87.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.85%     88.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           14     11.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          118                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     266.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    164.717941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    296.277741                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::464-479            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  36480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    2048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   36544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 4032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1670.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        93.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1673.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    184.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      21829000                       # Total gap between requests
system.mem_ctrls.avgGap                      34430.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        24064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        12416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         2048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1102159525.499805450439                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 568667414.752559185028                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 93800810.680834501982                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          377                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          194                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           63                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10271500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      5407000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    124457500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27245.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27871.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1975515.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               614040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               299805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2256240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              26100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          9496200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           387360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           14309025                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        655.370188                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       856500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     20457000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               307020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               148005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1813560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             140940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          7594110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          1989120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           13222035                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        605.584767                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      5110250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     16203250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        21833500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     21833500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         1586                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1586                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1586                       # number of overall hits
system.cpu.icache.overall_hits::total            1586                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          493                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            493                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          493                       # number of overall misses
system.cpu.icache.overall_misses::total           493                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     27413000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27413000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     27413000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27413000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         2079                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2079                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         2079                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2079                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.237133                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.237133                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.237133                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.237133                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55604.462475                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55604.462475                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55604.462475                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55604.462475                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          154                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    38.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           63                       # number of writebacks
system.cpu.icache.writebacks::total                63                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          115                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          115                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          115                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          115                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          378                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          378                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          378                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          378                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     22267500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     22267500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     22267500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     22267500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.181818                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.181818                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.181818                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.181818                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58908.730159                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58908.730159                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58908.730159                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58908.730159                       # average overall mshr miss latency
system.cpu.icache.replacements                     63                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         1586                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1586                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          493                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           493                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     27413000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27413000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         2079                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2079                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.237133                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.237133                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55604.462475                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55604.462475                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          115                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          115                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          378                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          378                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     22267500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     22267500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.181818                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.181818                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58908.730159                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58908.730159                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     21833500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           167.545636                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 299                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                63                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              4.746032                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   167.545636                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.327238                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.327238                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          315                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          179                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.615234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              4536                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             4536                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     21833500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     21833500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     21833500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     21833500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     21833500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     21833500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     21833500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         2494                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2494                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2494                       # number of overall hits
system.cpu.dcache.overall_hits::total            2494                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          324                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            324                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          324                       # number of overall misses
system.cpu.dcache.overall_misses::total           324                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     18639999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     18639999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     18639999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     18639999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         2818                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2818                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         2818                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2818                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.114975                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.114975                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.114975                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.114975                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57530.861111                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57530.861111                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57530.861111                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57530.861111                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          227                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.428571                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          130                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          130                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          130                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          130                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          194                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          194                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          194                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          194                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     11552000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     11552000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     11552000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11552000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.068843                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.068843                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.068843                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.068843                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59546.391753                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59546.391753                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59546.391753                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59546.391753                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1422                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1422                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          219                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           219                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     12598500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12598500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1641                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1641                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.133455                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.133455                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57527.397260                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57527.397260                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          127                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          127                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           92                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           92                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5773500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5773500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.056063                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056063                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62755.434783                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62755.434783                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1072                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1072                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          105                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      6041499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6041499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.089210                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.089210                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57538.085714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57538.085714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      5778500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5778500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.086661                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.086661                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56651.960784                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56651.960784                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     21833500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           109.098270                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            145000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   109.098270                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.106541                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.106541                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          194                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.189453                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              5830                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             5830                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                   22162000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 777030                       # Simulator instruction rate (inst/s)
host_mem_usage                                 688908                       # Number of bytes of host memory used
host_op_rate                                  1594770                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.01                       # Real time elapsed on the host
host_tick_rate                               42226701                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        5983                       # Number of instructions simulated
sim_ops                                         12384                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                      328500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                  176                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                10                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               133                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                110                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             176                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               66                       # Number of indirect misses.
system.cpu.branchPred.lookups                     199                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      23                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            9                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                       515                       # number of cc regfile reads
system.cpu.cc_regfile_writes                      416                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                10                       # The number of times a branch was mispredicted
system.cpu.commit.branches                        108                       # Number of branches committed
system.cpu.commit.bw_lim_events                     2                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               3                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts             336                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                  517                       # Number of instructions committed
system.cpu.commit.committedOps                   1242                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples          606                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.049505                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.088344                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0          190     31.35%     31.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1          108     17.82%     49.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          101     16.67%     65.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          102     16.83%     82.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            3      0.50%     83.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            2      0.33%     83.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           98     16.17%     99.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%     99.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            2      0.33%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total          606                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    3                       # Number of function calls committed.
system.cpu.commit.int_insts                      1240                       # Number of committed integer instructions.
system.cpu.commit.loads                           304                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu              734     59.10%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     59.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             304     24.48%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            204     16.43%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              1242                       # Class of committed instruction
system.cpu.commit.refs                            508                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                         517                       # Number of Instructions Simulated
system.cpu.committedOps                          1242                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.270793                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.270793                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                   329                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                   1804                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       81                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                        81                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                     12                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   154                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                         325                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         216                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                         199                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                        25                       # Number of cache lines fetched
system.cpu.fetch.Cycles                           612                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.Insts                            800                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                      24                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.302892                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 33                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                133                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.217656                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                657                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.971081                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.399348                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                      339     51.60%     51.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        2      0.30%     51.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        4      0.61%     52.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                       15      2.28%     54.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      115     17.50%     72.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        4      0.61%     72.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        0      0.00%     72.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        7      1.07%     73.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      171     26.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                  657                       # Number of instructions fetched each cycle (Total)
system.cpu.iew.branchMispredicts                   18                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                      123                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.193303                       # Inst execution rate
system.cpu.iew.exec_refs                          541                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        216                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                      39                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                   350                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  4                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  248                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                1579                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                   325                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                42                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                  1441                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                     12                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              201                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads           46                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores           44                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect           17                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              1                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                      1087                       # num instructions consuming a value
system.cpu.iew.wb_count                          1436                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.874885                       # average fanout of values written-back
system.cpu.iew.wb_producers                       951                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.185693                       # insts written-back per cycle
system.cpu.iew.wb_sent                           1438                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                     2035                       # number of integer regfile reads
system.cpu.int_regfile_writes                    1095                       # number of integer regfile writes
system.cpu.ipc                               0.786910                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.786910                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                   928     62.53%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                  333     22.44%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 223     15.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                   1484                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           8                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005391                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       8    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                   1492                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads               3644                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses         1436                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes              1917                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                       1575                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                      1484                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   4                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined             336                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                12                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined          389                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples           657                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.258752                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.615480                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                 104     15.83%     15.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 104     15.83%     31.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                 154     23.44%     55.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 201     30.59%     85.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                  57      8.68%     94.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                  10      1.52%     95.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  10      1.52%     97.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   5      0.76%     98.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  12      1.83%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total             657                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.258752                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          25                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               215                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              213                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                  350                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 248                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                     803                       # number of misc regfile reads
system.cpu.numCycles                              657                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                      39                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                  1329                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    241                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                      141                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                  4084                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                   1728                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                1760                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                       172                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                     12                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   293                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                      428                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups             2499                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       652                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                         2182                       # The number of ROB reads
system.cpu.rob.rob_writes                        3209                       # The number of ROB writes
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED       328500                       # Cumulative time (in ticks) in various power states
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 0                       # Request fanout histogram
system.membus.snoop_fanout::mean                  nan                       # Request fanout histogram
system.membus.snoop_fanout::stdev                 nan                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0                       # Request fanout histogram
system.membus.snoop_fanout::0                       0                       # Request fanout histogram
system.membus.snoop_fanout::1                       0                       # Request fanout histogram
system.membus.snoop_fanout::2                       0                       # Request fanout histogram
system.membus.snoop_fanout::3                       0                       # Request fanout histogram
system.membus.snoop_fanout::4                       0                       # Request fanout histogram
system.membus.snoop_fanout::overflows               0                       # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   0                       # Request fanout histogram
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED       328500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      31.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy           149910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy             149910                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        456.347032                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT       328500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy           149910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy             149910                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        456.347032                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT       328500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON          328500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED       328500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           25                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total               25                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           25                       # number of overall hits
system.cpu.icache.overall_hits::total              25                       # number of overall hits
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total           25                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total           25                       # number of overall (read+write) accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           25                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total              25                       # number of ReadReq hits
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED       328500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  315                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          315                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.615234                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.615234                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          315                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.615234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses                50                       # Number of tag accesses
system.cpu.icache.tags.data_accesses               50                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED       328500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED       328500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED       328500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED       328500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED       328500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED       328500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED       328500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data          328                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total              328                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data          328                       # number of overall hits
system.cpu.dcache.overall_hits::total             328                       # number of overall hits
system.cpu.dcache.demand_accesses::.cpu.data          328                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total          328                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data          328                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total          328                       # number of overall (read+write) accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data          124                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             124                       # number of ReadReq hits
system.cpu.dcache.ReadReq_accesses::.cpu.data          124                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          124                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_hits::.cpu.data          204                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            204                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          204                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          204                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED       328500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  194                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          194                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.189453                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.189453                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          194                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.189453                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses               656                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses              656                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                   32406500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  89938                       # Simulator instruction rate (inst/s)
host_mem_usage                                 694028                       # Number of bytes of host memory used
host_op_rate                                   181353                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.11                       # Real time elapsed on the host
host_tick_rate                               93682797                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        9828                       # Number of instructions simulated
sim_ops                                         19829                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000010                       # Number of seconds simulated
sim_ticks                                    10244500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 1683                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               284                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              1547                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                158                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1683                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1525                       # Number of indirect misses.
system.cpu.branchPred.lookups                    1908                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     151                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          264                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      5059                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     2852                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               307                       # The number of times a branch was mispredicted
system.cpu.commit.branches                        922                       # Number of branches committed
system.cpu.commit.bw_lim_events                   340                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               4                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            5356                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 3845                       # Number of instructions committed
system.cpu.commit.committedOps                   7445                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples         7226                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.030307                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.142997                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         5304     73.40%     73.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1          397      5.49%     78.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          291      4.03%     82.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          427      5.91%     88.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          172      2.38%     91.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          112      1.55%     92.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           64      0.89%     93.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          119      1.65%     95.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          340      4.71%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         7226                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                         84                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   70                       # Number of function calls committed.
system.cpu.commit.int_insts                      7374                       # Number of committed integer instructions.
system.cpu.commit.loads                           938                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            9      0.12%      0.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             5888     79.09%     79.21% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     79.21% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.19%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.03%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              14      0.19%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              20      0.27%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.32%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             926     12.44%     92.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            534      7.17%     99.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           12      0.16%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            2      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              7445                       # Class of committed instruction
system.cpu.commit.refs                           1474                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        3845                       # Number of Instructions Simulated
system.cpu.committedOps                          7445                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               5.328739                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.328739                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                   916                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  14823                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     4789                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      2002                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    309                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   138                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        1281                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            16                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         700                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                        1908                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      1086                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          2601                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   187                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                           7910                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  166                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            5                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           148                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                     618                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.093123                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               4919                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                309                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.386061                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples               8154                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.908021                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.248659                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     5855     71.81%     71.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      104      1.28%     73.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      102      1.25%     74.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                       96      1.18%     75.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                       83      1.02%     76.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                       83      1.02%     77.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      131      1.61%     79.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      171      2.10%     81.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     1529     18.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                 8154                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       213                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      107                       # number of floating regfile writes
system.cpu.idleCycles                           12335                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  404                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     1193                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.520914                       # Inst execution rate
system.cpu.iew.exec_refs                         1980                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        700                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     764                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  1606                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 28                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  922                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               12796                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  1280                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               457                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 10673                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      2                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    309                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     6                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              122                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          669                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          386                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          395                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              9                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     10570                       # num instructions consuming a value
system.cpu.iew.wb_count                         10459                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.660833                       # average fanout of values written-back
system.cpu.iew.wb_producers                      6985                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.510469                       # insts written-back per cycle
system.cpu.iew.wb_sent                          10561                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    14252                       # number of integer regfile reads
system.cpu.int_regfile_writes                    8388                       # number of integer regfile writes
system.cpu.ipc                               0.187662                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.187662                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               151      1.36%      1.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  8765     78.77%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    15      0.13%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.02%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   22      0.20%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   32      0.29%     80.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  27      0.24%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1336     12.01%     93.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 735      6.60%     99.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              36      0.32%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              7      0.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  11128                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     148                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                 295                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          122                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                300                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         160                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014378                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     142     88.75%     88.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     88.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     88.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     88.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     88.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     88.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     88.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     88.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     88.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     88.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     88.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     88.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     88.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      1.25%     90.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     90.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      3      1.88%     91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      6      3.75%     95.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     4      2.50%     98.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 1      0.62%     98.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                2      1.25%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  10989                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              30330                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        10337                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             17854                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      12729                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     11128                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  67                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            5356                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                53                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             63                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         6971                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples          8154                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.364729                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.303621                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                5432     66.62%     66.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 441      5.41%     72.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                 399      4.89%     76.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 304      3.73%     80.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 350      4.29%     84.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 416      5.10%     90.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 348      4.27%     94.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 303      3.72%     98.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 161      1.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total            8154                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.543121                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        1111                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            40                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                23                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               47                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 1606                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 922                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    4735                       # number of misc regfile reads
system.cpu.numCycles                            20489                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                     786                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                  8210                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     32                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     4878                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                 34294                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  14162                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               15258                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      2037                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                    309                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                    39                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     7066                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups               282                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            20108                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            105                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  8                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       157                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              8                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        19687                       # The number of ROB reads
system.cpu.rob.rob_writes                       26541                       # The number of ROB writes
system.cpu.timesIdled                             123                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     4                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          106                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           353                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     10244500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                234                       # Transaction distribution
system.membus.trans_dist::WritebackClean          104                       # Transaction distribution
system.membus.trans_dist::ReadExReq                14                       # Transaction distribution
system.membus.trans_dist::ReadExResp               14                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            200                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            35                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          503                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          503                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port           98                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total           98                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    601                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        19392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        19392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   22528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               249                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.008032                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.089441                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     247     99.20%     99.20% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.80%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 249                       # Request fanout histogram
system.membus.reqLayer2.occupancy              815500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               8.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1058500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy             263500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     10244500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          12736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              15872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        12736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         12736                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             199                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 248                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst        1243203670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         306115477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1549319147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst   1243203670                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1243203670                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst       1243203670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        306115477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1549319147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        49.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000019698500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            7                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            7                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 569                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                105                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         249                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        104                       # Number of write requests accepted
system.mem_ctrls.readBursts                       249                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      104                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                5                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      3966000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1220000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 8541000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16254.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35004.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      192                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      84                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   249                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  104                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           85                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    270.305882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   191.681764                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.760997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           22     25.88%     25.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           25     29.41%     55.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           19     22.35%     77.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            7      8.24%     85.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      3.53%     89.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      1.18%     90.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      4.71%     95.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      2.35%     97.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            2      2.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           85                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.714286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.143385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.456544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23             1     14.29%     14.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25             1     14.29%     28.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27             1     14.29%     42.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35             1     14.29%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-45             1     14.29%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::58-59             2     28.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             7                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                7    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             7                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  15616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    7168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   15936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 6656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1524.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       699.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1555.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      10576000                       # Total gap between requests
system.mem_ctrls.avgGap                      29960.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        12480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         3136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         7168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1218214651.764361381531                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 306115476.597198486328                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 699692517.936453700066                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          200                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           49                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          104                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      6143500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      2397500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    313571000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30717.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     48928.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3015105.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               349860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               193545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1078140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             307980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          4646640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy            21120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy            7826565                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        763.977256                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      9724500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               221340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               129030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              664020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             276660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          4280130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           329760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy            7130220                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        696.004685                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       802750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      8921750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        10244500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     10244500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          818                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              818                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          818                       # number of overall hits
system.cpu.icache.overall_hits::total             818                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          267                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            267                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          267                       # number of overall misses
system.cpu.icache.overall_misses::total           267                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     16728999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16728999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     16728999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16728999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         1085                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1085                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         1085                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1085                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.246083                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.246083                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.246083                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.246083                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62655.426966                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62655.426966                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62655.426966                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62655.426966                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          305                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           61                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          104                       # number of writebacks
system.cpu.icache.writebacks::total               104                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           67                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           67                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          200                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          200                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          200                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          200                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12485499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12485499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12485499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12485499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.184332                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.184332                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.184332                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.184332                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62427.495000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62427.495000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62427.495000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62427.495000                       # average overall mshr miss latency
system.cpu.icache.replacements                    104                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          818                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             818                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          267                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           267                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     16728999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16728999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         1085                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1085                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.246083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.246083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62655.426966                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62655.426966                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           67                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          200                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          200                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12485499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12485499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.184332                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.184332                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62427.495000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62427.495000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     10244500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           360.036024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2707                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               514                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.266537                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   360.036024                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.703195                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.703195                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          184                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              2369                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             2369                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     10244500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     10244500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     10244500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     10244500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     10244500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     10244500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     10244500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         1622                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1622                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         1622                       # number of overall hits
system.cpu.dcache.overall_hits::total            1622                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           62                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             62                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           62                       # number of overall misses
system.cpu.dcache.overall_misses::total            62                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      4690500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      4690500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      4690500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      4690500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         1684                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         1684                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         1684                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         1684                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.036817                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.036817                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.036817                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.036817                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75653.225806                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75653.225806                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75653.225806                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75653.225806                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           13                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           13                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           49                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           49                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      3980500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      3980500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      3980500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      3980500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029097                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029097                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029097                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029097                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81234.693878                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81234.693878                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81234.693878                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81234.693878                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1101                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1101                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           47                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            47                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3458000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3458000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1148                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1148                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.040941                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040941                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73574.468085                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73574.468085                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           35                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      2821000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2821000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.030488                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030488                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        80600                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        80600                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          521                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            521                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           15                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1232500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1232500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          536                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          536                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027985                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027985                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82166.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82166.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           14                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1159500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1159500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026119                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026119                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82821.428571                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82821.428571                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     10244500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           223.265510                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4687                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               243                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.288066                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   223.265510                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.218033                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.218033                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          243                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.237305                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              3417                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             3417                       # Number of data accesses

---------- End Simulation Statistics   ----------
