@article{Alvarez2015,
    author   = { Alvarez, Lluc and
                 Vilanova, Lluis and
                 Gonzalez, Marc and
                 Martorell, Xavier and
                 Navarro, Nacho and
                 Ayguade, Eduard
    },
    doi      = { 10.1109/TC.2013.194 },
    journal  = { IEEE Transactions on Computers (TC) },
    month    = { jan },
    number   = { 1 },
    pages    = { 152--165 },
    title    = { Hardwareâ€“Software Coherence Protocol for the Coexistence of Caches and Local Memories },
    url      = { http://ieeexplore.ieee.org/document/6616543/ },
    volume   = { 64 },
    year     = { 2015 }
}

@article{Bohnenstiehl2017,
    author  = { Bohnenstiehl, Brent and
                Stillmaker, Aaron and
                Pimentel, Jon and
                Andreas, Timothy and
                Liu, Bin and
                Tran, Anh and
                Adeagbo, Emmanuel and
                Baas, Bevan
    },
    doi     = { 10.1109/JSSC.2016.2638459 },
    issn    = { 00189200 },
    journal = { IEEE Journal of Solid-State Circuits (JSSC) },
    number  = { 4 },
    pages   = { 891--902 },
    title   = { KiloCore: A 32-nm 1000-Processor Computational Array },
    volume  = { 52 },
    year    = { 2017 }
}

@inproceedings{Borkar2007,
    address   = { New York, New York, USA },
    author    = { Borkar, Shekhar and Shekhar },
    booktitle = { Design Automation Conference },
    doi       = { 10.1145/1278480.1278667 },
    isbn      = { 9781595936271 },
    pages     = { 746 },
    publisher = { ACM Press },
    series    = { DAC `07 },
    title     = { Thousand core chips },
    url       = { http://portal.acm.org/citation.cfm?doid=1278480.1278667 },
    year      = { 2007 }
}

@article{Davidson2018,
    author    = { Davidson, Scott and
                  Xie, Shaolin and
                  Torng, Christopher and
                  Al-Hawai, Khalid and
                  Rovinski, Austin and
                  Ajayi, Tutu and
                  Vega, Luis and
                  Zhao, Chun and
                  Zhao, Ritchie and
                  Dai, Steve and
                  Amarnath, Aporva and
                  Veluri, Bandhav and
                  Gao, Paul and
                  Rao, Anuj and
                  Liu, Gai and
                  Gupta, Rajesh K. and
                  Zhang, Zhiru and
                  Dreslinski, Ronald and
                  Batten, Christopher and
                  Taylor, Michael Bedford
    },
    doi       = { 10.1109/MM.2018.022071133 },
    journal   = { IEEE Micro },
    month     = { mar },
    number    = { 2 },
    pages     = { 30--41 },
    publisher = { IEEE },
    title     = { The Celerity Open-Source 511-Core RISC-V Tiered Accelerator Fabric:
                  Fast Architectures and Design Methodologies for Fast Chips
    },
    url       = { https://ieeexplore.ieee.org/document/8344478/ },
    volume    = { 38 },
    year      = { 2018 }
}

@inproceedings{DeDinechin2013-2,
    address   = { Waltham, USA},
    author    = { de Dinechin, Beno{\^{i}}t Dupont and
                  Ayrignac, Renaud and
                  Beaucamps, Pierre-Edouard and
                  Couvert, Patrice and
                  Ganne, Beno{\^{i}}t and
                  de Massas, Pierre Guironnet and
                  Jacquet, Francois Fran{\c{c}}ois and
                  Jones, Samuel and
                  Chaisemartin, Nicolas Morey and
                  Riss, Frederic and
                  Strudel, Thierry
    },
    booktitle = { IEEE High Performance Extreme Computing Conference },
    doi       = { 10.1109/HPEC.2013.6670342 },
    isbn      = { 978-1-4799-1365-7 },
    month     = { sep },
    pages     = { 1--6 },
    publisher = { IEEE },
    series    = { HPEC `13 },
    title     = { A Clustered Manycore Processor Architecture for Embedded and Accelerated Applications },
    url       = { http://ieeexplore.ieee.org/document/6670342/ },
    year      = { 2013 }
}

@inproceedings{DeDinechin2014,
    address   = { Cambridge },
    author    = { de Dinechin, Beno{ \^{ i}}t Dupont and
                  Durand, Yves and
                  van Amstel, Duco and
                  Ghiti, Alexandre
    },
    booktitle = { International Workshop on Network on Chip Architectures },
    doi       = { 10.1145/2685342.2685344 },
    isbn      = { 9781450330640 },
    pages     = { 11--16 },
    publisher = { ACM Press },
    series    = { NoCArc `14 },
    title     = { Guaranteed Services of the NoC of a Manycore Processor },
    url       = { http://dl.acm.org/citation.cfm?doid=2685342.2685344 },
    year      = { 2014 }
}

@article{Fu2016,
    author    = { Fu, Haohuan and
                  Liao, Junfeng and
                  Yang, Jinzhe and
                  Wang, Lanning and
                  Song, Zhenya and
                  Huang, Xiaomeng and
                  Yang, Chao and
                  Xue, Wei and
                  Liu, Fangfang and
                  Qiao, Fangli and
                  Zhao, Wei and
                  Yin, Xunqiang and
                  Hou, Chaofeng and
                  Zhang, Chenglong and
                  Ge, Wei and
                  Zhang, Jian and
                  Wang, Yangang and
                  Zhou, Chunbo and
                  Yang, Guangwen
    },
    doi       = { 10.1007/s11432-016-5588-7 },
    issn      = { 1674-733X },
    journal   = { Science China Information Sciences },
    month     = { jul },
    number    = { 7 },
    pages     = { 072001--0720016 },
    publisher = { Science China Press },
    title     = { The Sunway TaihuLight Supercomputer: System and Applications },
    url       = { http://link.springer.com/10.1007/s11432-016-5588-7 },
    volume    = { 59 },
    year      = { 2016 }
}

@article{Haghbayan2017,
    author  = { Haghbayan, Mohammad-Hashem and
                Miele, Antonio and
                Rahmani, Amir M. and
                Liljeberg, Pasi and
                Tenhunen, Hannu
    },
    doi     = { 10.1109/TC.2017.2691009 },
    journal = { IEEE Transactions on Computers (TC) },
    month   = { sep },
    number  = { 9 },
    pages   = { 1599--1612 },
    title   = { Performance/Reliability-Aware Resource Management
                for Many-Cores in Dark Silicon Era
    },
    url     = { http://ieeexplore.ieee.org/document/7892847/ },
    volume  = { 66 },
    year    = { 2017 }
}

@article{Howard2011,
    author  = { Howard, J and
                Dighe, S and
                Vangal, S R and
                Ruhl, G and
                Borkar, N and
                Jain, S and
                Erraguntla, V and
                Konow, M and
                Riepen, M and
                Gries, M and
                Droege, G and
                Lund-Larsen, T and
                Steibl, S and
                Borkar, S and
                De, V K and
                {Van Der Wijngaart}, R
    },
    doi     = { 10.1109/JSSC.2010.2079450 },
    issn    = { 0018-9200 },
    journal = { IEEE Journal of Solid-State Circuits (JSSC) },
    month   = { jan },
    number  = { 1 },
    pages   = { 173--183 },
    title   = { A 48-Core IA-32 Processor in 45 nm CMOS Using On-Die Message-Passing and DVFS for Performance and Power Scaling },
    url     = { http://ieeexplore.ieee.org/document/5621843/ },
    volume  = { 46 },
    year    = { 2011 }
}

@article{Manferdelli2008,
    author  = { Manferdelli, John and Govindaraju, Naga and Crall, Chris },
    doi     = { 10.1109/JPROC.2008.917730 },
    journal = { Proceedings of the IEEE },
    number  = { 5 },
    pages   = { 808--815 },
    title   = { Challenges and Opportunities in Many-Core Computing },
    volume  = { 96 },
    year    = {2008 }
}

@inproceedings{Melpignano2012,
    address   = { New York, USA },
    author    = { Melpignano, Diego and
                  Benini, Luca and
                  Flamand, Eric and
                  Jego, Bruno and
                  Lepley, Thierry and
                  Haugou, Germain and
                  Clermidy, Fabien and
                  Dutoit, Denis
    },
    booktitle = { Design Automation Conference },
    doi       = { 10.1145/2228360.2228568 },
    isbn      = { 9781450311991 },
    month     = { jun },
    pages     = { 1137--1142 },
    publisher = { ACM Press },
    series    = { DAC `12 },
    title     = { Platform 2012, a Many-Core Computing Accelerator for Embedded SoCs },
    url       = { http://dl.acm.org/citation.cfm?doid=2228360.2228568 },
    year      = { 2012 }
}

@inproceedings{Olofsson2014,
    address   = { Pacific Grove, USA },
    author    = { Olofsson, Andreas and
                  Nordstrom, Tomas and
                  Ul-Abdin, Zain
    },
    booktitle = { Asilomar Conference on Signals, Systems and Computers },
    doi       = { 10.1109/ACSSC.2014.7094761 },
    eprint    = { 1412.5538 },
    isbn      = { 978-1-4799-8297-4 },
    month     = { nov },
    pages     = { 1719--1726 },
    publisher = { IEEE },
    series    = { Asilomar `14 },
    title     = { Kickstarting High-Performance Energy-Efficient Manycore Architectures with Epiphany },
    url       = { http://ieeexplore.ieee.org/document/7094761/ },
    year      = { 2014 }
}

@article{Olofsson2016,
    journal   = { ArXiv },
    author    = { Olofsson, Andreas },
    pages     = { 1--15 },
    publisher = { Cornell University },
    title     = { Epiphany-V: A 1024 Processor 64-bit RISC System-On-Chip },
    url       = { https://arxiv.org/abs/1610.01832 },
    volume    = { 1610.01832 },
    year      = { 2016 }
}

@article{Payami2017,
    author  = { Payami, M and Azarkhish, E and Loi, I and Benini, L },
    doi     = { 10.1109/LES.2017.2707978 },
    issn    = { 1943-0671 },
    journal = { IEEE Embedded Systems Letters },
    number  = { 4 },
    pages   = { 125--128 },
    series  = { IEEE ESL },
    title   = { A Hybrid Instruction Prefetching Mechanism for Ultra Low-Power Multicore Clusters },
    url     = { https://ieeexplore.ieee.org/document/7933223 },
    volume  = { 9 },
    year    = { 2017 }
}

@article{Rossi2017,
    author    = { Rossi, Davide and
                  Pullini, Antonio and
                  Loi, Igor and
                  Gautschi, Michael and
                  Gurkaynak, Frank Kagan and
                  Teman, Adam and
                  Constantin, Jeremy and
                  Burg, Andreas and
                  Miro-Panades, Ivan and
                  Beigne, Edith and
                  Clermidy, Fabien and
                  Flatresse, Philippe and
                  Benini, Luca
    },
    doi       = { 10.1109/MM.2017.3711645 },
    journal   = { IEEE Micro },
    month     = { sep },
    number    = { 5 },
    pages     = { 20--31 },
    publisher = { IEEE },
    title     = { Energy-Efficient Near-Threshold Parallel Computing: The PULPv2 Cluster },
    url       = { http://ieeexplore.ieee.org/document/8065010/ },
    volume    = { 37 },
    year      = { 2017 }
}

@inproceedings{Wallentowitz2012,
    address   = { Oslo },
    author    = { Wallentowitz, Stefan and
                  Lankes, Andreas and
                  Zaib, Aurang and
                  Wild, Thomas and
                  Herkersdorf, Andreas
    },
    booktitle = { International Conference on Field Programmable Logic and Applications },
    doi       = { 10.1109/FPL.2012.6339273 },
    isbn      = { 978-1-4673-2256-0 },
    month     = { aug },
    pages     = { 535--538 },
    publisher = { IEEE },
    series    = { FPL `2012 },
    title     = { A Framework for Open Tiled Manycore System-On-Chip },
    url       = { http://ieeexplore.ieee.org/document/6339273/ },
    year      = { 2012 }
}

@misc{Wallentowitz2013,
    archivePrefix = { arXiv },
    arxivId       = { 1304.5081 },
    author        = { Wallentowitz, Stefan and
                      Wagner, Philipp and
                      Tempelmeier, Michael and
                      Wild, Thomas and
                      Herkersdorf, Andreas
    },
    eprint        = { 1304.5081 },
    pages         = { 7 },
    title         = { Open Tiled Manycore System-on-Chip },
    url           = { http://arxiv.org/abs/1304.5081 },
    year          = { 2013 }
}

@article{Zheng2015,
    author    = { Zheng, Fang and
                  Li, Hong-Liang and
                  Lv, Hui and
                  Guo, Feng and
                  Xu, Xiao-Hong and
                  Xie, Xiang-Hui
    },
    doi       = { 10.1007/s11390-015-1510-9 },
    issn      = { 1000-9000 },
    journal   = { Journal of Computer Science and Technology },
    month     = { jan },
    number    = { 1 },
    pages     = { 145--162 },
    publisher = { Springer US },
    title     = { Cooperative Computing Techniques for a Deeply Fused and Heterogeneous Many-Core Processor Architecture },
    url       = { https://link.springer.com/article/10.1007/s11390-015-1510-9 },
    volume    = { 30 },
    year      = { 2015 }
}
