/**
 * @file nvm_config.c
 * @copyright (c) Futavis GmbH, Aachen 2020 - alle Rechte vorbehalten
 * @brief Short description
 * @details
 *  <b>Beschreibung</b>
 *
 *  Detaillierte Beschreibung des Moduls
 *
 */


//***************************************************************************//
//************************** INCLUDES ***************************************//
//***************************************************************************//

#include "nvm.h"
#include "nvm_config_id.h"
#include "debug.h"

#include "ecuIdentification.h"
#include "taskBlockedMonitor.h"
#include "taskAliveMonitor.h"
#include "uds_securityAccess_sha.h"
#include "afeCheck.h"
#include "moduleVoltageTemperatureHistogram.h"
#include "heatingCurrentHistogram.h"
#include "temperatureHistogram.h"
#include "voltageHistogram.h"
#include "voltageViolationHistogram.h"
#include "idAllocation.h"
#include "warrantyData.h"
#include "stateFunctions.h"
#include "cps.h"
#include "protocolSelection.h"
#include "batteryCurrentTemperatureHistogram.h"
#include "contactorHistogram.h"
#include "currentViolationHistogram.h"
#include "periodicWakeUp.h"
#include "taskPerformanceMeasurement.h"
#include "stackUsageMonitor.h"
#include "libIdentification.h"
#include "demUDS.h"
#include "timestamp.h"
#include "vehicleManufacturerData.h"
#include "energyCounter.h"
#include "ecuDateData.h"
#include "diagnosticTimes.h"
#include "cpsMonitor.h"
#include "downscaledVoltageTemperatureHistogram.h"
#include "kbsIntegration.h"
#include "eventData.h"
#include "currentViolationLogHistogram.h"
#include "batteryContactorHistogram.h"
#include "masterPcbTemperatureHistogram.h"
#include "socTemperatureHistogram.h"
#include "voltageContactorHistogram.h"
#include "testerSerialNumber.h"
#include "demNvm.h"
#include "shutdownTimeMeasurement.h"

//***************************************************************************//
//************************** PRIVATE TYPEDEFS *******************************//
//***************************************************************************//


//***************************************************************************//
//************************** PRIVATE FUNCTION DECLARATIONS ******************//
//***************************************************************************//


//***************************************************************************//
//************************** PRIVATE VARIABLE DECLARATIONS ******************//
//***************************************************************************//


extern BatteryCurrentTemperatureHistogramNvm batteryCurrentTemperatureHistogramCounters;
extern ContactorHistogramNvm contactorHistogramCounters;
extern DownscaledVoltageTemperatureHistogramNvm downscaledVoltageTemperatureHistogramCountersModule[];
extern EcuDateNvmData ecuDateNvm;
extern EcuIdentificationNvmData ecuIdentificationNvm;
extern HeatingCurrentHistogramNvm heatingCurrentHistogramCountersModule[];
extern LibIdentificationNvmData libIdentificationNvm;
extern ModuleVoltageTemperatureHistogramNvm moduleVoltageTemperatureHistogramCounters;
extern SecurityAccessNvm securityAccessNvmData;
extern StateMachineNvm stmNVM;
extern TaskBlockedMonitorNvm taskblmonNVM;
extern TemperatureHistogramNvm temperatureHistogramCountersModule[];
extern TesterSerialNumberNvmData testerSerialNumberNvm;
extern VehicleManufacturerNvmData vehicleManufacturerNvm;
extern VoltageHistogramNvm voltageHistogramCountersModule[];
extern VoltageViolationHistogramNvm voltageViolationHistogramCountersModule[];
extern WarrantyDataNvm warrantyNVM;


const NvmBlockDescriptorType blockDescriptors[] = {
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 1,
        .maxNumOfWriteRetries       = 1,
        .blockUseCrc                = false,
        .crcType                    = NVM_CRC_NONE,
        .nvBlockBaseNumber          = 1,
        .nvBlockLength              = NVM_CONFIG_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_CONFIG_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)NULL,
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = true,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = false,
        .crcType                    = NVM_CRC_NONE,
        .nvBlockBaseNumber          = 2,
        .nvBlockLength              = NVM_BOOTLOADER_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_BOOTLOADER_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)NULL,
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = false,
        .selectBlockForWriteAll     = false,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 18,
        .nvBlockLength              = NVM_ECU_IDENTIFICATION_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_ECU_IDENTIFICATION_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&ecuIdentificationNvm,
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 31,
        .nvBlockLength              = NVM_TASK_BLOCKED_MONITOR_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TASK_BLOCKED_MONITOR_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&taskblmonNVM,
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = true,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 35,
        .nvBlockLength              = NVM_TASK_ALIVE_MONITOR_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TASK_ALIVE_MONITOR_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)NULL,
        .readRamBlockFromNVCallback = (NVM_ReadRamBlockFromNVCallbackFunctionType)taskAliveMonitor_checkNvm,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = (NVM_WriteRAMBlockToNVCallbackFunctionType)taskAliveMonitor_copyNvmForWrite,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 123,
        .nvBlockLength              = NVM_UDS_SECURITY_ACCESS_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_UDS_SECURITY_ACCESS_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&securityAccessNvmData,
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = true,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 124,
        .nvBlockLength              = NVM_AFE_CHECK_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_AFE_CHECK_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)NULL,
        .readRamBlockFromNVCallback = (NVM_ReadRamBlockFromNVCallbackFunctionType)afeCheck_checkNvm,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = false,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = (NVM_WriteRAMBlockToNVCallbackFunctionType)afeCheck_copyNvmForWrite,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 165,
        .nvBlockLength              = NVM_MODULE_VOLTAGE_TEMPERATURE_HISTOGRAM_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_MODULE_VOLTAGE_TEMPERATURE_HISTOGRAM_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&moduleVoltageTemperatureHistogramCounters,
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 253,
        .nvBlockLength              = NVM_HEATING_CURRENT_HISTOGRAM_1_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_HEATING_CURRENT_HISTOGRAM_1_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&heatingCurrentHistogramCountersModule[0],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 258,
        .nvBlockLength              = NVM_HEATING_CURRENT_HISTOGRAM_2_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_HEATING_CURRENT_HISTOGRAM_2_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&heatingCurrentHistogramCountersModule[1],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 263,
        .nvBlockLength              = NVM_HEATING_CURRENT_HISTOGRAM_3_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_HEATING_CURRENT_HISTOGRAM_3_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&heatingCurrentHistogramCountersModule[2],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 268,
        .nvBlockLength              = NVM_HEATING_CURRENT_HISTOGRAM_4_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_HEATING_CURRENT_HISTOGRAM_4_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&heatingCurrentHistogramCountersModule[3],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 273,
        .nvBlockLength              = NVM_HEATING_CURRENT_HISTOGRAM_5_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_HEATING_CURRENT_HISTOGRAM_5_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&heatingCurrentHistogramCountersModule[4],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 278,
        .nvBlockLength              = NVM_HEATING_CURRENT_HISTOGRAM_6_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_HEATING_CURRENT_HISTOGRAM_6_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&heatingCurrentHistogramCountersModule[5],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 283,
        .nvBlockLength              = NVM_HEATING_CURRENT_HISTOGRAM_7_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_HEATING_CURRENT_HISTOGRAM_7_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&heatingCurrentHistogramCountersModule[6],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 288,
        .nvBlockLength              = NVM_HEATING_CURRENT_HISTOGRAM_8_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_HEATING_CURRENT_HISTOGRAM_8_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&heatingCurrentHistogramCountersModule[7],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 293,
        .nvBlockLength              = NVM_HEATING_CURRENT_HISTOGRAM_9_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_HEATING_CURRENT_HISTOGRAM_9_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&heatingCurrentHistogramCountersModule[8],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 298,
        .nvBlockLength              = NVM_HEATING_CURRENT_HISTOGRAM_10_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_HEATING_CURRENT_HISTOGRAM_10_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&heatingCurrentHistogramCountersModule[9],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 303,
        .nvBlockLength              = NVM_HEATING_CURRENT_HISTOGRAM_11_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_HEATING_CURRENT_HISTOGRAM_11_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&heatingCurrentHistogramCountersModule[10],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 308,
        .nvBlockLength              = NVM_HEATING_CURRENT_HISTOGRAM_12_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_HEATING_CURRENT_HISTOGRAM_12_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&heatingCurrentHistogramCountersModule[11],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 313,
        .nvBlockLength              = NVM_HEATING_CURRENT_HISTOGRAM_13_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_HEATING_CURRENT_HISTOGRAM_13_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&heatingCurrentHistogramCountersModule[12],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 318,
        .nvBlockLength              = NVM_HEATING_CURRENT_HISTOGRAM_14_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_HEATING_CURRENT_HISTOGRAM_14_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&heatingCurrentHistogramCountersModule[13],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 323,
        .nvBlockLength              = NVM_HEATING_CURRENT_HISTOGRAM_15_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_HEATING_CURRENT_HISTOGRAM_15_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&heatingCurrentHistogramCountersModule[14],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 328,
        .nvBlockLength              = NVM_HEATING_CURRENT_HISTOGRAM_16_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_HEATING_CURRENT_HISTOGRAM_16_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&heatingCurrentHistogramCountersModule[15],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 333,
        .nvBlockLength              = NVM_HEATING_CURRENT_HISTOGRAM_17_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_HEATING_CURRENT_HISTOGRAM_17_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&heatingCurrentHistogramCountersModule[16],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 338,
        .nvBlockLength              = NVM_HEATING_CURRENT_HISTOGRAM_18_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_HEATING_CURRENT_HISTOGRAM_18_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&heatingCurrentHistogramCountersModule[17],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 343,
        .nvBlockLength              = NVM_HEATING_CURRENT_HISTOGRAM_19_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_HEATING_CURRENT_HISTOGRAM_19_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&heatingCurrentHistogramCountersModule[18],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 348,
        .nvBlockLength              = NVM_HEATING_CURRENT_HISTOGRAM_20_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_HEATING_CURRENT_HISTOGRAM_20_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&heatingCurrentHistogramCountersModule[19],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 353,
        .nvBlockLength              = NVM_HEATING_CURRENT_HISTOGRAM_21_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_HEATING_CURRENT_HISTOGRAM_21_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&heatingCurrentHistogramCountersModule[20],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 358,
        .nvBlockLength              = NVM_HEATING_CURRENT_HISTOGRAM_22_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_HEATING_CURRENT_HISTOGRAM_22_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&heatingCurrentHistogramCountersModule[21],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 363,
        .nvBlockLength              = NVM_HEATING_CURRENT_HISTOGRAM_23_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_HEATING_CURRENT_HISTOGRAM_23_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&heatingCurrentHistogramCountersModule[22],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 368,
        .nvBlockLength              = NVM_HEATING_CURRENT_HISTOGRAM_24_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_HEATING_CURRENT_HISTOGRAM_24_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&heatingCurrentHistogramCountersModule[23],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 373,
        .nvBlockLength              = NVM_HEATING_CURRENT_HISTOGRAM_25_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_HEATING_CURRENT_HISTOGRAM_25_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&heatingCurrentHistogramCountersModule[24],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 378,
        .nvBlockLength              = NVM_HEATING_CURRENT_HISTOGRAM_26_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_HEATING_CURRENT_HISTOGRAM_26_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&heatingCurrentHistogramCountersModule[25],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 383,
        .nvBlockLength              = NVM_HEATING_CURRENT_HISTOGRAM_27_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_HEATING_CURRENT_HISTOGRAM_27_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&heatingCurrentHistogramCountersModule[26],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 388,
        .nvBlockLength              = NVM_HEATING_CURRENT_HISTOGRAM_28_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_HEATING_CURRENT_HISTOGRAM_28_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&heatingCurrentHistogramCountersModule[27],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 393,
        .nvBlockLength              = NVM_HEATING_CURRENT_HISTOGRAM_29_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_HEATING_CURRENT_HISTOGRAM_29_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&heatingCurrentHistogramCountersModule[28],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 398,
        .nvBlockLength              = NVM_HEATING_CURRENT_HISTOGRAM_30_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_HEATING_CURRENT_HISTOGRAM_30_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&heatingCurrentHistogramCountersModule[29],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 403,
        .nvBlockLength              = NVM_TEMPERATURE_HISTOGRAM_1_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TEMPERATURE_HISTOGRAM_1_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&temperatureHistogramCountersModule[0],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 431,
        .nvBlockLength              = NVM_TEMPERATURE_HISTOGRAM_2_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TEMPERATURE_HISTOGRAM_2_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&temperatureHistogramCountersModule[1],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 459,
        .nvBlockLength              = NVM_TEMPERATURE_HISTOGRAM_3_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TEMPERATURE_HISTOGRAM_3_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&temperatureHistogramCountersModule[2],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 487,
        .nvBlockLength              = NVM_TEMPERATURE_HISTOGRAM_4_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TEMPERATURE_HISTOGRAM_4_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&temperatureHistogramCountersModule[3],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 515,
        .nvBlockLength              = NVM_TEMPERATURE_HISTOGRAM_5_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TEMPERATURE_HISTOGRAM_5_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&temperatureHistogramCountersModule[4],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 543,
        .nvBlockLength              = NVM_TEMPERATURE_HISTOGRAM_6_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TEMPERATURE_HISTOGRAM_6_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&temperatureHistogramCountersModule[5],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 571,
        .nvBlockLength              = NVM_TEMPERATURE_HISTOGRAM_7_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TEMPERATURE_HISTOGRAM_7_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&temperatureHistogramCountersModule[6],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 599,
        .nvBlockLength              = NVM_TEMPERATURE_HISTOGRAM_8_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TEMPERATURE_HISTOGRAM_8_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&temperatureHistogramCountersModule[7],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 627,
        .nvBlockLength              = NVM_TEMPERATURE_HISTOGRAM_9_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TEMPERATURE_HISTOGRAM_9_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&temperatureHistogramCountersModule[8],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 655,
        .nvBlockLength              = NVM_TEMPERATURE_HISTOGRAM_10_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TEMPERATURE_HISTOGRAM_10_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&temperatureHistogramCountersModule[9],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 683,
        .nvBlockLength              = NVM_TEMPERATURE_HISTOGRAM_11_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TEMPERATURE_HISTOGRAM_11_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&temperatureHistogramCountersModule[10],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 711,
        .nvBlockLength              = NVM_TEMPERATURE_HISTOGRAM_12_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TEMPERATURE_HISTOGRAM_12_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&temperatureHistogramCountersModule[11],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 739,
        .nvBlockLength              = NVM_TEMPERATURE_HISTOGRAM_13_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TEMPERATURE_HISTOGRAM_13_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&temperatureHistogramCountersModule[12],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 767,
        .nvBlockLength              = NVM_TEMPERATURE_HISTOGRAM_14_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TEMPERATURE_HISTOGRAM_14_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&temperatureHistogramCountersModule[13],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 795,
        .nvBlockLength              = NVM_TEMPERATURE_HISTOGRAM_15_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TEMPERATURE_HISTOGRAM_15_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&temperatureHistogramCountersModule[14],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 823,
        .nvBlockLength              = NVM_TEMPERATURE_HISTOGRAM_16_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TEMPERATURE_HISTOGRAM_16_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&temperatureHistogramCountersModule[15],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 851,
        .nvBlockLength              = NVM_TEMPERATURE_HISTOGRAM_17_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TEMPERATURE_HISTOGRAM_17_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&temperatureHistogramCountersModule[16],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 879,
        .nvBlockLength              = NVM_TEMPERATURE_HISTOGRAM_18_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TEMPERATURE_HISTOGRAM_18_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&temperatureHistogramCountersModule[17],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 907,
        .nvBlockLength              = NVM_TEMPERATURE_HISTOGRAM_19_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TEMPERATURE_HISTOGRAM_19_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&temperatureHistogramCountersModule[18],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 935,
        .nvBlockLength              = NVM_TEMPERATURE_HISTOGRAM_20_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TEMPERATURE_HISTOGRAM_20_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&temperatureHistogramCountersModule[19],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 963,
        .nvBlockLength              = NVM_TEMPERATURE_HISTOGRAM_21_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TEMPERATURE_HISTOGRAM_21_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&temperatureHistogramCountersModule[20],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 991,
        .nvBlockLength              = NVM_TEMPERATURE_HISTOGRAM_22_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TEMPERATURE_HISTOGRAM_22_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&temperatureHistogramCountersModule[21],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 1019,
        .nvBlockLength              = NVM_TEMPERATURE_HISTOGRAM_23_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TEMPERATURE_HISTOGRAM_23_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&temperatureHistogramCountersModule[22],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 1047,
        .nvBlockLength              = NVM_TEMPERATURE_HISTOGRAM_24_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TEMPERATURE_HISTOGRAM_24_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&temperatureHistogramCountersModule[23],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 1075,
        .nvBlockLength              = NVM_TEMPERATURE_HISTOGRAM_25_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TEMPERATURE_HISTOGRAM_25_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&temperatureHistogramCountersModule[24],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 1103,
        .nvBlockLength              = NVM_TEMPERATURE_HISTOGRAM_26_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TEMPERATURE_HISTOGRAM_26_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&temperatureHistogramCountersModule[25],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 1131,
        .nvBlockLength              = NVM_TEMPERATURE_HISTOGRAM_27_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TEMPERATURE_HISTOGRAM_27_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&temperatureHistogramCountersModule[26],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 1159,
        .nvBlockLength              = NVM_TEMPERATURE_HISTOGRAM_28_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TEMPERATURE_HISTOGRAM_28_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&temperatureHistogramCountersModule[27],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 1187,
        .nvBlockLength              = NVM_TEMPERATURE_HISTOGRAM_29_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TEMPERATURE_HISTOGRAM_29_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&temperatureHistogramCountersModule[28],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 1215,
        .nvBlockLength              = NVM_TEMPERATURE_HISTOGRAM_30_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TEMPERATURE_HISTOGRAM_30_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&temperatureHistogramCountersModule[29],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 1243,
        .nvBlockLength              = NVM_VOLTAGE_HISTOGRAM_1_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_HISTOGRAM_1_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageHistogramCountersModule[0],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 1280,
        .nvBlockLength              = NVM_VOLTAGE_HISTOGRAM_2_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_HISTOGRAM_2_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageHistogramCountersModule[1],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 1317,
        .nvBlockLength              = NVM_VOLTAGE_HISTOGRAM_3_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_HISTOGRAM_3_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageHistogramCountersModule[2],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 1354,
        .nvBlockLength              = NVM_VOLTAGE_HISTOGRAM_4_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_HISTOGRAM_4_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageHistogramCountersModule[3],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 1391,
        .nvBlockLength              = NVM_VOLTAGE_HISTOGRAM_5_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_HISTOGRAM_5_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageHistogramCountersModule[4],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 1428,
        .nvBlockLength              = NVM_VOLTAGE_HISTOGRAM_6_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_HISTOGRAM_6_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageHistogramCountersModule[5],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 1465,
        .nvBlockLength              = NVM_VOLTAGE_HISTOGRAM_7_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_HISTOGRAM_7_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageHistogramCountersModule[6],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 1502,
        .nvBlockLength              = NVM_VOLTAGE_HISTOGRAM_8_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_HISTOGRAM_8_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageHistogramCountersModule[7],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 1539,
        .nvBlockLength              = NVM_VOLTAGE_HISTOGRAM_9_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_HISTOGRAM_9_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageHistogramCountersModule[8],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 1576,
        .nvBlockLength              = NVM_VOLTAGE_HISTOGRAM_10_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_HISTOGRAM_10_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageHistogramCountersModule[9],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 1613,
        .nvBlockLength              = NVM_VOLTAGE_HISTOGRAM_11_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_HISTOGRAM_11_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageHistogramCountersModule[10],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 1650,
        .nvBlockLength              = NVM_VOLTAGE_HISTOGRAM_12_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_HISTOGRAM_12_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageHistogramCountersModule[11],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 1687,
        .nvBlockLength              = NVM_VOLTAGE_HISTOGRAM_13_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_HISTOGRAM_13_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageHistogramCountersModule[12],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 1724,
        .nvBlockLength              = NVM_VOLTAGE_HISTOGRAM_14_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_HISTOGRAM_14_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageHistogramCountersModule[13],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 1761,
        .nvBlockLength              = NVM_VOLTAGE_HISTOGRAM_15_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_HISTOGRAM_15_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageHistogramCountersModule[14],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 1798,
        .nvBlockLength              = NVM_VOLTAGE_HISTOGRAM_16_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_HISTOGRAM_16_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageHistogramCountersModule[15],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 1835,
        .nvBlockLength              = NVM_VOLTAGE_HISTOGRAM_17_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_HISTOGRAM_17_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageHistogramCountersModule[16],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 1872,
        .nvBlockLength              = NVM_VOLTAGE_HISTOGRAM_18_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_HISTOGRAM_18_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageHistogramCountersModule[17],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 1909,
        .nvBlockLength              = NVM_VOLTAGE_HISTOGRAM_19_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_HISTOGRAM_19_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageHistogramCountersModule[18],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 1946,
        .nvBlockLength              = NVM_VOLTAGE_HISTOGRAM_20_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_HISTOGRAM_20_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageHistogramCountersModule[19],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 1983,
        .nvBlockLength              = NVM_VOLTAGE_HISTOGRAM_21_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_HISTOGRAM_21_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageHistogramCountersModule[20],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2020,
        .nvBlockLength              = NVM_VOLTAGE_HISTOGRAM_22_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_HISTOGRAM_22_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageHistogramCountersModule[21],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2057,
        .nvBlockLength              = NVM_VOLTAGE_HISTOGRAM_23_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_HISTOGRAM_23_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageHistogramCountersModule[22],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2094,
        .nvBlockLength              = NVM_VOLTAGE_HISTOGRAM_24_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_HISTOGRAM_24_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageHistogramCountersModule[23],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2131,
        .nvBlockLength              = NVM_VOLTAGE_HISTOGRAM_25_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_HISTOGRAM_25_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageHistogramCountersModule[24],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2168,
        .nvBlockLength              = NVM_VOLTAGE_HISTOGRAM_26_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_HISTOGRAM_26_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageHistogramCountersModule[25],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2205,
        .nvBlockLength              = NVM_VOLTAGE_HISTOGRAM_27_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_HISTOGRAM_27_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageHistogramCountersModule[26],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2242,
        .nvBlockLength              = NVM_VOLTAGE_HISTOGRAM_28_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_HISTOGRAM_28_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageHistogramCountersModule[27],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2279,
        .nvBlockLength              = NVM_VOLTAGE_HISTOGRAM_29_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_HISTOGRAM_29_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageHistogramCountersModule[28],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2316,
        .nvBlockLength              = NVM_VOLTAGE_HISTOGRAM_30_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_HISTOGRAM_30_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageHistogramCountersModule[29],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2353,
        .nvBlockLength              = NVM_VOLTAGE_VIOLATION_HISTOGRAM_1_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_VIOLATION_HISTOGRAM_1_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageViolationHistogramCountersModule[0],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2357,
        .nvBlockLength              = NVM_VOLTAGE_VIOLATION_HISTOGRAM_2_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_VIOLATION_HISTOGRAM_2_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageViolationHistogramCountersModule[1],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2361,
        .nvBlockLength              = NVM_VOLTAGE_VIOLATION_HISTOGRAM_3_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_VIOLATION_HISTOGRAM_3_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageViolationHistogramCountersModule[2],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2365,
        .nvBlockLength              = NVM_VOLTAGE_VIOLATION_HISTOGRAM_4_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_VIOLATION_HISTOGRAM_4_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageViolationHistogramCountersModule[3],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2369,
        .nvBlockLength              = NVM_VOLTAGE_VIOLATION_HISTOGRAM_5_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_VIOLATION_HISTOGRAM_5_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageViolationHistogramCountersModule[4],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2373,
        .nvBlockLength              = NVM_VOLTAGE_VIOLATION_HISTOGRAM_6_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_VIOLATION_HISTOGRAM_6_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageViolationHistogramCountersModule[5],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2377,
        .nvBlockLength              = NVM_VOLTAGE_VIOLATION_HISTOGRAM_7_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_VIOLATION_HISTOGRAM_7_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageViolationHistogramCountersModule[6],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2381,
        .nvBlockLength              = NVM_VOLTAGE_VIOLATION_HISTOGRAM_8_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_VIOLATION_HISTOGRAM_8_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageViolationHistogramCountersModule[7],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2385,
        .nvBlockLength              = NVM_VOLTAGE_VIOLATION_HISTOGRAM_9_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_VIOLATION_HISTOGRAM_9_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageViolationHistogramCountersModule[8],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2389,
        .nvBlockLength              = NVM_VOLTAGE_VIOLATION_HISTOGRAM_10_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_VIOLATION_HISTOGRAM_10_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageViolationHistogramCountersModule[9],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2393,
        .nvBlockLength              = NVM_VOLTAGE_VIOLATION_HISTOGRAM_11_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_VIOLATION_HISTOGRAM_11_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageViolationHistogramCountersModule[10],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2397,
        .nvBlockLength              = NVM_VOLTAGE_VIOLATION_HISTOGRAM_12_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_VIOLATION_HISTOGRAM_12_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageViolationHistogramCountersModule[11],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2401,
        .nvBlockLength              = NVM_VOLTAGE_VIOLATION_HISTOGRAM_13_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_VIOLATION_HISTOGRAM_13_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageViolationHistogramCountersModule[12],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2405,
        .nvBlockLength              = NVM_VOLTAGE_VIOLATION_HISTOGRAM_14_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_VIOLATION_HISTOGRAM_14_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageViolationHistogramCountersModule[13],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2409,
        .nvBlockLength              = NVM_VOLTAGE_VIOLATION_HISTOGRAM_15_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_VIOLATION_HISTOGRAM_15_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageViolationHistogramCountersModule[14],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2413,
        .nvBlockLength              = NVM_VOLTAGE_VIOLATION_HISTOGRAM_16_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_VIOLATION_HISTOGRAM_16_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageViolationHistogramCountersModule[15],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2417,
        .nvBlockLength              = NVM_VOLTAGE_VIOLATION_HISTOGRAM_17_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_VIOLATION_HISTOGRAM_17_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageViolationHistogramCountersModule[16],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2421,
        .nvBlockLength              = NVM_VOLTAGE_VIOLATION_HISTOGRAM_18_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_VIOLATION_HISTOGRAM_18_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageViolationHistogramCountersModule[17],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2425,
        .nvBlockLength              = NVM_VOLTAGE_VIOLATION_HISTOGRAM_19_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_VIOLATION_HISTOGRAM_19_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageViolationHistogramCountersModule[18],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2429,
        .nvBlockLength              = NVM_VOLTAGE_VIOLATION_HISTOGRAM_20_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_VIOLATION_HISTOGRAM_20_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageViolationHistogramCountersModule[19],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2433,
        .nvBlockLength              = NVM_VOLTAGE_VIOLATION_HISTOGRAM_21_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_VIOLATION_HISTOGRAM_21_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageViolationHistogramCountersModule[20],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2437,
        .nvBlockLength              = NVM_VOLTAGE_VIOLATION_HISTOGRAM_22_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_VIOLATION_HISTOGRAM_22_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageViolationHistogramCountersModule[21],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2441,
        .nvBlockLength              = NVM_VOLTAGE_VIOLATION_HISTOGRAM_23_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_VIOLATION_HISTOGRAM_23_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageViolationHistogramCountersModule[22],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2445,
        .nvBlockLength              = NVM_VOLTAGE_VIOLATION_HISTOGRAM_24_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_VIOLATION_HISTOGRAM_24_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageViolationHistogramCountersModule[23],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2449,
        .nvBlockLength              = NVM_VOLTAGE_VIOLATION_HISTOGRAM_25_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_VIOLATION_HISTOGRAM_25_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageViolationHistogramCountersModule[24],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2453,
        .nvBlockLength              = NVM_VOLTAGE_VIOLATION_HISTOGRAM_26_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_VIOLATION_HISTOGRAM_26_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageViolationHistogramCountersModule[25],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2457,
        .nvBlockLength              = NVM_VOLTAGE_VIOLATION_HISTOGRAM_27_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_VIOLATION_HISTOGRAM_27_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageViolationHistogramCountersModule[26],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2461,
        .nvBlockLength              = NVM_VOLTAGE_VIOLATION_HISTOGRAM_28_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_VIOLATION_HISTOGRAM_28_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageViolationHistogramCountersModule[27],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2465,
        .nvBlockLength              = NVM_VOLTAGE_VIOLATION_HISTOGRAM_29_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_VIOLATION_HISTOGRAM_29_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageViolationHistogramCountersModule[28],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2469,
        .nvBlockLength              = NVM_VOLTAGE_VIOLATION_HISTOGRAM_30_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_VIOLATION_HISTOGRAM_30_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&voltageViolationHistogramCountersModule[29],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = true,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2473,
        .nvBlockLength              = NVM_ID_ALLOCATION_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_ID_ALLOCATION_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)NULL,
        .readRamBlockFromNVCallback = (NVM_ReadRamBlockFromNVCallbackFunctionType)idAllocation_checkNvm,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = false,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = (NVM_WriteRAMBlockToNVCallbackFunctionType)idAllocation_copyNvmForWrite,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2476,
        .nvBlockLength              = NVM_WARRANTY_DATA_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_WARRANTY_DATA_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&warrantyNVM,
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2626,
        .nvBlockLength              = NVM_STATE_FUNCTIONS_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_STATE_FUNCTIONS_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&stmNVM,
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = false,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = true,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2635,
        .nvBlockLength              = NVM_CPS_DATA_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_CPS_DATA_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)NULL,
        .readRamBlockFromNVCallback = (NVM_ReadRamBlockFromNVCallbackFunctionType)cps_checkNvm,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = false,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = (NVM_WriteRAMBlockToNVCallbackFunctionType)cps_copyNvmForWrite,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = true,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2643,
        .nvBlockLength              = NVM_PROTOCOL_SELECTION_DATA_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_PROTOCOL_SELECTION_DATA_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)NULL,
        .readRamBlockFromNVCallback = (NVM_ReadRamBlockFromNVCallbackFunctionType)protocolSelection_checkNvm,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = false,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = (NVM_WriteRAMBlockToNVCallbackFunctionType)protocolSelection_copyNvmForWrite,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2645,
        .nvBlockLength              = NVM_BATTERY_CURRENT_TEMPERATURE_HISTOGRAM_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_BATTERY_CURRENT_TEMPERATURE_HISTOGRAM_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&batteryCurrentTemperatureHistogramCounters,
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2843,
        .nvBlockLength              = NVM_CONTACTOR_HISTOGRAM_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_CONTACTOR_HISTOGRAM_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&contactorHistogramCounters,
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = true,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2883,
        .nvBlockLength              = NVM_CURRENT_VIOLATION_HISTOGRAM_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_CURRENT_VIOLATION_HISTOGRAM_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)NULL,
        .readRamBlockFromNVCallback = (NVM_ReadRamBlockFromNVCallbackFunctionType)currentViolationHistogram_checkNvm,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = (NVM_WriteRAMBlockToNVCallbackFunctionType)currentViolationHistogram_copyNvmForWrite,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = true,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2902,
        .nvBlockLength              = NVM_PERIODIC_WAKE_UP_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_PERIODIC_WAKE_UP_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)NULL,
        .readRamBlockFromNVCallback = (NVM_ReadRamBlockFromNVCallbackFunctionType)periodicWakeUp_checkNvm,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = false,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = (NVM_WriteRAMBlockToNVCallbackFunctionType)periodicWakeUp_copyNvmForWrite,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = true,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 2905,
        .nvBlockLength              = NVM_TASK_PERFORMANCE_MEASUREMENT_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TASK_PERFORMANCE_MEASUREMENT_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)NULL,
        .readRamBlockFromNVCallback = (NVM_ReadRamBlockFromNVCallbackFunctionType)taskPerformanceMeasurement_checkNvm,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = (NVM_WriteRAMBlockToNVCallbackFunctionType)taskPerformanceMeasurement_copyNvmForWrite,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = true,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3148,
        .nvBlockLength              = NVM_STACK_USAGE_MONITOR_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_STACK_USAGE_MONITOR_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)NULL,
        .readRamBlockFromNVCallback = (NVM_ReadRamBlockFromNVCallbackFunctionType)stackUsageMonitor_checkNvm,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = (NVM_WriteRAMBlockToNVCallbackFunctionType)stackUsageMonitor_copyNvmForWrite,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3154,
        .nvBlockLength              = NVM_LIB_IDENTIFICATION_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_LIB_IDENTIFICATION_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&libIdentificationNvm,
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = true,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3525,
        .nvBlockLength              = NVM_DEM_UDS_META_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DEM_UDS_META_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)NULL,
        .readRamBlockFromNVCallback = (NVM_ReadRamBlockFromNVCallbackFunctionType)demUDS_nvmReadMetadataCallback,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = (NVM_WriteRAMBlockToNVCallbackFunctionType)demUDS_nvmWriteMetadataCallback,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_DATASET,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = false,
        .crcType                    = NVM_CRC_NONE,
        .nvBlockBaseNumber          = 3577,
        .nvBlockLength              = NVM_DTC_SNAPSHOT_BLOCK_SIZE,
        .nvBlockNum                 = 50,
        .nvramBlockIdentifier       = NVM_DTC_SNAPSHOT_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)NULL,
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = false,
        .selectBlockForWriteAll     = false,
        .singleBlockCallback        = demUDS_nvmSnapshotCallback,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_DATASET,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = false,
        .crcType                    = NVM_CRC_NONE,
        .nvBlockBaseNumber          = 3777,
        .nvBlockLength              = NVM_DTC_EXTENDED_DATA_BLOCK_SIZE,
        .nvBlockNum                 = 50,
        .nvramBlockIdentifier       = NVM_DTC_EXTENDED_DATA_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)NULL,
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = false,
        .selectBlockForWriteAll     = false,
        .singleBlockCallback        = demUDS_nvmExtendedDataCallback,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = true,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3877,
        .nvBlockLength              = NVM_TIMESTAMP_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TIMESTAMP_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)NULL,
        .readRamBlockFromNVCallback = (NVM_ReadRamBlockFromNVCallbackFunctionType)timestamp_checkNvm,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = (NVM_WriteRAMBlockToNVCallbackFunctionType)timestamp_copyNvmForWrite,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC8,
        .nvBlockBaseNumber          = 3879,
        .nvBlockLength              = NVM_VEHICLE_MANUFACTURER_DATA_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VEHICLE_MANUFACTURER_DATA_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&vehicleManufacturerNvm,
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = true,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3882,
        .nvBlockLength              = NVM_ENERGY_COUNTER_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_ENERGY_COUNTER_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)NULL,
        .readRamBlockFromNVCallback = (NVM_ReadRamBlockFromNVCallbackFunctionType)energyCounter_checkNvm,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = (NVM_WriteRAMBlockToNVCallbackFunctionType)energyCounter_copyNvmForWrite,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC8,
        .nvBlockBaseNumber          = 3886,
        .nvBlockLength              = NVM_ECU_DATE_DATA_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_ECU_DATE_DATA_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&ecuDateNvm,
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = false,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = true,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = true,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3887,
        .nvBlockLength              = NVM_DIAGNOSTIC_TIMES_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DIAGNOSTIC_TIMES_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)NULL,
        .readRamBlockFromNVCallback = (NVM_ReadRamBlockFromNVCallbackFunctionType)diagnosticTimes_checkNvm,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = (NVM_WriteRAMBlockToNVCallbackFunctionType)diagnosticTimes_copyNvmForWrite,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = true,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC16,
        .nvBlockBaseNumber          = 3891,
        .nvBlockLength              = NVM_CPS_MONITOR_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_CPS_MONITOR_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)NULL,
        .readRamBlockFromNVCallback = (NVM_ReadRamBlockFromNVCallbackFunctionType)cpsMonitor_checkNvm,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = (NVM_WriteRAMBlockToNVCallbackFunctionType)cpsMonitor_copyNvmForWrite,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3893,
        .nvBlockLength              = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_1_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_1_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&downscaledVoltageTemperatureHistogramCountersModule[0],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3897,
        .nvBlockLength              = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_2_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_2_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&downscaledVoltageTemperatureHistogramCountersModule[1],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3901,
        .nvBlockLength              = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_3_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_3_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&downscaledVoltageTemperatureHistogramCountersModule[2],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3905,
        .nvBlockLength              = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_4_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_4_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&downscaledVoltageTemperatureHistogramCountersModule[3],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3909,
        .nvBlockLength              = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_5_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_5_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&downscaledVoltageTemperatureHistogramCountersModule[4],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3913,
        .nvBlockLength              = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_6_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_6_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&downscaledVoltageTemperatureHistogramCountersModule[5],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3917,
        .nvBlockLength              = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_7_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_7_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&downscaledVoltageTemperatureHistogramCountersModule[6],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3921,
        .nvBlockLength              = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_8_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_8_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&downscaledVoltageTemperatureHistogramCountersModule[7],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3925,
        .nvBlockLength              = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_9_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_9_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&downscaledVoltageTemperatureHistogramCountersModule[8],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3929,
        .nvBlockLength              = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_10_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_10_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&downscaledVoltageTemperatureHistogramCountersModule[9],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3933,
        .nvBlockLength              = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_11_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_11_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&downscaledVoltageTemperatureHistogramCountersModule[10],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3937,
        .nvBlockLength              = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_12_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_12_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&downscaledVoltageTemperatureHistogramCountersModule[11],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3941,
        .nvBlockLength              = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_13_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_13_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&downscaledVoltageTemperatureHistogramCountersModule[12],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3945,
        .nvBlockLength              = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_14_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_14_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&downscaledVoltageTemperatureHistogramCountersModule[13],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3949,
        .nvBlockLength              = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_15_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_15_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&downscaledVoltageTemperatureHistogramCountersModule[14],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3953,
        .nvBlockLength              = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_16_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_16_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&downscaledVoltageTemperatureHistogramCountersModule[15],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3957,
        .nvBlockLength              = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_17_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_17_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&downscaledVoltageTemperatureHistogramCountersModule[16],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3961,
        .nvBlockLength              = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_18_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_18_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&downscaledVoltageTemperatureHistogramCountersModule[18],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3965,
        .nvBlockLength              = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_19_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_19_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&downscaledVoltageTemperatureHistogramCountersModule[19],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3969,
        .nvBlockLength              = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_20_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_20_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&downscaledVoltageTemperatureHistogramCountersModule[20],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3973,
        .nvBlockLength              = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_21_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_21_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&downscaledVoltageTemperatureHistogramCountersModule[21],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3977,
        .nvBlockLength              = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_22_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_22_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&downscaledVoltageTemperatureHistogramCountersModule[22],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3981,
        .nvBlockLength              = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_23_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_23_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&downscaledVoltageTemperatureHistogramCountersModule[23],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3985,
        .nvBlockLength              = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_24_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_24_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&downscaledVoltageTemperatureHistogramCountersModule[24],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3989,
        .nvBlockLength              = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_25_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_25_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&downscaledVoltageTemperatureHistogramCountersModule[25],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3993,
        .nvBlockLength              = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_26_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_26_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&downscaledVoltageTemperatureHistogramCountersModule[26],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 3997,
        .nvBlockLength              = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_27_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_27_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&downscaledVoltageTemperatureHistogramCountersModule[27],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 4001,
        .nvBlockLength              = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_28_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_28_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&downscaledVoltageTemperatureHistogramCountersModule[28],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 4005,
        .nvBlockLength              = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_29_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_29_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&downscaledVoltageTemperatureHistogramCountersModule[29],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 4009,
        .nvBlockLength              = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_30_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_30_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&downscaledVoltageTemperatureHistogramCountersModule[30],
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = true,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 4013,
        .nvBlockLength              = NVM_KBS_INTERFACE_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_KBS_INTERFACE_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)NULL,
        .readRamBlockFromNVCallback = (NVM_ReadRamBlockFromNVCallbackFunctionType)kbsIntegration_nvmReadCallback,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = (NVM_WriteRAMBlockToNVCallbackFunctionType)kbsIntegration_nvmWriteCallback,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = true,
        .maxNumOfReadRetries        = 1,
        .maxNumOfWriteRetries       = 1,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 9014,
        .nvBlockLength              = NVM_EVENT_DATA_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_EVENT_DATA_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)NULL,
        .readRamBlockFromNVCallback = (NVM_ReadRamBlockFromNVCallbackFunctionType)eventData_checkNvm,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = (NVM_WriteRAMBlockToNVCallbackFunctionType)eventData_copyNvmForWrite,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = true,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 9018,
        .nvBlockLength              = NVM_CURRENT_VIOLATION_LOG_HISTOGRAM_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_CURRENT_VIOLATION_LOG_HISTOGRAM_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)NULL,
        .readRamBlockFromNVCallback = (NVM_ReadRamBlockFromNVCallbackFunctionType)currentViolationLogHistogram_checkNvm,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = (NVM_WriteRAMBlockToNVCallbackFunctionType)currentViolationLogHistogram_copyNvmForWrite,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = true,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 9025,
        .nvBlockLength              = NVM_BATTERY_CONTACTOR_HISTOGRAM_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_BATTERY_CONTACTOR_HISTOGRAM_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)NULL,
        .readRamBlockFromNVCallback = (NVM_ReadRamBlockFromNVCallbackFunctionType)batteryContactorHistogram_checkNvm,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = (NVM_WriteRAMBlockToNVCallbackFunctionType)batteryContactorHistogram_copyNvmForWrite,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = true,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 9050,
        .nvBlockLength              = NVM_MASTER_PCB_TEMPERATURE_HISTOGRAM_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_MASTER_PCB_TEMPERATURE_HISTOGRAM_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)NULL,
        .readRamBlockFromNVCallback = (NVM_ReadRamBlockFromNVCallbackFunctionType)masterPcbTemperatureHistogram_checkNvm,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = (NVM_WriteRAMBlockToNVCallbackFunctionType)masterPcbTemperatureHistogram_copyNvmForWrite,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = true,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 9056,
        .nvBlockLength              = NVM_SOC_TEMPERATURE_HISTOGRAM_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_SOC_TEMPERATURE_HISTOGRAM_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)NULL,
        .readRamBlockFromNVCallback = (NVM_ReadRamBlockFromNVCallbackFunctionType)socTemperatureHistogram_checkNvm,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = (NVM_WriteRAMBlockToNVCallbackFunctionType)socTemperatureHistogram_copyNvmForWrite,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = true,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 9085,
        .nvBlockLength              = NVM_VOLTAGE_CONTACTOR_HISTOGRAM_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_VOLTAGE_CONTACTOR_HISTOGRAM_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)NULL,
        .readRamBlockFromNVCallback = (NVM_ReadRamBlockFromNVCallbackFunctionType)voltageContactorHistogram_checkNvm,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = (NVM_WriteRAMBlockToNVCallbackFunctionType)voltageContactorHistogram_copyNvmForWrite,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = false,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 9096,
        .nvBlockLength              = NVM_TESTER_SERIAL_NUMBER_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_TESTER_SERIAL_NUMBER_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)&testerSerialNumberNvm,
        .readRamBlockFromNVCallback = NULL,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = NULL,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = true,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 9102,
        .nvBlockLength              = NVM_DEM_NVM_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_DEM_NVM_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)NULL,
        .readRamBlockFromNVCallback = (NVM_ReadRamBlockFromNVCallbackFunctionType)demNvm_checkNvm,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = (NVM_WriteRAMBlockToNVCallbackFunctionType)demNvm_copyNvmForWrite,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    },
    {
        .blockManagementType        = NVM_BLOCK_NATIVE,
        .useSyncMechanism           = true,
        .maxNumOfReadRetries        = 3,
        .maxNumOfWriteRetries       = 3,
        .blockUseCrc                = true,
        .crcType                    = NVM_CRC32,
        .nvBlockBaseNumber          = 9112,
        .nvBlockLength              = NVM_SHUTDOWN_TIME_MEASUREMENT_BLOCK_SIZE,
        .nvBlockNum                 = 1,
        .nvramBlockIdentifier       = NVM_SHUTDOWN_TIME_MEASUREMENT_BLOCK_ID,
        .ramBlockDataAddress        = (uint8_t*)NULL,
        .readRamBlockFromNVCallback = (NVM_ReadRamBlockFromNVCallbackFunctionType)shutdownTimeMeasurement_checkNvm,
        .romBlockDataAddress        = NULL,
        .romBlockNum                = 0,
        .selectBlockForReadAll      = true,
        .selectBlockForWriteAll     = true,
        .singleBlockCallback        = NULL,
        .writeRAMBlockToNVCallback  = (NVM_WriteRAMBlockToNVCallbackFunctionType)shutdownTimeMeasurement_copyNvmForWrite,
        .initBlockCallback          = NULL,
        .nvramDeviceId              = 0,
#if defined(NVM_USE_BLOCK_WRITE_PROTECTION) && NVM_USE_BLOCK_WRITE_PROTECTION == CONFIG_ENABLED
        .writeBlockOnce = false,
#endif
    }
};

const NvmConfig nvmCfg = {
    .common = {
        .multiBlockCallback = stmFct_nvmMultiBlockCallback,
        .numberOfBlocks     = sizeof(blockDescriptors) / sizeof(NvmBlockDescriptorType) },
    .blockDescriptors = &blockDescriptors[0]
};

//***************************************************************************//
//************************** PRIVATE FUNCTION DEFINITIONS *******************//
//***************************************************************************//

void nvm_config_checkSize(void)
{
    DEBUG_ASSERT(sizeof(EcuIdentificationNvmData) == NVM_ECU_IDENTIFICATION_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TaskBlockedMonitorNvm) == NVM_TASK_BLOCKED_MONITOR_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(SecurityAccessNvm) == NVM_UDS_SECURITY_ACCESS_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(ModuleVoltageTemperatureHistogramNvm) == NVM_MODULE_VOLTAGE_TEMPERATURE_HISTOGRAM_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(HeatingCurrentHistogramNvm) == NVM_HEATING_CURRENT_HISTOGRAM_1_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(HeatingCurrentHistogramNvm) == NVM_HEATING_CURRENT_HISTOGRAM_2_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(HeatingCurrentHistogramNvm) == NVM_HEATING_CURRENT_HISTOGRAM_3_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(HeatingCurrentHistogramNvm) == NVM_HEATING_CURRENT_HISTOGRAM_4_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(HeatingCurrentHistogramNvm) == NVM_HEATING_CURRENT_HISTOGRAM_5_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(HeatingCurrentHistogramNvm) == NVM_HEATING_CURRENT_HISTOGRAM_6_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(HeatingCurrentHistogramNvm) == NVM_HEATING_CURRENT_HISTOGRAM_7_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(HeatingCurrentHistogramNvm) == NVM_HEATING_CURRENT_HISTOGRAM_8_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(HeatingCurrentHistogramNvm) == NVM_HEATING_CURRENT_HISTOGRAM_9_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(HeatingCurrentHistogramNvm) == NVM_HEATING_CURRENT_HISTOGRAM_10_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(HeatingCurrentHistogramNvm) == NVM_HEATING_CURRENT_HISTOGRAM_11_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(HeatingCurrentHistogramNvm) == NVM_HEATING_CURRENT_HISTOGRAM_12_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(HeatingCurrentHistogramNvm) == NVM_HEATING_CURRENT_HISTOGRAM_13_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(HeatingCurrentHistogramNvm) == NVM_HEATING_CURRENT_HISTOGRAM_14_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(HeatingCurrentHistogramNvm) == NVM_HEATING_CURRENT_HISTOGRAM_15_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(HeatingCurrentHistogramNvm) == NVM_HEATING_CURRENT_HISTOGRAM_16_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(HeatingCurrentHistogramNvm) == NVM_HEATING_CURRENT_HISTOGRAM_17_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(HeatingCurrentHistogramNvm) == NVM_HEATING_CURRENT_HISTOGRAM_18_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(HeatingCurrentHistogramNvm) == NVM_HEATING_CURRENT_HISTOGRAM_19_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(HeatingCurrentHistogramNvm) == NVM_HEATING_CURRENT_HISTOGRAM_20_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(HeatingCurrentHistogramNvm) == NVM_HEATING_CURRENT_HISTOGRAM_21_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(HeatingCurrentHistogramNvm) == NVM_HEATING_CURRENT_HISTOGRAM_22_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(HeatingCurrentHistogramNvm) == NVM_HEATING_CURRENT_HISTOGRAM_23_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(HeatingCurrentHistogramNvm) == NVM_HEATING_CURRENT_HISTOGRAM_24_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(HeatingCurrentHistogramNvm) == NVM_HEATING_CURRENT_HISTOGRAM_25_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(HeatingCurrentHistogramNvm) == NVM_HEATING_CURRENT_HISTOGRAM_26_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(HeatingCurrentHistogramNvm) == NVM_HEATING_CURRENT_HISTOGRAM_27_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(HeatingCurrentHistogramNvm) == NVM_HEATING_CURRENT_HISTOGRAM_28_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(HeatingCurrentHistogramNvm) == NVM_HEATING_CURRENT_HISTOGRAM_29_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(HeatingCurrentHistogramNvm) == NVM_HEATING_CURRENT_HISTOGRAM_30_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TemperatureHistogramNvm) == NVM_TEMPERATURE_HISTOGRAM_1_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TemperatureHistogramNvm) == NVM_TEMPERATURE_HISTOGRAM_2_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TemperatureHistogramNvm) == NVM_TEMPERATURE_HISTOGRAM_3_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TemperatureHistogramNvm) == NVM_TEMPERATURE_HISTOGRAM_4_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TemperatureHistogramNvm) == NVM_TEMPERATURE_HISTOGRAM_5_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TemperatureHistogramNvm) == NVM_TEMPERATURE_HISTOGRAM_6_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TemperatureHistogramNvm) == NVM_TEMPERATURE_HISTOGRAM_7_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TemperatureHistogramNvm) == NVM_TEMPERATURE_HISTOGRAM_8_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TemperatureHistogramNvm) == NVM_TEMPERATURE_HISTOGRAM_9_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TemperatureHistogramNvm) == NVM_TEMPERATURE_HISTOGRAM_10_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TemperatureHistogramNvm) == NVM_TEMPERATURE_HISTOGRAM_11_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TemperatureHistogramNvm) == NVM_TEMPERATURE_HISTOGRAM_12_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TemperatureHistogramNvm) == NVM_TEMPERATURE_HISTOGRAM_13_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TemperatureHistogramNvm) == NVM_TEMPERATURE_HISTOGRAM_14_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TemperatureHistogramNvm) == NVM_TEMPERATURE_HISTOGRAM_15_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TemperatureHistogramNvm) == NVM_TEMPERATURE_HISTOGRAM_16_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TemperatureHistogramNvm) == NVM_TEMPERATURE_HISTOGRAM_17_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TemperatureHistogramNvm) == NVM_TEMPERATURE_HISTOGRAM_18_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TemperatureHistogramNvm) == NVM_TEMPERATURE_HISTOGRAM_19_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TemperatureHistogramNvm) == NVM_TEMPERATURE_HISTOGRAM_20_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TemperatureHistogramNvm) == NVM_TEMPERATURE_HISTOGRAM_21_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TemperatureHistogramNvm) == NVM_TEMPERATURE_HISTOGRAM_22_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TemperatureHistogramNvm) == NVM_TEMPERATURE_HISTOGRAM_23_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TemperatureHistogramNvm) == NVM_TEMPERATURE_HISTOGRAM_24_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TemperatureHistogramNvm) == NVM_TEMPERATURE_HISTOGRAM_25_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TemperatureHistogramNvm) == NVM_TEMPERATURE_HISTOGRAM_26_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TemperatureHistogramNvm) == NVM_TEMPERATURE_HISTOGRAM_27_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TemperatureHistogramNvm) == NVM_TEMPERATURE_HISTOGRAM_28_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TemperatureHistogramNvm) == NVM_TEMPERATURE_HISTOGRAM_29_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TemperatureHistogramNvm) == NVM_TEMPERATURE_HISTOGRAM_30_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageHistogramNvm) == NVM_VOLTAGE_HISTOGRAM_1_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageHistogramNvm) == NVM_VOLTAGE_HISTOGRAM_2_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageHistogramNvm) == NVM_VOLTAGE_HISTOGRAM_3_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageHistogramNvm) == NVM_VOLTAGE_HISTOGRAM_4_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageHistogramNvm) == NVM_VOLTAGE_HISTOGRAM_5_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageHistogramNvm) == NVM_VOLTAGE_HISTOGRAM_6_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageHistogramNvm) == NVM_VOLTAGE_HISTOGRAM_7_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageHistogramNvm) == NVM_VOLTAGE_HISTOGRAM_8_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageHistogramNvm) == NVM_VOLTAGE_HISTOGRAM_9_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageHistogramNvm) == NVM_VOLTAGE_HISTOGRAM_10_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageHistogramNvm) == NVM_VOLTAGE_HISTOGRAM_11_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageHistogramNvm) == NVM_VOLTAGE_HISTOGRAM_12_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageHistogramNvm) == NVM_VOLTAGE_HISTOGRAM_13_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageHistogramNvm) == NVM_VOLTAGE_HISTOGRAM_14_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageHistogramNvm) == NVM_VOLTAGE_HISTOGRAM_15_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageHistogramNvm) == NVM_VOLTAGE_HISTOGRAM_16_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageHistogramNvm) == NVM_VOLTAGE_HISTOGRAM_17_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageHistogramNvm) == NVM_VOLTAGE_HISTOGRAM_18_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageHistogramNvm) == NVM_VOLTAGE_HISTOGRAM_19_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageHistogramNvm) == NVM_VOLTAGE_HISTOGRAM_20_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageHistogramNvm) == NVM_VOLTAGE_HISTOGRAM_21_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageHistogramNvm) == NVM_VOLTAGE_HISTOGRAM_22_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageHistogramNvm) == NVM_VOLTAGE_HISTOGRAM_23_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageHistogramNvm) == NVM_VOLTAGE_HISTOGRAM_24_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageHistogramNvm) == NVM_VOLTAGE_HISTOGRAM_25_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageHistogramNvm) == NVM_VOLTAGE_HISTOGRAM_26_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageHistogramNvm) == NVM_VOLTAGE_HISTOGRAM_27_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageHistogramNvm) == NVM_VOLTAGE_HISTOGRAM_28_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageHistogramNvm) == NVM_VOLTAGE_HISTOGRAM_29_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageHistogramNvm) == NVM_VOLTAGE_HISTOGRAM_30_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageViolationHistogramNvm) == NVM_VOLTAGE_VIOLATION_HISTOGRAM_1_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageViolationHistogramNvm) == NVM_VOLTAGE_VIOLATION_HISTOGRAM_2_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageViolationHistogramNvm) == NVM_VOLTAGE_VIOLATION_HISTOGRAM_3_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageViolationHistogramNvm) == NVM_VOLTAGE_VIOLATION_HISTOGRAM_4_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageViolationHistogramNvm) == NVM_VOLTAGE_VIOLATION_HISTOGRAM_5_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageViolationHistogramNvm) == NVM_VOLTAGE_VIOLATION_HISTOGRAM_6_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageViolationHistogramNvm) == NVM_VOLTAGE_VIOLATION_HISTOGRAM_7_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageViolationHistogramNvm) == NVM_VOLTAGE_VIOLATION_HISTOGRAM_8_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageViolationHistogramNvm) == NVM_VOLTAGE_VIOLATION_HISTOGRAM_9_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageViolationHistogramNvm) == NVM_VOLTAGE_VIOLATION_HISTOGRAM_10_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageViolationHistogramNvm) == NVM_VOLTAGE_VIOLATION_HISTOGRAM_11_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageViolationHistogramNvm) == NVM_VOLTAGE_VIOLATION_HISTOGRAM_12_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageViolationHistogramNvm) == NVM_VOLTAGE_VIOLATION_HISTOGRAM_13_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageViolationHistogramNvm) == NVM_VOLTAGE_VIOLATION_HISTOGRAM_14_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageViolationHistogramNvm) == NVM_VOLTAGE_VIOLATION_HISTOGRAM_15_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageViolationHistogramNvm) == NVM_VOLTAGE_VIOLATION_HISTOGRAM_16_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageViolationHistogramNvm) == NVM_VOLTAGE_VIOLATION_HISTOGRAM_17_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageViolationHistogramNvm) == NVM_VOLTAGE_VIOLATION_HISTOGRAM_18_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageViolationHistogramNvm) == NVM_VOLTAGE_VIOLATION_HISTOGRAM_19_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageViolationHistogramNvm) == NVM_VOLTAGE_VIOLATION_HISTOGRAM_20_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageViolationHistogramNvm) == NVM_VOLTAGE_VIOLATION_HISTOGRAM_21_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageViolationHistogramNvm) == NVM_VOLTAGE_VIOLATION_HISTOGRAM_22_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageViolationHistogramNvm) == NVM_VOLTAGE_VIOLATION_HISTOGRAM_23_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageViolationHistogramNvm) == NVM_VOLTAGE_VIOLATION_HISTOGRAM_24_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageViolationHistogramNvm) == NVM_VOLTAGE_VIOLATION_HISTOGRAM_25_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageViolationHistogramNvm) == NVM_VOLTAGE_VIOLATION_HISTOGRAM_26_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageViolationHistogramNvm) == NVM_VOLTAGE_VIOLATION_HISTOGRAM_27_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageViolationHistogramNvm) == NVM_VOLTAGE_VIOLATION_HISTOGRAM_28_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageViolationHistogramNvm) == NVM_VOLTAGE_VIOLATION_HISTOGRAM_29_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VoltageViolationHistogramNvm) == NVM_VOLTAGE_VIOLATION_HISTOGRAM_30_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(WarrantyDataNvm) == NVM_WARRANTY_DATA_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(StateMachineNvm) == NVM_STATE_FUNCTIONS_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(BatteryCurrentTemperatureHistogramNvm) == NVM_BATTERY_CURRENT_TEMPERATURE_HISTOGRAM_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(ContactorHistogramNvm) == NVM_CONTACTOR_HISTOGRAM_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(LibIdentificationNvmData) == NVM_LIB_IDENTIFICATION_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(VehicleManufacturerNvmData) == NVM_VEHICLE_MANUFACTURER_DATA_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(EcuDateNvmData) == NVM_ECU_DATE_DATA_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(CPSoutNvm) == NVM_CPS_MONITOR_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(DownscaledVoltageTemperatureHistogramNvm) == NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_1_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(DownscaledVoltageTemperatureHistogramNvm) == NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_2_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(DownscaledVoltageTemperatureHistogramNvm) == NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_3_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(DownscaledVoltageTemperatureHistogramNvm) == NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_4_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(DownscaledVoltageTemperatureHistogramNvm) == NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_5_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(DownscaledVoltageTemperatureHistogramNvm) == NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_6_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(DownscaledVoltageTemperatureHistogramNvm) == NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_7_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(DownscaledVoltageTemperatureHistogramNvm) == NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_8_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(DownscaledVoltageTemperatureHistogramNvm) == NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_9_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(DownscaledVoltageTemperatureHistogramNvm) == NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_10_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(DownscaledVoltageTemperatureHistogramNvm) == NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_11_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(DownscaledVoltageTemperatureHistogramNvm) == NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_12_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(DownscaledVoltageTemperatureHistogramNvm) == NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_13_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(DownscaledVoltageTemperatureHistogramNvm) == NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_14_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(DownscaledVoltageTemperatureHistogramNvm) == NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_15_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(DownscaledVoltageTemperatureHistogramNvm) == NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_16_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(DownscaledVoltageTemperatureHistogramNvm) == NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_17_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(DownscaledVoltageTemperatureHistogramNvm) == NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_18_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(DownscaledVoltageTemperatureHistogramNvm) == NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_19_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(DownscaledVoltageTemperatureHistogramNvm) == NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_20_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(DownscaledVoltageTemperatureHistogramNvm) == NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_21_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(DownscaledVoltageTemperatureHistogramNvm) == NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_22_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(DownscaledVoltageTemperatureHistogramNvm) == NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_23_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(DownscaledVoltageTemperatureHistogramNvm) == NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_24_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(DownscaledVoltageTemperatureHistogramNvm) == NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_25_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(DownscaledVoltageTemperatureHistogramNvm) == NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_26_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(DownscaledVoltageTemperatureHistogramNvm) == NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_27_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(DownscaledVoltageTemperatureHistogramNvm) == NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_28_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(DownscaledVoltageTemperatureHistogramNvm) == NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_29_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(DownscaledVoltageTemperatureHistogramNvm) == NVM_DOWNSCALED_VOLTAGE_TEMPERATURE_HISTOGRAM_30_BLOCK_SIZE);
    DEBUG_ASSERT(sizeof(TesterSerialNumberNvmData) == NVM_TESTER_SERIAL_NUMBER_BLOCK_SIZE);
}


//***************************************************************************//
//************************** PUBLIC FUNCTION DEFINITIONS * ******************//
//***************************************************************************//
