# Digital-electronics-1

## nadpis druhe urovne



```vhdl
architecture dataflow of gates is
begin
    for_o  <= a_i or b_i;
    fand_o <= a_i and b_i;
    fxor_o <= a_i xor b_i;

end architecture dataflow;
```

[I'm an inline-style link](https://www.google.com)
