{
    "type": "addrmap",
    "addr_span_bytes": 80,
    "inst_name": "sequencer_regs",
    "addr_offset": 0,
    "children": [
        {
            "type": "reg",
            "inst_name": "IFR",
            "addr_offset": 0,
            "regwidth": 32,
            "min_accesswidth": 32,
            "children": [
                {
                    "type": "field",
                    "inst_name": "fanfault",
                    "lsb": 0,
                    "msb": 0,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Fan Fault"
                },
                {
                    "type": "field",
                    "inst_name": "thermtrip",
                    "lsb": 1,
                    "msb": 1,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Thermtrip- Thermal trip indicated from SP5 (sticky since fpga reset or last clear)"
                },
                {
                    "type": "field",
                    "inst_name": "smerr_assert",
                    "lsb": 2,
                    "msb": 2,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "SMERR_L asserted low while CPU was powered up"
                },
                {
                    "type": "field",
                    "inst_name": "a0mapo",
                    "lsb": 3,
                    "msb": 3,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "A1A0 MAPO- A fault in the A1-A0 domain(s) caused a MAPO (sticky since fpga reset or last clear)"
                },
                {
                    "type": "field",
                    "inst_name": "nicmapo",
                    "lsb": 4,
                    "msb": 4,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Nic MAPO- A fault in the A0 domain caused a MAPO (sticky since fpga reset or last clear)"
                },
                {
                    "type": "field",
                    "inst_name": "amd_pwrok_fedge",
                    "lsb": 5,
                    "msb": 5,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "AMD PWROK falling edge while in >=A0 (sticky since fpga reset or last clear)"
                },
                {
                    "type": "field",
                    "inst_name": "amd_rstn_fedge",
                    "lsb": 6,
                    "msb": 6,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "AMD RESET falling edge while in >=A0 (sticky since fpga reset or last clear)"
                }
            ]
        },
        {
            "type": "reg",
            "inst_name": "IER",
            "addr_offset": 4,
            "regwidth": 32,
            "min_accesswidth": 32,
            "children": [
                {
                    "type": "field",
                    "inst_name": "fanfault",
                    "lsb": 0,
                    "msb": 0,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Fan Fault"
                },
                {
                    "type": "field",
                    "inst_name": "thermtrip",
                    "lsb": 1,
                    "msb": 1,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Thermtrip- Thermal trip indicated from SP5 (sticky since fpga reset or last clear)"
                },
                {
                    "type": "field",
                    "inst_name": "smerr_assert",
                    "lsb": 2,
                    "msb": 2,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "SMERR_L asserted low while CPU was powered up"
                },
                {
                    "type": "field",
                    "inst_name": "a0mapo",
                    "lsb": 3,
                    "msb": 3,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "A1A0 MAPO- A fault in the A1-A0 domain(s) caused a MAPO (sticky since fpga reset or last clear)"
                },
                {
                    "type": "field",
                    "inst_name": "nicmapo",
                    "lsb": 4,
                    "msb": 4,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Nic MAPO- A fault in the A0 domain caused a MAPO (sticky since fpga reset or last clear)"
                },
                {
                    "type": "field",
                    "inst_name": "amd_pwrok_fedge",
                    "lsb": 5,
                    "msb": 5,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "AMD PWROK falling edge while in >=A0 (sticky since fpga reset or last clear)"
                },
                {
                    "type": "field",
                    "inst_name": "amd_rstn_fedge",
                    "lsb": 6,
                    "msb": 6,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "AMD RESET falling edge while in >=A0 (sticky since fpga reset or last clear)"
                }
            ]
        },
        {
            "type": "reg",
            "inst_name": "status",
            "addr_offset": 8,
            "regwidth": 32,
            "min_accesswidth": 32,
            "children": [
                {
                    "type": "field",
                    "inst_name": "fanpwrok",
                    "lsb": 0,
                    "msb": 0,
                    "reset": 0,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Fan power OK"
                },
                {
                    "type": "field",
                    "inst_name": "a0pwrok",
                    "lsb": 1,
                    "msb": 1,
                    "reset": 0,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "A0 power OK"
                },
                {
                    "type": "field",
                    "inst_name": "nicpwrok",
                    "lsb": 2,
                    "msb": 2,
                    "reset": 0,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "NIC power OK"
                },
                {
                    "type": "field",
                    "inst_name": "int_pend",
                    "lsb": 31,
                    "msb": 31,
                    "reset": 0,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Interrupt Pending Status (set if any enabled IRQ has its flag set)"
                }
            ]
        },
        {
            "type": "reg",
            "inst_name": "early_power_ctrl",
            "addr_offset": 12,
            "regwidth": 32,
            "min_accesswidth": 32,
            "children": [
                {
                    "type": "field",
                    "inst_name": "fan_hsc_east_disable",
                    "lsb": 0,
                    "msb": 0,
                    "reset": 0,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Fan East hotswap disable"
                },
                {
                    "type": "field",
                    "inst_name": "fan_hsc_central_disable",
                    "lsb": 1,
                    "msb": 1,
                    "reset": 0,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Fan Central hotswap disable"
                },
                {
                    "type": "field",
                    "inst_name": "fan_hsc_west_disable",
                    "lsb": 2,
                    "msb": 2,
                    "reset": 0,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Fan West hotswap disable"
                }
            ]
        },
        {
            "type": "reg",
            "inst_name": "early_power_rdbks",
            "addr_offset": 16,
            "regwidth": 32,
            "min_accesswidth": 32,
            "children": [
                {
                    "type": "field",
                    "inst_name": "fan_fail",
                    "lsb": 0,
                    "msb": 0,
                    "reset": 0,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Fan Fail: inversion of MAX31790ATI FAN_FAIL_N output (1=Fail asserted)"
                },
                {
                    "type": "field",
                    "inst_name": "fan_hsc_east_pg",
                    "lsb": 1,
                    "msb": 1,
                    "reset": 0,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Readback of fan East hotswap PG pin"
                },
                {
                    "type": "field",
                    "inst_name": "fan_hsc_central_pg",
                    "lsb": 2,
                    "msb": 2,
                    "reset": 0,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Readback of fan Central hotswap PG pin"
                },
                {
                    "type": "field",
                    "inst_name": "fan_hsc_west_pg",
                    "lsb": 3,
                    "msb": 3,
                    "reset": 0,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Readback of fan West hotswap PG pin"
                },
                {
                    "type": "field",
                    "inst_name": "fan_hsc_east_disable",
                    "lsb": 4,
                    "msb": 4,
                    "reset": 0,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Readback of fan East hotswap disable pin"
                },
                {
                    "type": "field",
                    "inst_name": "fan_hsc_central_disable",
                    "lsb": 5,
                    "msb": 5,
                    "reset": 0,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Readback of fan Central hotswap disable pin"
                },
                {
                    "type": "field",
                    "inst_name": "fan_hsc_west_disable",
                    "lsb": 6,
                    "msb": 6,
                    "reset": 0,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Readback of fan West hotswap disable pin"
                }
            ]
        },
        {
            "type": "reg",
            "inst_name": "power_ctrl",
            "addr_offset": 20,
            "regwidth": 32,
            "min_accesswidth": 32,
            "children": [
                {
                    "type": "field",
                    "inst_name": "a0_en",
                    "lsb": 0,
                    "msb": 0,
                    "reset": 0,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "A0 Group power enable (starts state machine). \nNote, no discrete A1 state control, it's a transitory state on the way to A0.\nSet to '1' to start the A2->A0/HP sequence. Set to '0' to disable, power off.\nNote that for fault cases, sw must clear and re-enable this bit as the state\nmachine only enables in response to rising edge changes."
                }
            ]
        },
        {
            "type": "reg",
            "inst_name": "seq_api_status",
            "addr_offset": 24,
            "regwidth": 32,
            "min_accesswidth": 32,
            "children": [
                {
                    "type": "field",
                    "inst_name": "a0_sm",
                    "lsb": 0,
                    "msb": 7,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Sequencer Status",
                    "encode": [
                        {
                            "name": "IDLE",
                            "value": 0
                        },
                        {
                            "name": "ENABLE_GRP_A",
                            "value": 1
                        },
                        {
                            "name": "SP5_EARLY_CHECKPOINT",
                            "value": 2
                        },
                        {
                            "name": "ENABLE_GRP_B",
                            "value": 3
                        },
                        {
                            "name": "ENABLE_GRP_C",
                            "value": 4
                        },
                        {
                            "name": "POWER_GOOD",
                            "value": 5
                        },
                        {
                            "name": "SP5_FINAL_CHECKPOINT",
                            "value": 8
                        },
                        {
                            "name": "DONE",
                            "value": 9
                        },
                        {
                            "name": "DISABLING",
                            "value": 10
                        },
                        {
                            "name": "FAULTED",
                            "value": 11
                        }
                    ]
                }
            ]
        },
        {
            "type": "reg",
            "inst_name": "seq_raw_status",
            "addr_offset": 28,
            "regwidth": 32,
            "min_accesswidth": 32,
            "children": [
                {
                    "type": "field",
                    "inst_name": "hw_sm",
                    "lsb": 0,
                    "msb": 7,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Sequencer Raw Status"
                }
            ]
        },
        {
            "type": "reg",
            "inst_name": "nic_api_status",
            "addr_offset": 32,
            "regwidth": 32,
            "min_accesswidth": 32,
            "children": [
                {
                    "type": "field",
                    "inst_name": "nic_sm",
                    "lsb": 0,
                    "msb": 7,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Nic SM Status",
                    "encode": [
                        {
                            "name": "IDLE",
                            "value": 0
                        },
                        {
                            "name": "ENABLE_POWER",
                            "value": 1
                        },
                        {
                            "name": "NIC_RESET",
                            "value": 2
                        },
                        {
                            "name": "DONE",
                            "value": 3
                        }
                    ]
                }
            ]
        },
        {
            "type": "reg",
            "inst_name": "nic_raw_status",
            "addr_offset": 36,
            "regwidth": 32,
            "min_accesswidth": 32,
            "children": [
                {
                    "type": "field",
                    "inst_name": "hw_sm",
                    "lsb": 0,
                    "msb": 7,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "NIC Sequencer Raw Status"
                }
            ]
        },
        {
            "type": "reg",
            "inst_name": "amd_reset_fedges",
            "addr_offset": 40,
            "regwidth": 32,
            "min_accesswidth": 32,
            "children": [
                {
                    "type": "field",
                    "inst_name": "counts",
                    "lsb": 0,
                    "msb": 7,
                    "reset": 0,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": "wclr",
                    "desc": "Falling edge counter of AMD's reset output while in A0/A0HP. Saturates at 255. Cleared by any write or starting a new power up"
                }
            ]
        },
        {
            "type": "reg",
            "inst_name": "amd_pwrok_fedges",
            "addr_offset": 44,
            "regwidth": 32,
            "min_accesswidth": 32,
            "children": [
                {
                    "type": "field",
                    "inst_name": "counts",
                    "lsb": 0,
                    "msb": 7,
                    "reset": 0,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": "wclr",
                    "desc": "Falling edge counter of AMD's PowerOK output while in A0/A0HP. Saturates at 255.  Cleared by any write or starting a new power up"
                }
            ]
        },
        {
            "type": "reg",
            "inst_name": "rail_enables",
            "addr_offset": 48,
            "regwidth": 32,
            "min_accesswidth": 32,
            "children": [
                {
                    "type": "field",
                    "inst_name": "abcdef_hsc",
                    "lsb": 0,
                    "msb": 0,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "DDR ABCDEF Hot Swap 12V controller"
                },
                {
                    "type": "field",
                    "inst_name": "ghijkl_hsc",
                    "lsb": 1,
                    "msb": 1,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "DDR GHIJKL Hot Swap 12V controller"
                },
                {
                    "type": "field",
                    "inst_name": "v1p5_rtc",
                    "lsb": 2,
                    "msb": 2,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Group A V1p5 RTC 1.5V"
                },
                {
                    "type": "field",
                    "inst_name": "v3p3_sp5",
                    "lsb": 3,
                    "msb": 3,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Group A rail V3p3 SP5"
                },
                {
                    "type": "field",
                    "inst_name": "v1p8_sp5",
                    "lsb": 4,
                    "msb": 4,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Group A rail V1p8 SP5"
                },
                {
                    "type": "field",
                    "inst_name": "v1p1_sp5",
                    "lsb": 5,
                    "msb": 5,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Group B rail V1p1 SP5"
                },
                {
                    "type": "field",
                    "inst_name": "vddio_sp5",
                    "lsb": 6,
                    "msb": 6,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Group C VDDIO SP5"
                },
                {
                    "type": "field",
                    "inst_name": "vddcr_cpu1",
                    "lsb": 7,
                    "msb": 7,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Group C VDDCR CPU1"
                },
                {
                    "type": "field",
                    "inst_name": "vddcr_cpu0",
                    "lsb": 8,
                    "msb": 8,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Group C VDDCR CPU0"
                },
                {
                    "type": "field",
                    "inst_name": "vddcr_soc",
                    "lsb": 9,
                    "msb": 9,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Group C VDDCR SOC"
                },
                {
                    "type": "field",
                    "inst_name": "nic_hsc_12v",
                    "lsb": 10,
                    "msb": 10,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "NIC nic_hsc_12v (discrete pg, shared enable with 5V)"
                },
                {
                    "type": "field",
                    "inst_name": "nic_hsc_5v",
                    "lsb": 11,
                    "msb": 11,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "NIC nic_hsc_5v (discrete pg, shared enable with 12V)"
                },
                {
                    "type": "field",
                    "inst_name": "v1p5_nic_a0hp",
                    "lsb": 12,
                    "msb": 12,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "NIC v1p5_nic_a0hp (discrete pg, enable cascade from nic 5V)"
                },
                {
                    "type": "field",
                    "inst_name": "v1p2_nic_pcie_a0hp",
                    "lsb": 13,
                    "msb": 13,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "NIC v1p2_nic_pcie_a0hp (discrete pg, enable cascade from nic 5V)"
                },
                {
                    "type": "field",
                    "inst_name": "v1p2_nic_enet_a0hp",
                    "lsb": 14,
                    "msb": 14,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "NIC v1p2_nic_enet_a0hp (discrete pg, enable cascade from nic 5V)"
                },
                {
                    "type": "field",
                    "inst_name": "v3p3_nic_a0hp",
                    "lsb": 15,
                    "msb": 15,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "NIC v3p3_nic_a0hp (discrete pg, enable cascade from nic 5V)"
                },
                {
                    "type": "field",
                    "inst_name": "v1p1_nic_a0hp",
                    "lsb": 16,
                    "msb": 16,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "NIC v1p1_nic_a0hp (discrete pg, enable cascade from nic 5V)"
                },
                {
                    "type": "field",
                    "inst_name": "v0p96_nic_vdd_a0hp",
                    "lsb": 17,
                    "msb": 17,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "NIC v0p96_nic_vdd_a0hp (discrete pg, enable cascade from nic 5V)"
                }
            ]
        },
        {
            "type": "reg",
            "inst_name": "rail_pgs",
            "addr_offset": 52,
            "regwidth": 32,
            "min_accesswidth": 32,
            "children": [
                {
                    "type": "field",
                    "inst_name": "abcdef_hsc",
                    "lsb": 0,
                    "msb": 0,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "DDR ABCDEF Hot Swap 12V controller"
                },
                {
                    "type": "field",
                    "inst_name": "ghijkl_hsc",
                    "lsb": 1,
                    "msb": 1,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "DDR GHIJKL Hot Swap 12V controller"
                },
                {
                    "type": "field",
                    "inst_name": "v1p5_rtc",
                    "lsb": 2,
                    "msb": 2,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Group A V1p5 RTC 1.5V"
                },
                {
                    "type": "field",
                    "inst_name": "v3p3_sp5",
                    "lsb": 3,
                    "msb": 3,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Group A rail V3p3 SP5"
                },
                {
                    "type": "field",
                    "inst_name": "v1p8_sp5",
                    "lsb": 4,
                    "msb": 4,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Group A rail V1p8 SP5"
                },
                {
                    "type": "field",
                    "inst_name": "v1p1_sp5",
                    "lsb": 5,
                    "msb": 5,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Group B rail V1p1 SP5"
                },
                {
                    "type": "field",
                    "inst_name": "vddio_sp5",
                    "lsb": 6,
                    "msb": 6,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Group C VDDIO SP5"
                },
                {
                    "type": "field",
                    "inst_name": "vddcr_cpu1",
                    "lsb": 7,
                    "msb": 7,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Group C VDDCR CPU1"
                },
                {
                    "type": "field",
                    "inst_name": "vddcr_cpu0",
                    "lsb": 8,
                    "msb": 8,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Group C VDDCR CPU0"
                },
                {
                    "type": "field",
                    "inst_name": "vddcr_soc",
                    "lsb": 9,
                    "msb": 9,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Group C VDDCR SOC"
                },
                {
                    "type": "field",
                    "inst_name": "nic_hsc_12v",
                    "lsb": 10,
                    "msb": 10,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "NIC nic_hsc_12v (discrete pg, shared enable with 5V)"
                },
                {
                    "type": "field",
                    "inst_name": "nic_hsc_5v",
                    "lsb": 11,
                    "msb": 11,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "NIC nic_hsc_5v (discrete pg, shared enable with 12V)"
                },
                {
                    "type": "field",
                    "inst_name": "v1p5_nic_a0hp",
                    "lsb": 12,
                    "msb": 12,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "NIC v1p5_nic_a0hp (discrete pg, enable cascade from nic 5V)"
                },
                {
                    "type": "field",
                    "inst_name": "v1p2_nic_pcie_a0hp",
                    "lsb": 13,
                    "msb": 13,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "NIC v1p2_nic_pcie_a0hp (discrete pg, enable cascade from nic 5V)"
                },
                {
                    "type": "field",
                    "inst_name": "v1p2_nic_enet_a0hp",
                    "lsb": 14,
                    "msb": 14,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "NIC v1p2_nic_enet_a0hp (discrete pg, enable cascade from nic 5V)"
                },
                {
                    "type": "field",
                    "inst_name": "v3p3_nic_a0hp",
                    "lsb": 15,
                    "msb": 15,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "NIC v3p3_nic_a0hp (discrete pg, enable cascade from nic 5V)"
                },
                {
                    "type": "field",
                    "inst_name": "v1p1_nic_a0hp",
                    "lsb": 16,
                    "msb": 16,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "NIC v1p1_nic_a0hp (discrete pg, enable cascade from nic 5V)"
                },
                {
                    "type": "field",
                    "inst_name": "v0p96_nic_vdd_a0hp",
                    "lsb": 17,
                    "msb": 17,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "NIC v0p96_nic_vdd_a0hp (discrete pg, enable cascade from nic 5V)"
                }
            ]
        },
        {
            "type": "reg",
            "inst_name": "rail_pgs_max_hold",
            "addr_offset": 56,
            "regwidth": 32,
            "min_accesswidth": 32,
            "children": [
                {
                    "type": "field",
                    "inst_name": "abcdef_hsc",
                    "lsb": 0,
                    "msb": 0,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "DDR ABCDEF Hot Swap 12V controller"
                },
                {
                    "type": "field",
                    "inst_name": "ghijkl_hsc",
                    "lsb": 1,
                    "msb": 1,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "DDR GHIJKL Hot Swap 12V controller"
                },
                {
                    "type": "field",
                    "inst_name": "v1p5_rtc",
                    "lsb": 2,
                    "msb": 2,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Group A V1p5 RTC 1.5V"
                },
                {
                    "type": "field",
                    "inst_name": "v3p3_sp5",
                    "lsb": 3,
                    "msb": 3,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Group A rail V3p3 SP5"
                },
                {
                    "type": "field",
                    "inst_name": "v1p8_sp5",
                    "lsb": 4,
                    "msb": 4,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Group A rail V1p8 SP5"
                },
                {
                    "type": "field",
                    "inst_name": "v1p1_sp5",
                    "lsb": 5,
                    "msb": 5,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Group B rail V1p1 SP5"
                },
                {
                    "type": "field",
                    "inst_name": "vddio_sp5",
                    "lsb": 6,
                    "msb": 6,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Group C VDDIO SP5"
                },
                {
                    "type": "field",
                    "inst_name": "vddcr_cpu1",
                    "lsb": 7,
                    "msb": 7,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Group C VDDCR CPU1"
                },
                {
                    "type": "field",
                    "inst_name": "vddcr_cpu0",
                    "lsb": 8,
                    "msb": 8,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Group C VDDCR CPU0"
                },
                {
                    "type": "field",
                    "inst_name": "vddcr_soc",
                    "lsb": 9,
                    "msb": 9,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Group C VDDCR SOC"
                },
                {
                    "type": "field",
                    "inst_name": "nic_hsc_12v",
                    "lsb": 10,
                    "msb": 10,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "NIC nic_hsc_12v (discrete pg, shared enable with 5V)"
                },
                {
                    "type": "field",
                    "inst_name": "nic_hsc_5v",
                    "lsb": 11,
                    "msb": 11,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "NIC nic_hsc_5v (discrete pg, shared enable with 12V)"
                },
                {
                    "type": "field",
                    "inst_name": "v1p5_nic_a0hp",
                    "lsb": 12,
                    "msb": 12,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "NIC v1p5_nic_a0hp (discrete pg, enable cascade from nic 5V)"
                },
                {
                    "type": "field",
                    "inst_name": "v1p2_nic_pcie_a0hp",
                    "lsb": 13,
                    "msb": 13,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "NIC v1p2_nic_pcie_a0hp (discrete pg, enable cascade from nic 5V)"
                },
                {
                    "type": "field",
                    "inst_name": "v1p2_nic_enet_a0hp",
                    "lsb": 14,
                    "msb": 14,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "NIC v1p2_nic_enet_a0hp (discrete pg, enable cascade from nic 5V)"
                },
                {
                    "type": "field",
                    "inst_name": "v3p3_nic_a0hp",
                    "lsb": 15,
                    "msb": 15,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "NIC v3p3_nic_a0hp (discrete pg, enable cascade from nic 5V)"
                },
                {
                    "type": "field",
                    "inst_name": "v1p1_nic_a0hp",
                    "lsb": 16,
                    "msb": 16,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "NIC v1p1_nic_a0hp (discrete pg, enable cascade from nic 5V)"
                },
                {
                    "type": "field",
                    "inst_name": "v0p96_nic_vdd_a0hp",
                    "lsb": 17,
                    "msb": 17,
                    "reset": null,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "NIC v0p96_nic_vdd_a0hp (discrete pg, enable cascade from nic 5V)"
                }
            ]
        },
        {
            "type": "reg",
            "inst_name": "sp5_readbacks",
            "addr_offset": 60,
            "regwidth": 32,
            "min_accesswidth": 32,
            "children": [
                {
                    "type": "field",
                    "inst_name": "smerr_l",
                    "lsb": 0,
                    "msb": 0,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "SMERR_L live status, note: only valid when SP5 rails are up (From SP5)"
                },
                {
                    "type": "field",
                    "inst_name": "thermtrip_l",
                    "lsb": 1,
                    "msb": 1,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Thermtrip_l live status, note: only valid when SP5 rails are up (From SP5)"
                },
                {
                    "type": "field",
                    "inst_name": "reset_l",
                    "lsb": 2,
                    "msb": 2,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "reset_l live status, note: only valid when SP5 rails are up (From SP5)"
                },
                {
                    "type": "field",
                    "inst_name": "pwr_ok",
                    "lsb": 3,
                    "msb": 3,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "pwr_ok live status, note: only meaningful when SP5 rails are up (From SP5)"
                },
                {
                    "type": "field",
                    "inst_name": "slp_s3_l",
                    "lsb": 4,
                    "msb": 4,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "slp_s3_l live status, note: only valid when SP5 rails are up (or being sequenced up) (From SP5)"
                },
                {
                    "type": "field",
                    "inst_name": "slp_s5_l",
                    "lsb": 5,
                    "msb": 5,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "slp_s5_l live status, note: only valid when SP5 rails are up (or being sequenced up) (From SP5)"
                },
                {
                    "type": "field",
                    "inst_name": "rsmrst_l",
                    "lsb": 6,
                    "msb": 6,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "rsmrst_l live status, (From FPGA to SP5)"
                },
                {
                    "type": "field",
                    "inst_name": "pwr_btn_l",
                    "lsb": 7,
                    "msb": 7,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "pwr_btn_l live status, (From FPGA to SP5)"
                },
                {
                    "type": "field",
                    "inst_name": "pwr_good",
                    "lsb": 8,
                    "msb": 8,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "pwr_btn_l live status, (From FPGA to SP5)"
                }
            ]
        },
        {
            "type": "reg",
            "inst_name": "nic_readbacks",
            "addr_offset": 64,
            "regwidth": 32,
            "min_accesswidth": 32,
            "children": [
                {
                    "type": "field",
                    "inst_name": "cld_rst_l",
                    "lsb": 0,
                    "msb": 0,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "cld_rst_l live status, (From FPGA to NIC)"
                },
                {
                    "type": "field",
                    "inst_name": "perst_l",
                    "lsb": 1,
                    "msb": 1,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "perst_l live status, (From FPGA to NIC)"
                },
                {
                    "type": "field",
                    "inst_name": "nic_mfg_mode_l",
                    "lsb": 2,
                    "msb": 2,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "nic_mfg_mode_l live status, (From FPGA to NIC)"
                },
                {
                    "type": "field",
                    "inst_name": "eeprom_wp_l",
                    "lsb": 3,
                    "msb": 3,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "eeprom_wp_l live status, note: only valid when SP5 rails are up (From FPGA to eeprom)"
                },
                {
                    "type": "field",
                    "inst_name": "eeprom_wp_buffer_oe_l",
                    "lsb": 4,
                    "msb": 4,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "eeprom_wp_buffer_oe_l live status, note: only valid when SP5 rails are up (From FPGA to buffer)"
                },
                {
                    "type": "field",
                    "inst_name": "flash_wp_l",
                    "lsb": 5,
                    "msb": 5,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "flash_wp_l live status, note: only valid when SP5 rails are up (From FPGA to flash)"
                },
                {
                    "type": "field",
                    "inst_name": "nic_pcie_clk_buff_oe_l",
                    "lsb": 6,
                    "msb": 6,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "nic_pcie_clk_buff_oe_l live status, note: only valid when SP5 rails are up (From FPGA to buffer)"
                },
                {
                    "type": "field",
                    "inst_name": "ext_rst_l",
                    "lsb": 7,
                    "msb": 7,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "ext_rst_l live status, note: only valid when NIC rails are up (From NIC)"
                },
                {
                    "type": "field",
                    "inst_name": "sp5_mfg_mode_l",
                    "lsb": 8,
                    "msb": 8,
                    "reset": null,
                    "sw_access": "r",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "sp5_mfg_mode_l live status, (From SP5 to FPGA)"
                }
            ]
        },
        {
            "type": "reg",
            "inst_name": "debug_enables",
            "addr_offset": 68,
            "regwidth": 32,
            "min_accesswidth": 32,
            "children": [
                {
                    "type": "field",
                    "inst_name": "ignore_sp5",
                    "lsb": 0,
                    "msb": 0,
                    "reset": 0,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Ignore sp5 allows the sequencer to bypass any SP5-related handshakes\nfor power debugging. Some rails may not completely power up without a load-slammer\nor other feedback device in place."
                },
                {
                    "type": "field",
                    "inst_name": "nic_override",
                    "lsb": 1,
                    "msb": 1,
                    "reset": 0,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Set to mux in the nic_override signals instead of the normal nic control signals"
                },
                {
                    "type": "field",
                    "inst_name": "force_nic_reset",
                    "lsb": 2,
                    "msb": 2,
                    "reset": 0,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Used for manually controlling the nic reset for debugging purposes"
                },
                {
                    "type": "field",
                    "inst_name": "force_mfg_mode",
                    "lsb": 3,
                    "msb": 3,
                    "reset": 0,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Let other logic run but directly force mfg mode_l to be asserted when set"
                }
            ]
        },
        {
            "type": "reg",
            "inst_name": "nic_overrides",
            "addr_offset": 72,
            "regwidth": 32,
            "min_accesswidth": 32,
            "children": [
                {
                    "type": "field",
                    "inst_name": "cld_rst_l",
                    "lsb": 0,
                    "msb": 0,
                    "reset": 0,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "cld_rst_l live status, (From FPGA to NIC)"
                },
                {
                    "type": "field",
                    "inst_name": "perst_l",
                    "lsb": 1,
                    "msb": 1,
                    "reset": 0,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "perst_l live status, (From FPGA to NIC)"
                },
                {
                    "type": "field",
                    "inst_name": "nic_mfg_mode_l",
                    "lsb": 2,
                    "msb": 2,
                    "reset": 0,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "nic_mfg_mode_l live status, (From FPGA to NIC)"
                },
                {
                    "type": "field",
                    "inst_name": "eeprom_wp_l",
                    "lsb": 3,
                    "msb": 3,
                    "reset": 0,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "eeprom_wp_l live status, note: only valid when SP5 rails are up (From FPGA to eeprom)"
                },
                {
                    "type": "field",
                    "inst_name": "eeprom_wp_buffer_oe_l",
                    "lsb": 4,
                    "msb": 4,
                    "reset": 1,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "eeprom_wp_buffer_oe_l live status, note: only valid when SP5 rails are up (From FPGA to buffer)"
                },
                {
                    "type": "field",
                    "inst_name": "flash_wp_l",
                    "lsb": 5,
                    "msb": 5,
                    "reset": 0,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "flash_wp_l live status, note: only valid when SP5 rails are up (From FPGA to flash)"
                },
                {
                    "type": "field",
                    "inst_name": "nic_pcie_clk_buff_oe_l",
                    "lsb": 6,
                    "msb": 6,
                    "reset": 1,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "nic_pcie_clk_buff_oe_l live status, note: only valid when SP5 rails are up (From FPGA to buffer)"
                }
            ]
        },
        {
            "type": "reg",
            "inst_name": "ignition_control",
            "addr_offset": 76,
            "regwidth": 32,
            "min_accesswidth": 32,
            "children": [
                {
                    "type": "field",
                    "inst_name": "mux_to_ignition",
                    "lsb": 0,
                    "msb": 0,
                    "reset": 0,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Set to 1 to isolate front FPGA and be connected to ignition flash instead"
                },
                {
                    "type": "field",
                    "inst_name": "ignition_creset",
                    "lsb": 1,
                    "msb": 1,
                    "reset": 0,
                    "sw_access": "rw",
                    "se_onread": null,
                    "se_onwrite": null,
                    "desc": "Ignition reconfigure trigger. This latches on once set since ignition should powercycle the IBC. Setting this bit results in an SP power-cycle"
                }
            ]
        }
    ]
}