# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../assignment4.gen/sources_1/ip/TableT3/sim/TableT3.v" \
"../../../../assignment4.gen/sources_1/ip/TableT2/sim/TableT2.v" \
"../../../../assignment4.gen/sources_1/ip/TableT1/sim/TableT1.v" \
"../../../../assignment4.gen/sources_1/ip/TableT0/sim/TableT0.v" \
"../../../../assignment4.gen/sources_1/ip/fixedKeySchedule/sim/fixedKeySchedule.v" \

sv xil_defaultlib  \
"../../../../assignment4.srcs/sources_1/new/AES.sv" \
"../../../../assignment4.srcs/sim_1/new/tb_AES.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
