#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jul 30 21:19:15 2025
# Process ID: 12176
# Current directory: D:/Mtech/z_placements/verilog_code/fifo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1244 D:\Mtech\z_placements\verilog_code\fifo\fifo.xpr
# Log file: D:/Mtech/z_placements/verilog_code/fifo/vivado.log
# Journal file: D:/Mtech/z_placements/verilog_code/fifo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Mtech/z_placements/verilog_code/fifo/fifo.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Mtech/z_placements/verilog_code/fifo/fifo.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/softwares/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1145.688 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  {D:/Mtech/z_placements/verilog_code/fifo/fifo.srcs/sources_1/new/fifo_mem.v D:/Mtech/z_placements/verilog_code/fifo/fifo.srcs/sources_1/new/asynchronous_fifo.v D:/Mtech/z_placements/verilog_code/fifo/fifo.srcs/sources_1/new/synchronizer.v D:/Mtech/z_placements/verilog_code/fifo/fifo.srcs/sources_1/new/wptr_handler.v D:/Mtech/z_placements/verilog_code/fifo/fifo.srcs/sources_1/new/rptr_handler.v}]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Mtech\z_placements\verilog_code\fifo\fifo.srcs\sources_1\new\wptr_handler.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Mtech\z_placements\verilog_code\fifo\fifo.srcs\sources_1\new\synchronizer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Mtech\z_placements\verilog_code\fifo\fifo.srcs\sources_1\new\asynchronous_fifo.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Mtech\z_placements\verilog_code\fifo\fifo.srcs\sources_1\new\fifo_mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Mtech\z_placements\verilog_code\fifo\fifo.srcs\sources_1\new\rptr_handler.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Mtech\z_placements\verilog_code\fifo\fifo.srcs\sim_1\new\async_fifo_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Mtech\z_placements\verilog_code\fifo\fifo.srcs\sources_1\new\wptr_handler.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Mtech\z_placements\verilog_code\fifo\fifo.srcs\sources_1\new\synchronizer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Mtech\z_placements\verilog_code\fifo\fifo.srcs\sources_1\new\asynchronous_fifo.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Mtech\z_placements\verilog_code\fifo\fifo.srcs\sources_1\new\fifo_mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Mtech\z_placements\verilog_code\fifo\fifo.srcs\sources_1\new\rptr_handler.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Mtech\z_placements\verilog_code\fifo\fifo.srcs\sim_1\new\async_fifo_TB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Mtech\z_placements\verilog_code\fifo\fifo.srcs\sources_1\new\wptr_handler.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Mtech\z_placements\verilog_code\fifo\fifo.srcs\sources_1\new\synchronizer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Mtech\z_placements\verilog_code\fifo\fifo.srcs\sources_1\new\asynchronous_fifo.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Mtech\z_placements\verilog_code\fifo\fifo.srcs\sources_1\new\fifo_mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Mtech\z_placements\verilog_code\fifo\fifo.srcs\sources_1\new\rptr_handler.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Mtech\z_placements\verilog_code\fifo\fifo.srcs\sim_1\new\async_fifo_TB.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Mtech/z_placements/verilog_code/fifo/fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'async_fifo_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Mtech/z_placements/verilog_code/fifo/fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj async_fifo_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mtech/z_placements/verilog_code/fifo/fifo.srcs/sources_1/new/asynchronous_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-311] analyzing module wptr_handler
INFO: [VRFC 10-311] analyzing module rptr_handler
INFO: [VRFC 10-2458] undeclared symbol rempty, assumed default net type wire [D:/Mtech/z_placements/verilog_code/fifo/fifo.srcs/sources_1/new/rptr_handler.v:34]
INFO: [VRFC 10-311] analyzing module fifo_mem
INFO: [VRFC 10-311] analyzing module asynchronous_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mtech/z_placements/verilog_code/fifo/fifo.srcs/sources_1/new/fifo_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_mem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'fifo_mem' [D:/Mtech/z_placements/verilog_code/fifo/fifo.srcs/sources_1/new/fifo_mem.v:22]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mtech/z_placements/verilog_code/fifo/fifo.srcs/sources_1/new/rptr_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rptr_handler
INFO: [VRFC 10-2458] undeclared symbol rempty, assumed default net type wire [D:/Mtech/z_placements/verilog_code/fifo/fifo.srcs/sources_1/new/rptr_handler.v:34]
WARNING: [VRFC 10-3609] overwriting previous definition of module 'rptr_handler' [D:/Mtech/z_placements/verilog_code/fifo/fifo.srcs/sources_1/new/rptr_handler.v:22]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mtech/z_placements/verilog_code/fifo/fifo.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
WARNING: [VRFC 10-3609] overwriting previous definition of module 'synchronizer' [D:/Mtech/z_placements/verilog_code/fifo/fifo.srcs/sources_1/new/synchronizer.v:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mtech/z_placements/verilog_code/fifo/fifo.srcs/sources_1/new/wptr_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wptr_handler
WARNING: [VRFC 10-3609] overwriting previous definition of module 'wptr_handler' [D:/Mtech/z_placements/verilog_code/fifo/fifo.srcs/sources_1/new/wptr_handler.v:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Mtech/z_placements/verilog_code/fifo/fifo.srcs/sim_1/new/async_fifo_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_fifo_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mtech/z_placements/verilog_code/fifo/fifo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Mtech/z_placements/verilog_code/fifo/fifo.sim/sim_1/behav/xsim'
"xelab -wto 065e1e6fd8744a4c952c1eaff93fd1f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot async_fifo_TB_behav xil_defaultlib.async_fifo_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 065e1e6fd8744a4c952c1eaff93fd1f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot async_fifo_TB_behav xil_defaultlib.async_fifo_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.synchronizer
Compiling module xil_defaultlib.wptr_handler
Compiling module xil_defaultlib.rptr_handler
Compiling module xil_defaultlib.fifo_mem
Compiling module xil_defaultlib.asynchronous_fifo_default
Compiling module xil_defaultlib.async_fifo_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot async_fifo_TB_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Mtech/z_placements/verilog_code/fifo/fifo.sim/sim_1/behav/xsim/xsim.dir/async_fifo_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 30 21:22:04 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1145.688 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Mtech/z_placements/verilog_code/fifo/fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "async_fifo_TB_behav -key {Behavioral:sim_1:Functional:async_fifo_TB} -tclbatch {async_fifo_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source async_fifo_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /async_fifo_TB/wdata_q was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'async_fifo_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1145.688 ; gain = 0.000
run 50 us
Time = 1575000: Comparison Passed: wr_data = 07 and rd_data = 07
Time = 1715000: Comparison Passed: wr_data = 1a and rd_data = 1a
Time = 1855000: Comparison Passed: wr_data = d1 and rd_data = d1
Time = 1995000: Comparison Passed: wr_data = c3 and rd_data = c3
Time = 2135000: Comparison Passed: wr_data = ea and rd_data = ea
Time = 2275000: Comparison Passed: wr_data = bd and rd_data = bd
Time = 2415000: Comparison Passed: wr_data = 59 and rd_data = 59
Time = 2555000: Comparison Passed: wr_data = f2 and rd_data = f2
Time = 2695000: Comparison Passed: wr_data = d8 and rd_data = d8
Time = 2835000: Comparison Passed: wr_data = 2a and rd_data = 2a
Time = 2975000: Comparison Passed: wr_data = b5 and rd_data = b5
Time = 3115000: Comparison Passed: wr_data = c2 and rd_data = c2
Time = 3255000: Comparison Passed: wr_data = e8 and rd_data = e8
Time = 3395000: Comparison Passed: wr_data = 0f and rd_data = 0f
Time = 3535000: Comparison Passed: wr_data = b4 and rd_data = b4
Time = 3675000: Comparison Passed: wr_data = c0 and rd_data = c0
Time = 3815000: Comparison Passed: wr_data = 39 and rd_data = 39
Time = 3955000: Comparison Passed: wr_data = 6a and rd_data = 6a
Time = 4095000: Comparison Passed: wr_data = 82 and rd_data = 82
Time = 4235000: Comparison Passed: wr_data = 21 and rd_data = 21
Time = 4375000: Comparison Passed: wr_data = 79 and rd_data = 79
Time = 4515000: Comparison Passed: wr_data = 37 and rd_data = 37
Time = 4655000: Comparison Passed: wr_data = e1 and rd_data = e1
Time = 4795000: Comparison Passed: wr_data = b2 and rd_data = b2
Time = 4935000: Comparison Passed: wr_data = a1 and rd_data = a1
Time = 5075000: Comparison Passed: wr_data = 64 and rd_data = 64
Time = 5215000: Comparison Passed: wr_data = d4 and rd_data = d4
Time = 5355000: Comparison Passed: wr_data = 1a and rd_data = 1a
Time = 5495000: Comparison Passed: wr_data = 9b and rd_data = 9b
Time = 5635000: Comparison Passed: wr_data = b5 and rd_data = b5
$finish called at time : 5755 ns : File "D:/Mtech/z_placements/verilog_code/fifo/fifo.srcs/sim_1/new/async_fifo_TB.v" Line 82
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/async_fifo_TB/as_fifo/fifom/wclk}} {{/async_fifo_TB/as_fifo/fifom/w_en}} {{/async_fifo_TB/as_fifo/fifom/rclk}} {{/async_fifo_TB/as_fifo/fifom/r_en}} {{/async_fifo_TB/as_fifo/fifom/b_wptr}} {{/async_fifo_TB/as_fifo/fifom/b_rptr}} {{/async_fifo_TB/as_fifo/fifom/data_in}} {{/async_fifo_TB/as_fifo/fifom/full}} {{/async_fifo_TB/as_fifo/fifom/empty}} {{/async_fifo_TB/as_fifo/fifom/data_out}} {{/async_fifo_TB/as_fifo/fifom/fifo}} {{/async_fifo_TB/as_fifo/fifom/DEPTH}} {{/async_fifo_TB/as_fifo/fifom/DATA_WIDTH}} {{/async_fifo_TB/as_fifo/fifom/PTR_WIDTH}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
Time = 1575000: Comparison Passed: wr_data = 07 and rd_data = 07
Time = 1715000: Comparison Passed: wr_data = 1a and rd_data = 1a
Time = 1855000: Comparison Passed: wr_data = d1 and rd_data = d1
Time = 1995000: Comparison Passed: wr_data = c3 and rd_data = c3
Time = 2135000: Comparison Passed: wr_data = ea and rd_data = ea
Time = 2275000: Comparison Passed: wr_data = bd and rd_data = bd
Time = 2415000: Comparison Passed: wr_data = 59 and rd_data = 59
Time = 2555000: Comparison Passed: wr_data = f2 and rd_data = f2
Time = 2695000: Comparison Passed: wr_data = d8 and rd_data = d8
Time = 2835000: Comparison Passed: wr_data = 2a and rd_data = 2a
Time = 2975000: Comparison Passed: wr_data = b5 and rd_data = b5
Time = 3115000: Comparison Passed: wr_data = c2 and rd_data = c2
Time = 3255000: Comparison Passed: wr_data = e8 and rd_data = e8
Time = 3395000: Comparison Passed: wr_data = 0f and rd_data = 0f
Time = 3535000: Comparison Passed: wr_data = b4 and rd_data = b4
Time = 3675000: Comparison Passed: wr_data = c0 and rd_data = c0
Time = 3815000: Comparison Passed: wr_data = 39 and rd_data = 39
Time = 3955000: Comparison Passed: wr_data = 6a and rd_data = 6a
Time = 4095000: Comparison Passed: wr_data = 82 and rd_data = 82
Time = 4235000: Comparison Passed: wr_data = 21 and rd_data = 21
Time = 4375000: Comparison Passed: wr_data = 79 and rd_data = 79
Time = 4515000: Comparison Passed: wr_data = 37 and rd_data = 37
Time = 4655000: Comparison Passed: wr_data = e1 and rd_data = e1
Time = 4795000: Comparison Passed: wr_data = b2 and rd_data = b2
Time = 4935000: Comparison Passed: wr_data = a1 and rd_data = a1
Time = 5075000: Comparison Passed: wr_data = 64 and rd_data = 64
Time = 5215000: Comparison Passed: wr_data = d4 and rd_data = d4
Time = 5355000: Comparison Passed: wr_data = 1a and rd_data = 1a
Time = 5495000: Comparison Passed: wr_data = 9b and rd_data = 9b
Time = 5635000: Comparison Passed: wr_data = b5 and rd_data = b5
$finish called at time : 5755 ns : File "D:/Mtech/z_placements/verilog_code/fifo/fifo.srcs/sim_1/new/async_fifo_TB.v" Line 82
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1233.371 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 31 02:00:38 2025...
