
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000047                       # Number of seconds simulated
sim_ticks                                    46778500                       # Number of ticks simulated
final_tick                                   46778500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 155253                       # Simulator instruction rate (inst/s)
host_op_rate                                   163339                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               45392977                       # Simulator tick rate (ticks/s)
host_mem_usage                                 662292                       # Number of bytes of host memory used
host_seconds                                     1.03                       # Real time elapsed on the host
sim_insts                                      159986                       # Number of instructions simulated
sim_ops                                        168322                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          32384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          22208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst            768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              56896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33792                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 889                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         692283848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         474748015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          16417799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           6840749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           9577049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           6840749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           4104450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           5472600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1216285259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    692283848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     16417799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      9577049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      4104450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        722383146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        692283848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        474748015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         16417799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          6840749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          9577049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          6840749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          4104450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          5472600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1216285259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         890                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       890                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  56896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   56960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           12                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      46739000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   890                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    304.256684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   181.666174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.989699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           69     36.90%     36.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           44     23.53%     60.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           21     11.23%     71.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      5.35%     77.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      4.28%     81.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      4.81%     86.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      2.14%     88.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      2.14%     90.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18      9.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          187                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      8862500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                25531250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4445000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9957.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4994.38                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28686.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1216.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1217.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      702                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      52515.73                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1194480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   651750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5647200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             31968450                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               144000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               42657240                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            908.035549                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE        60250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      45371000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   219240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   119625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1287000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             24629985                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              6585750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               35892960                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            763.923805                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     10781000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      34657750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                   9253                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             7124                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1019                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                7261                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   4130                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            56.879218                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    815                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                14                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 106                       # Number of system calls
system.cpu0.numCycles                           93558                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             20546                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         61192                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                       9253                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              4945                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        29915                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2157                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            5                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                     7786                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  632                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             51548                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.356580                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.759586                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   39868     77.34%     77.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     816      1.58%     78.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    1021      1.98%     80.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     637      1.24%     82.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     865      1.68%     83.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     478      0.93%     84.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     833      1.62%     86.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    1928      3.74%     90.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5102      9.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               51548                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.098901                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.654054                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   16745                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                23712                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     9580                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  733                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   778                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 871                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  320                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 63463                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1104                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   778                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   17516                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2361                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          8355                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                     9497                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                13041                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 61106                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                    83                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   100                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 12567                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              70177                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               293262                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           84400                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                52001                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   18176                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               127                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           127                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     3528                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               10291                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               7836                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              695                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             548                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     57428                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                264                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    52263                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued               37                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          12599                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        33174                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            75                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        51548                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.013871                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.879501                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              35229     68.34%     68.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               4305      8.35%     76.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               2590      5.02%     81.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               3428      6.65%     88.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               2388      4.63%     93.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               1274      2.47%     95.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                814      1.58%     97.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                472      0.92%     97.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8               1048      2.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          51548                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                     96      7.23%      7.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   858     64.61%     71.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     71.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     71.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     71.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     71.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     71.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     71.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     71.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     71.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     71.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     71.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     71.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     71.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     71.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     71.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     71.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     71.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     71.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     71.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     71.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     71.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     71.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     71.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     71.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     71.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     71.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     71.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   172     12.95%     84.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  202     15.21%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                31729     60.71%     60.71% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3663      7.01%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                9789     18.73%     86.46% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               7079     13.54%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 52263                       # Type of FU issued
system.cpu0.iq.rate                          0.558616                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       1328                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.025410                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            157377                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            70321                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        50024                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 62                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 53557                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     34                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             117                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         2840                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1292                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          122                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           60                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   778                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   1844                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  501                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              57699                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              248                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                10291                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                7836                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               118                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    24                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  472                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            60                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           227                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          562                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 789                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                51229                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 9392                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             1034                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                       16326                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    5998                       # Number of branches executed
system.cpu0.iew.exec_stores                      6934                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.547564                       # Inst execution rate
system.cpu0.iew.wb_sent                         50293                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        50052                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    31423                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    60778                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.534984                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.517013                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          12615                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            189                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              719                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        49579                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.909518                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.975199                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        36134     72.88%     72.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         4829      9.74%     82.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         2256      4.55%     87.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3          667      1.35%     88.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1310      2.64%     91.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         1696      3.42%     94.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          614      1.24%     95.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          237      0.48%     96.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         1836      3.70%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        49579                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               39643                       # Number of instructions committed
system.cpu0.commit.committedOps                 45093                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         13995                       # Number of memory references committed
system.cpu0.commit.loads                         7451                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                      5101                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    40499                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 292                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           27485     60.95%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           3610      8.01%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           7451     16.52%     85.49% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          6544     14.51%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            45093                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 1836                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      105190                       # The number of ROB reads
system.cpu0.rob.rob_writes                     117394                       # The number of ROB writes
system.cpu0.timesIdled                            403                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          42010                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      39643                       # Number of Instructions Simulated
system.cpu0.committedOps                        45093                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.360013                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.360013                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.423726                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.423726                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   68784                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  34401                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   179073                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   23224                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  17080                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               65                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          184.325066                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              12225                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              378                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            32.341270                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   184.325066                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.360010                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.360010                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          313                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          259                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.611328                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            31363                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           31363                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         8697                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           8697                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         3417                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          3417                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        12114                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           12114                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        12119                       # number of overall hits
system.cpu0.dcache.overall_hits::total          12119                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          273                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          273                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2975                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2975                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         3248                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          3248                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         3249                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3249                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     16445714                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     16445714                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    220258016                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    220258016                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       172000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       172000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        33501                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        33501                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    236703730                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    236703730                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    236703730                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    236703730                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         8970                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         8970                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         6392                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6392                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        15362                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        15362                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        15368                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        15368                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.030435                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030435                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.465426                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.465426                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.211431                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.211431                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.211413                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.211413                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 60240.710623                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 60240.710623                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 74036.307899                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 74036.307899                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        86000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        33501                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        33501                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 72876.764163                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72876.764163                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 72854.333641                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72854.333641                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          714                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.600000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           28                       # number of writebacks
system.cpu0.dcache.writebacks::total               28                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          104                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          104                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2726                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2726                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2830                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2830                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2830                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2830                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          169                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          169                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          249                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          249                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          418                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          418                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          419                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          419                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     10689521                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     10689521                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     18882237                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     18882237                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        31999                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        31999                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     29571758                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     29571758                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     29648008                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     29648008                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.018841                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.018841                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.038955                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038955                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.027210                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.027210                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.027264                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.027264                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 63251.603550                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 63251.603550                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 75832.277108                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 75832.277108                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data        76250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        76250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        84000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        84000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data        31999                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total        31999                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 70745.832536                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 70745.832536                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 70758.968974                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 70758.968974                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              220                       # number of replacements
system.cpu0.icache.tags.tagsinuse          242.956126                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               6990                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              599                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            11.669449                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   242.956126                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.474524                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.474524                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          254                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            16171                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           16171                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         6990                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           6990                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         6990                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            6990                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         6990                       # number of overall hits
system.cpu0.icache.overall_hits::total           6990                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          796                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          796                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          796                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           796                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          796                       # number of overall misses
system.cpu0.icache.overall_misses::total          796                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     52383487                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     52383487                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     52383487                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     52383487                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     52383487                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     52383487                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         7786                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         7786                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         7786                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         7786                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         7786                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         7786                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.102235                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.102235                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.102235                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.102235                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.102235                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.102235                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 65808.400754                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65808.400754                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 65808.400754                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65808.400754                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 65808.400754                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65808.400754                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          167                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    55.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          195                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          195                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          195                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          195                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          195                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          195                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          601                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          601                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          601                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          601                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          601                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          601                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     40771761                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     40771761                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     40771761                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     40771761                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     40771761                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     40771761                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.077190                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.077190                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.077190                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.077190                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.077190                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.077190                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 67839.868552                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67839.868552                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 67839.868552                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67839.868552                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 67839.868552                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67839.868552                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   8360                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             7862                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              211                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                4856                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   4639                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.531301                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    215                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           15768                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              4411                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         47649                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       8360                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              4854                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                         8315                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    493                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                     3180                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   68                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             12980                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.822573                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.803928                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    6097     46.97%     46.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     227      1.75%     48.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                      90      0.69%     49.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     151      1.16%     50.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     183      1.41%     51.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     151      1.16%     53.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     153      1.18%     54.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1072      8.26%     62.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4856     37.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               12980                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.530188                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       3.021880                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    4010                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 2324                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     5966                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  460                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   219                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 205                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 47228                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  104                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   219                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    4381                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    361                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1526                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     6029                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                  463                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 46032                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                   238                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                     6                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands              72235                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               224672                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           67117                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                64383                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    7837                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                36                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            36                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     2055                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                8655                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1074                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              426                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             139                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     44482                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 80                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    42866                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued               11                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           4011                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        11538                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             9                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        12980                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        3.302465                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.969456                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               3780     29.12%     29.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               1447     11.15%     40.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                742      5.72%     45.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               1924     14.82%     60.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                205      1.58%     62.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                353      2.72%     65.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               1063      8.19%     73.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               2528     19.48%     92.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                938      7.23%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          12980                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   1823     64.05%     64.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                   838     29.44%     93.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     93.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     93.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     93.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     93.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     93.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     93.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     93.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     93.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     93.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     93.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     93.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     93.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     93.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     93.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     93.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     93.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     93.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     93.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     93.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     93.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     93.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     93.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     93.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     93.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     93.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     93.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   124      4.36%     97.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   61      2.14%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                30296     70.68%     70.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                3076      7.18%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                8615     20.10%     97.95% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                879      2.05%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 42866                       # Type of FU issued
system.cpu1.iq.rate                          2.718544                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       2846                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.066393                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            101569                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            48584                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        42063                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 45712                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          907                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          294                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           58                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   219                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    362                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              44565                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               40                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 8655                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                1074                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                36                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           102                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           87                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 189                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                42539                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 8468                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              327                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        9317                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    7088                       # Number of branches executed
system.cpu1.iew.exec_stores                       849                       # Number of stores executed
system.cpu1.iew.exec_rate                    2.697806                       # Inst execution rate
system.cpu1.iew.wb_sent                         42179                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        42063                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    31987                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    55392                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      2.667618                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.577466                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           3949                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             71                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              184                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        12398                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     3.270769                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     3.398015                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         3870     31.21%     31.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         2841     22.91%     54.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          472      3.81%     57.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          241      1.94%     59.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           66      0.53%     60.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5          959      7.74%     68.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          115      0.93%     69.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          378      3.05%     72.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         3456     27.88%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        12398                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               39607                       # Number of instructions committed
system.cpu1.commit.committedOps                 40551                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          8528                       # Number of memory references committed
system.cpu1.commit.loads                         7748                       # Number of loads committed
system.cpu1.commit.membars                         37                       # Number of memory barriers committed
system.cpu1.commit.branches                      6842                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    33862                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  95                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           28948     71.39%     71.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           3075      7.58%     78.97% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     78.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     78.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     78.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     78.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     78.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     78.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     78.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     78.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     78.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     78.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     78.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     78.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     78.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     78.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     78.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     78.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     78.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     78.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     78.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     78.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     78.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     78.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     78.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     78.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     78.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.97% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           7748     19.11%     98.08% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           780      1.92%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            40551                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 3456                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       53078                       # The number of ROB reads
system.cpu1.rob.rob_writes                      89656                       # The number of ROB writes
system.cpu1.timesIdled                             33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2788                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       77789                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      39607                       # Number of Instructions Simulated
system.cpu1.committedOps                        40551                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.398111                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.398111                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              2.511859                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        2.511859                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   61856                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  26052                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   151950                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   40784                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   9625                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    24                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                1                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           10.039533                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               8977                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               82                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           109.475610                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    10.039533                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.019608                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.019608                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           81                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.158203                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            18466                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           18466                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         8242                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           8242                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          733                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           733                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            2                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu1.dcache.demand_hits::cpu1.data         8975                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            8975                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         8977                       # number of overall hits
system.cpu1.dcache.overall_hits::total           8977                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          153                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          153                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           38                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           38                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            4                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            5                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            4                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          191                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           191                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          195                       # number of overall misses
system.cpu1.dcache.overall_misses::total          195                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      2655985                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      2655985                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1837500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1837500                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        31499                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        31499                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        41501                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        41501                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      4493485                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      4493485                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      4493485                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      4493485                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         8395                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         8395                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          771                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          771                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         9166                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         9166                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         9172                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         9172                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.018225                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018225                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.049287                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.049287                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.714286                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.714286                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.020838                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.020838                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.021260                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021260                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 17359.379085                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 17359.379085                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 48355.263158                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 48355.263158                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data  6299.800000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  6299.800000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 10375.250000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10375.250000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 23526.099476                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 23526.099476                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 23043.512821                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 23043.512821                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           77                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           77                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           21                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           98                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           98                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           98                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           98                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           76                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           76                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           93                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           93                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           96                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           96                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       607261                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       607261                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       561500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       561500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        26000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        26000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        23001                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        23001                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        36999                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        36999                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1168761                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1168761                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1194761                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1194761                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.009053                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.009053                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.022049                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.022049                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.714286                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.010146                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.010146                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.010467                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.010467                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  7990.276316                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  7990.276316                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 33029.411765                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 33029.411765                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data  8666.666667                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total  8666.666667                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  4600.200000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4600.200000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  9249.750000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9249.750000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 12567.322581                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12567.322581                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 12445.427083                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12445.427083                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            6.966994                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               3109                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            56.527273                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     6.966994                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.013607                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.013607                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             6415                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            6415                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         3109                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           3109                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         3109                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            3109                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         3109                       # number of overall hits
system.cpu1.icache.overall_hits::total           3109                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           71                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           71                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            71                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           71                       # number of overall misses
system.cpu1.icache.overall_misses::total           71                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      3754969                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3754969                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      3754969                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3754969                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      3754969                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3754969                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         3180                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         3180                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         3180                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         3180                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         3180                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         3180                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.022327                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.022327                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.022327                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.022327                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.022327                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.022327                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 52886.887324                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 52886.887324                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 52886.887324                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 52886.887324                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 52886.887324                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 52886.887324                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           55                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           55                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           55                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2989524                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2989524                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2989524                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2989524                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2989524                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2989524                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.017296                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.017296                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.017296                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.017296                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.017296                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.017296                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 54354.981818                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54354.981818                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 54354.981818                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54354.981818                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 54354.981818                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54354.981818                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   8628                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             8113                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              217                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                4996                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   4778                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            95.636509                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    217                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           14666                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              4202                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         48783                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       8628                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              4995                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                         8587                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    505                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                     3206                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   71                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             13049                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             3.895164                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.804248                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    6000     45.98%     45.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     228      1.75%     47.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                      95      0.73%     48.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     163      1.25%     49.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     187      1.43%     51.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     149      1.14%     52.28% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     159      1.22%     53.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    1070      8.20%     61.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    4998     38.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               13049                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.588299                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       3.326265                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    3926                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 2317                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     6109                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                  472                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   224                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 222                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 48394                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                   98                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   224                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    4307                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    398                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1476                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     6172                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                  471                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 47168                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                   245                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.RenamedOperands              74083                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               230153                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           68611                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                65741                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    8339                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                39                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            39                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     2116                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                8805                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               1141                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              442                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             154                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     45563                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 78                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    43814                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued               21                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           4340                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        12275                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             7                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        13049                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        3.357652                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       2.969571                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               3697     28.33%     28.33% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               1438     11.02%     39.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                763      5.85%     45.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3               1927     14.77%     59.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                204      1.56%     61.53% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                365      2.80%     64.33% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6               1106      8.48%     72.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               2600     19.92%     92.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                949      7.27%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          13049                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   1873     64.43%     64.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                   837     28.79%     93.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     93.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     93.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     93.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     93.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     93.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     93.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     93.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     93.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     93.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     93.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     93.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     93.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     93.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     93.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     93.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     93.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     93.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     93.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     93.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     93.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     93.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     93.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     93.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     93.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     93.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     93.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                   129      4.44%     97.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   68      2.34%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                31061     70.89%     70.89% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                3076      7.02%     77.91% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     77.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     77.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     77.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     77.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     77.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     77.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     77.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     77.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     77.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     77.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     77.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     77.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     77.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     77.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     77.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     77.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     77.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     77.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.91% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                8751     19.97%     97.89% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                926      2.11%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 43814                       # Type of FU issued
system.cpu2.iq.rate                          2.987454                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                       2907                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.066349                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads            103605                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            49992                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        42994                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 46721                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               8                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads          952                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          349                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           61                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   224                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    398                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              45644                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts               42                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 8805                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                1141                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                34                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           103                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           93                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 196                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                43475                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 8601                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              339                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                        9491                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    7301                       # Number of branches executed
system.cpu2.iew.exec_stores                       890                       # Number of stores executed
system.cpu2.iew.exec_rate                    2.964339                       # Inst execution rate
system.cpu2.iew.wb_sent                         43105                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        42994                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    32634                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    56695                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      2.931542                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.575606                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           4278                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             71                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              189                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        12426                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     3.323757                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     3.402148                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         3753     30.20%     30.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         2879     23.17%     53.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          483      3.89%     57.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3          253      2.04%     59.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4           66      0.53%     59.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5          961      7.73%     67.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          118      0.95%     68.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          384      3.09%     71.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         3529     28.40%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        12426                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               40332                       # Number of instructions committed
system.cpu2.commit.committedOps                 41301                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          8645                       # Number of memory references committed
system.cpu2.commit.loads                         7853                       # Number of loads committed
system.cpu2.commit.membars                         38                       # Number of memory barriers committed
system.cpu2.commit.branches                      7024                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    34435                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  98                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           29581     71.62%     71.62% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           3075      7.45%     79.07% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     79.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     79.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     79.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     79.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     79.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     79.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     79.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     79.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     79.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     79.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     79.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     79.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     79.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     79.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     79.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     79.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     79.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     79.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     79.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     79.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     79.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     79.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     79.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     79.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     79.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.07% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           7853     19.01%     98.08% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           792      1.92%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            41301                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                 3529                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       54112                       # The number of ROB reads
system.cpu2.rob.rob_writes                      91855                       # The number of ROB writes
system.cpu2.timesIdled                             26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           1617                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       78891                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      40332                       # Number of Instructions Simulated
system.cpu2.committedOps                        41301                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.363632                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.363632                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              2.750034                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        2.750034                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   63078                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  26450                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   155124                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   41970                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   9784                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    23                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse            9.808092                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               9121                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               78                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           116.935897                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     9.808092                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.019156                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.019156                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           78                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.152344                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            18743                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           18743                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         8375                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           8375                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          744                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           744                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            1                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data         9119                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            9119                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         9121                       # number of overall hits
system.cpu2.dcache.overall_hits::total           9121                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          149                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          149                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           40                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           40                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            4                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            4                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          189                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           189                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          193                       # number of overall misses
system.cpu2.dcache.overall_misses::total          193                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      2018234                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      2018234                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      2020000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2020000                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        35500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        35500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data         8000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      4038234                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      4038234                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      4038234                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      4038234                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         8524                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         8524                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          784                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          784                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         9308                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         9308                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         9314                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         9314                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.017480                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.017480                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.051020                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.051020                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.020305                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.020305                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.020721                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.020721                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 13545.194631                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 13545.194631                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data        50500                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total        50500                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data         8875                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total         8875                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  2666.666667                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  2666.666667                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 21366.317460                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 21366.317460                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 20923.492228                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 20923.492228                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           75                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           24                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data           99                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           99                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data           99                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           99                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           74                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           74                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           90                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           90                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           93                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           93                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data       479509                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       479509                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       521750                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       521750                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        29500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        29500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      1001259                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1001259                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      1017759                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1017759                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.008681                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008681                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.020408                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.020408                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.009669                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.009669                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.009985                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.009985                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  6479.851351                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  6479.851351                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 32609.375000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 32609.375000                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         5500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         7375                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7375                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  1666.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  1666.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 11125.100000                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 11125.100000                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 10943.645161                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 10943.645161                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            6.924533                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               3134                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            56.981818                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     6.924533                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.013524                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.013524                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             6467                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            6467                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst         3134                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           3134                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst         3134                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            3134                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst         3134                       # number of overall hits
system.cpu2.icache.overall_hits::total           3134                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           72                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           72                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           72                       # number of overall misses
system.cpu2.icache.overall_misses::total           72                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      3000964                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3000964                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      3000964                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3000964                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      3000964                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3000964                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst         3206                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         3206                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst         3206                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         3206                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst         3206                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         3206                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.022458                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.022458                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.022458                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.022458                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.022458                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.022458                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 41680.055556                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 41680.055556                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 41680.055556                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 41680.055556                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 41680.055556                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 41680.055556                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           85                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    42.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           17                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           17                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           55                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           55                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      2156273                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2156273                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      2156273                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2156273                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      2156273                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2156273                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.017155                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.017155                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.017155                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.017155                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.017155                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.017155                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 39204.963636                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 39204.963636                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 39204.963636                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 39204.963636                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 39204.963636                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 39204.963636                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   8581                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             8112                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              208                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                5031                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   4775                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.911548                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    227                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           14328                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              4045                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         48530                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       8581                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              5002                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                         8935                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    489                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                     3168                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   59                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             13232                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             3.810384                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.805363                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    6233     47.11%     47.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     232      1.75%     48.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                     104      0.79%     49.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     156      1.18%     50.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     183      1.38%     52.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     148      1.12%     53.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     151      1.14%     54.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    1067      8.06%     62.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    4958     37.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               13232                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.598897                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       3.387074                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    3875                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 2610                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     6063                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                  470                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   213                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 197                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 47923                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  113                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   213                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    4248                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    369                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1800                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     6132                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                  469                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 46835                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                   245                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.RenamedOperands              73953                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               228591                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           68195                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                65867                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    8071                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                37                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            36                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     2081                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                8793                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               1051                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              441                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             152                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     45364                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 81                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    43656                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued                8                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           4068                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        11892                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            10                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        13232                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        3.299274                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       2.977010                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               3925     29.66%     29.66% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               1414     10.69%     40.35% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                762      5.76%     46.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3               1929     14.58%     60.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                213      1.61%     62.30% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                345      2.61%     64.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6               1096      8.28%     73.19% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               2606     19.69%     92.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                942      7.12%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          13232                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   1880     64.60%     64.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                   836     28.73%     93.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     93.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     93.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     93.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     93.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     93.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     93.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     93.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     93.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     93.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     93.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     93.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     93.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     93.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     93.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     93.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     93.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     93.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     93.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     93.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     93.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     93.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     93.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     93.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     93.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     93.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     93.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                   129      4.43%     97.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   65      2.23%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                30992     70.99%     70.99% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                3076      7.05%     78.04% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     78.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     78.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     78.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     78.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     78.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     78.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     78.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     78.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     78.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     78.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     78.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     78.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     78.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     78.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     78.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     78.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     78.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     78.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.04% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                8738     20.02%     98.05% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                850      1.95%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 43656                       # Type of FU issued
system.cpu3.iq.rate                          3.046901                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                       2910                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.066658                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads            103462                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            49524                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        42864                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 46566                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               6                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads          934                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          255                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           59                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   213                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    369                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              45448                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 8793                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                1051                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                35                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect           104                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           80                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 184                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                43335                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 8586                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              321                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        9423                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    7274                       # Number of branches executed
system.cpu3.iew.exec_stores                       837                       # Number of stores executed
system.cpu3.iew.exec_rate                    3.024497                       # Inst execution rate
system.cpu3.iew.wb_sent                         42979                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        42864                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    32579                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    56590                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      2.991625                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.575702                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           4005                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             71                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              177                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        12649                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     3.271168                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     3.402685                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         3985     31.50%     31.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         2857     22.59%     54.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          480      3.79%     57.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3          253      2.00%     59.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4           71      0.56%     60.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5          964      7.62%     68.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          116      0.92%     68.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          383      3.03%     72.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         3540     27.99%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        12649                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               40404                       # Number of instructions committed
system.cpu3.commit.committedOps                 41377                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          8655                       # Number of memory references committed
system.cpu3.commit.loads                         7859                       # Number of loads committed
system.cpu3.commit.membars                         38                       # Number of memory barriers committed
system.cpu3.commit.branches                      7039                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    34496                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  98                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           29647     71.65%     71.65% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           3075      7.43%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.08% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           7859     18.99%     98.08% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           796      1.92%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            41377                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                 3540                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       54114                       # The number of ROB reads
system.cpu3.rob.rob_writes                      91421                       # The number of ROB writes
system.cpu3.timesIdled                             28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1096                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       79229                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      40404                       # Number of Instructions Simulated
system.cpu3.committedOps                        41377                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.354618                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.354618                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              2.819933                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        2.819933                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   62972                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  26370                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                   154695                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   42015                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   9748                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    16                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse           10.124941                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               9111                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               80                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           113.887500                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data    10.124941                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.019775                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.019775                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           80                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.156250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            18728                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           18728                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         8361                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           8361                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          749                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           749                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            2                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data         9110                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            9110                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         9112                       # number of overall hits
system.cpu3.dcache.overall_hits::total           9112                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          151                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          151                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           40                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           40                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            4                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            3                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            4                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          191                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           191                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          195                       # number of overall misses
system.cpu3.dcache.overall_misses::total          195                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      1355990                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      1355990                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      1913250                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1913250                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        12000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        12000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        71002                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        71002                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      3269240                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      3269240                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      3269240                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      3269240                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         8512                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         8512                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          789                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          789                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         9301                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         9301                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         9307                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         9307                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.017740                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.017740                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.050697                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.050697                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.020535                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.020535                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.020952                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.020952                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data  8980.066225                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  8980.066225                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 47831.250000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 47831.250000                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data         4000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 17750.500000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 17750.500000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 17116.439791                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 17116.439791                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 16765.333333                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 16765.333333                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           77                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           77                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           23                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data          100                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          100                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data          100                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          100                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           74                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           74                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            3                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            3                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           91                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           91                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           94                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           94                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data       398259                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total       398259                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       543750                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       543750                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        66498                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        66498                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data       942009                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total       942009                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data       958509                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total       958509                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.008694                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.008694                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.021546                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.021546                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.009784                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.009784                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.010100                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.010100                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  5381.878378                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  5381.878378                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 31985.294118                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 31985.294118                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         5500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 16624.500000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 16624.500000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 10351.747253                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 10351.747253                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 10196.904255                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 10196.904255                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            6.680286                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               3104                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.692308                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     6.680286                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.013047                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.013047                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             6388                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            6388                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst         3104                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           3104                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst         3104                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            3104                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst         3104                       # number of overall hits
system.cpu3.icache.overall_hits::total           3104                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           64                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           64                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           64                       # number of overall misses
system.cpu3.icache.overall_misses::total           64                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      1758465                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1758465                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      1758465                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1758465                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      1758465                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1758465                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst         3168                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         3168                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst         3168                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         3168                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst         3168                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         3168                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.020202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.020202                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.020202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.020202                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.020202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.020202                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 27476.015625                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 27476.015625                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 27476.015625                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 27476.015625                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 27476.015625                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 27476.015625                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           52                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           52                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           52                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      1337276                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1337276                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      1337276                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1337276                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      1337276                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1337276                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.016414                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.016414                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.016414                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.016414                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.016414                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.016414                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 25716.846154                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 25716.846154                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 25716.846154                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 25716.846154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 25716.846154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 25716.846154                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   382.882302                       # Cycle average of tags in use
system.l2.tags.total_refs                         260                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       658                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.395137                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        4.112028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       299.362398                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        76.296403                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         1.765437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.063432                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.722773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.142598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.417232                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000502                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.036543                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.009314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.046739                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           658                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          520                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.080322                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     21183                       # Number of tag accesses
system.l2.tags.data_accesses                    21183                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  88                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  39                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  27                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                  12                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  31                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                   9                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  38                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                  13                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     257                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               28                       # number of Writeback hits
system.l2.Writeback_hits::total                    28                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   88                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   42                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   27                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                   12                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   31                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                   10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   38                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                   13                       # number of demand (read+write) hits
system.l2.demand_hits::total                      261                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  88                       # number of overall hits
system.l2.overall_hits::cpu0.data                  42                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  27                       # number of overall hits
system.l2.overall_hits::cpu1.data                  12                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  31                       # number of overall hits
system.l2.overall_hits::cpu2.data                  10                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  38                       # number of overall hits
system.l2.overall_hits::cpu3.data                  13                       # number of overall hits
system.l2.overall_hits::total                     261                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               513                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               130                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                28                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   717                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  8                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                4                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             235                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 247                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                513                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                365                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 28                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::total                    964                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               513                       # number of overall misses
system.l2.overall_misses::cpu0.data               365                       # number of overall misses
system.l2.overall_misses::cpu1.inst                28                       # number of overall misses
system.l2.overall_misses::cpu1.data                 8                       # number of overall misses
system.l2.overall_misses::cpu2.inst                24                       # number of overall misses
system.l2.overall_misses::cpu2.data                 7                       # number of overall misses
system.l2.overall_misses::cpu3.inst                14                       # number of overall misses
system.l2.overall_misses::cpu3.data                 5                       # number of overall misses
system.l2.overall_misses::total                   964                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     39242750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     10342750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      2642000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       271750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      1767750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data       176000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst       876250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data        31250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        55350500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     18320000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       520500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data       474750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data       504750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      19820000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     39242750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     28662750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      2642000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       792250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      1767750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data       650750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst       876250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data       536000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         75170500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     39242750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     28662750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      2642000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       792250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      1767750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data       650750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst       876250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data       536000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        75170500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             601                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             169                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data              14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 974                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           28                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                28                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               10                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           238                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data             5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               251                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              601                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              407                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data               20                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data               17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data               18                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1225                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             601                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             407                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data              20                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data              17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data              18                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1225                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.853577                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.769231                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.509091                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.250000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.436364                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.250000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.269231                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.071429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.736140                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.800000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.987395                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.984064                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.853577                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.896806                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.509091                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.400000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.436364                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.411765                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.269231                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.277778                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.786939                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.853577                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.896806                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.509091                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.400000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.436364                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.411765                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.269231                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.277778                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.786939                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 76496.588694                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 79559.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 94357.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 67937.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 73656.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 58666.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 62589.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data        31250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 77197.350070                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 77957.446809                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data       130125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 118687.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 126187.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80242.914980                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 76496.588694                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 78528.082192                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 94357.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 99031.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 73656.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 92964.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 62589.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data       107200                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77977.697095                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 76496.588694                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 78528.082192                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 94357.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 99031.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 73656.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 92964.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 62589.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data       107200                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77977.697095                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 73                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  73                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 73                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          508                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          112                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst            7                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              644                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             8                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            4                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          235                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            247                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           347                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst             7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               891                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          347                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              891                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     32560750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      7689750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1328500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data        60250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst       566250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data        63500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       182500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     42451500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data       143008                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       143008                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data        35002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        70004                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     15390500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       470500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data       423750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data       453750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     16738500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     32560750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     23080250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1328500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       530750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst       566250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data       487250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       182500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data       453750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     59190000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     32560750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     23080250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1328500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       530750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst       566250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data       487250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       182500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data       453750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     59190000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.845258                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.662722                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.218182                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.062500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.127273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.083333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.057692                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.661191                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.987395                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.984064                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.845258                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.852580                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.218182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.127273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.294118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.057692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.222222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.727347                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.845258                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.852580                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.218182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.127273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.294118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.057692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.222222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.727347                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 64095.964567                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 68658.482143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 110708.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data        60250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 80892.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data        63500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 60833.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65918.478261                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        17876                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        17876                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17501                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 65491.489362                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data       117625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 105937.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 113437.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67767.206478                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 64095.964567                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 66513.688761                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 110708.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data       106150                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 80892.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data        97450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 60833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 113437.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66430.976431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 64095.964567                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 66513.688761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 110708.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data       106150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 80892.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data        97450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 60833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 113437.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66430.976431                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 643                       # Transaction distribution
system.membus.trans_dist::ReadResp                642                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              9                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              12                       # Transaction distribution
system.membus.trans_dist::ReadExReq               247                       # Transaction distribution
system.membus.trans_dist::ReadExResp              247                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        56896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   56896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               10                       # Total snoops (count)
system.membus.snoop_fanout::samples               912                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     912    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 912                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1106000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4733488                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               1180                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              1178                       # Transaction distribution
system.tol2bus.trans_dist::Writeback               28                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              15                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             24                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              284                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             284                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          126                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        38336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        27840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         1280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side         1152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  80064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             252                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             1519                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1519    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1519                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             787500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            997738                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            691238                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             89976                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            156239                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             89227                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy            149241                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            81724                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy           149493                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
